Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Oct  8 20:40:27 2025
| Host         : rog running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.050        0.000                      0                68623        0.024        0.000                      0                68623        3.750        0.000                       0                 26710  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.050        0.000                      0                68527        0.024        0.000                      0                68527        3.750        0.000                       0                 26710  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.199        0.000                      0                   96        0.614        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 2.454ns (26.610%)  route 6.768ns (73.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 12.840 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.872     3.166    design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y50         RAMB18E1                                     r  design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     5.620 r  design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[14]
                         net (fo=1685, routed)        6.768    12.389    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/dout[14]
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.661    12.840    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg/CLK
                         clock pessimism              0.115    12.955    
                         clock uncertainty           -0.154    12.801    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.362    12.439    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -12.389    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 2.454ns (26.610%)  route 6.768ns (73.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 12.840 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.872     3.166    design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y50         RAMB18E1                                     r  design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     5.620 r  design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[14]
                         net (fo=1685, routed)        6.768    12.389    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/dout[14]
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.661    12.840    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg/CLK
                         clock pessimism              0.115    12.955    
                         clock uncertainty           -0.154    12.801    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.362    12.439    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -12.389    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 2.454ns (26.610%)  route 6.768ns (73.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 12.840 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.872     3.166    design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y50         RAMB18E1                                     r  design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     5.620 r  design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[14]
                         net (fo=1685, routed)        6.768    12.389    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/dout[14]
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.661    12.840    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg/CLK
                         clock pessimism              0.115    12.955    
                         clock uncertainty           -0.154    12.801    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.362    12.439    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -12.389    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 2.454ns (26.610%)  route 6.768ns (73.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 12.840 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.872     3.166    design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y50         RAMB18E1                                     r  design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     5.620 r  design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[14]
                         net (fo=1685, routed)        6.768    12.389    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/dout[14]
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.661    12.840    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg/CLK
                         clock pessimism              0.115    12.955    
                         clock uncertainty           -0.154    12.801    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.362    12.439    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -12.389    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/buff0_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 2.454ns (26.622%)  route 6.764ns (73.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 12.841 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.872     3.166    design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y50         RAMB18E1                                     r  design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     5.620 r  design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[14]
                         net (fo=1685, routed)        6.764    12.385    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/dout[14]
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/buff0_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.662    12.841    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/ap_clk
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/buff0_reg/CLK
                         clock pessimism              0.115    12.956    
                         clock uncertainty           -0.154    12.802    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362    12.440    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/buff0_reg
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/buff0_reg/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 2.454ns (26.622%)  route 6.764ns (73.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 12.841 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.872     3.166    design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y50         RAMB18E1                                     r  design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     5.620 r  design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[14]
                         net (fo=1685, routed)        6.764    12.385    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/dout[14]
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/buff0_reg/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.662    12.841    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/ap_clk
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/buff0_reg/CLK
                         clock pessimism              0.115    12.956    
                         clock uncertainty           -0.154    12.802    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362    12.440    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U177/buff0_reg
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/buff0_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 2.454ns (26.505%)  route 6.805ns (73.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.872     3.166    design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y50         RAMB18E1                                     r  design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     5.620 r  design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[14]
                         net (fo=1685, routed)        6.805    12.425    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/dout[14]
    DSP48_X3Y13          DSP48E1                                      r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/buff0_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.705    12.884    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/ap_clk
    DSP48_X3Y13          DSP48E1                                      r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/buff0_reg/CLK
                         clock pessimism              0.115    12.999    
                         clock uncertainty           -0.154    12.845    
    DSP48_X3Y13          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.362    12.483    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/buff0_reg
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/buff0_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 2.454ns (26.505%)  route 6.805ns (73.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.872     3.166    design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y50         RAMB18E1                                     r  design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     5.620 r  design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[14]
                         net (fo=1685, routed)        6.805    12.425    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/dout[14]
    DSP48_X3Y13          DSP48E1                                      r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/buff0_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.705    12.884    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/ap_clk
    DSP48_X3Y13          DSP48E1                                      r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/buff0_reg/CLK
                         clock pessimism              0.115    12.999    
                         clock uncertainty           -0.154    12.845    
    DSP48_X3Y13          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.362    12.483    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/buff0_reg
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/buff0_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 2.454ns (26.505%)  route 6.805ns (73.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.872     3.166    design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y50         RAMB18E1                                     r  design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     5.620 r  design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[14]
                         net (fo=1685, routed)        6.805    12.425    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/dout[14]
    DSP48_X3Y13          DSP48E1                                      r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/buff0_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.705    12.884    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/ap_clk
    DSP48_X3Y13          DSP48E1                                      r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/buff0_reg/CLK
                         clock pessimism              0.115    12.999    
                         clock uncertainty           -0.154    12.845    
    DSP48_X3Y13          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.362    12.483    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U165/buff0_reg
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 2.454ns (26.634%)  route 6.760ns (73.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 12.840 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.872     3.166    design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y50         RAMB18E1                                     r  design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     5.620 r  design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[14]
                         net (fo=1685, routed)        6.760    12.380    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/dout[14]
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.661    12.840    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg/CLK
                         clock pessimism              0.115    12.955    
                         clock uncertainty           -0.154    12.801    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362    12.439    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  0.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/buff0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_72_reg_7338_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.249ns (62.971%)  route 0.146ns (37.029%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.548     0.884    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/ap_clk
    SLICE_X51Y85         FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/buff0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/buff0_reg[2]/Q
                         net (fo=1, routed)           0.146     1.171    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/buff0_reg_n_2_[2]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.045     1.216 r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/mul_ln19_72_reg_7338[19]_i_2/O
                         net (fo=1, routed)           0.000     1.216    design_1_i/fir_top_0/inst_n_6458
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.279 r  design_1_i/fir_top_0/mul_32s_32s_32_2_1_U182/mul_ln19_72_reg_7338_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.279    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_72_reg_7338_reg[27]_0[3]
    SLICE_X49Y85         FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_72_reg_7338_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.819     1.185    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/ap_clk
    SLICE_X49Y85         FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_72_reg_7338_reg[19]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.105     1.255    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_72_reg_7338_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/buff0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_72_reg_7338_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.251ns (63.029%)  route 0.147ns (36.971%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.549     0.885    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/ap_clk
    SLICE_X51Y87         FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/buff0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/buff0_reg[8]/Q
                         net (fo=1, routed)           0.147     1.173    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/buff0_reg_n_2_[8]
    SLICE_X49Y87         LUT2 (Prop_lut2_I1_O)        0.045     1.218 r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/mul_ln19_72_reg_7338[27]_i_4/O
                         net (fo=1, routed)           0.000     1.218    design_1_i/fir_top_0/inst_n_6468
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.283 r  design_1_i/fir_top_0/mul_32s_32s_32_2_1_U182/mul_ln19_72_reg_7338_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.283    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_72_reg_7338_reg[27]_0[9]
    SLICE_X49Y87         FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_72_reg_7338_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.820     1.186    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/ap_clk
    SLICE_X49Y87         FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_72_reg_7338_reg[25]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X49Y87         FDRE (Hold_fdre_C_D)         0.105     1.256    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_72_reg_7338_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/buff0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_72_reg_7338_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.251ns (62.998%)  route 0.147ns (37.002%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.548     0.884    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/ap_clk
    SLICE_X51Y85         FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/buff0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/buff0_reg[0]/Q
                         net (fo=1, routed)           0.147     1.172    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/buff0_reg_n_2_[0]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.045     1.217 r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U182/mul_ln19_72_reg_7338[19]_i_4/O
                         net (fo=1, routed)           0.000     1.217    design_1_i/fir_top_0/inst_n_6460
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.282 r  design_1_i/fir_top_0/mul_32s_32s_32_2_1_U182/mul_ln19_72_reg_7338_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.282    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_72_reg_7338_reg[27]_0[1]
    SLICE_X49Y85         FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_72_reg_7338_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.819     1.185    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/ap_clk
    SLICE_X49Y85         FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_72_reg_7338_reg[17]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.105     1.255    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_72_reg_7338_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_75_reg_7078_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/add_ln19_43_reg_7458_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.251ns (59.647%)  route 0.170ns (40.353%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.553     0.889    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/ap_clk
    SLICE_X49Y19         FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_75_reg_7078_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_75_reg_7078_reg[1]/Q
                         net (fo=4, routed)           0.170     1.199    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_75_reg_7078[1]
    SLICE_X50Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.244 r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/add_ln19_43_reg_7458[3]_i_6/O
                         net (fo=1, routed)           0.000     1.244    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/add_ln19_43_reg_7458[3]_i_6_n_2
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.309 r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/add_ln19_43_reg_7458_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.309    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/add_ln19_43_fu_4737_p2[2]
    SLICE_X50Y19         FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/add_ln19_43_reg_7458_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.815     1.181    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/ap_clk
    SLICE_X50Y19         FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/add_ln19_43_reg_7458_reg[2]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y19         FDRE (Hold_fdre_C_D)         0.134     1.280    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/add_ln19_43_reg_7458_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load209_reg_6891_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load209_reg_6891_pp0_iter8_reg_reg[22]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.148ns (55.070%)  route 0.121ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.639     0.975    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/ap_clk
    SLICE_X38Y100        FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load209_reg_6891_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.148     1.123 r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load209_reg_6891_reg[22]/Q
                         net (fo=1, routed)           0.121     1.244    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load209_reg_6891[22]
    SLICE_X38Y99         SRL16E                                       r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load209_reg_6891_pp0_iter8_reg_reg[22]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.825     1.191    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/ap_clk
    SLICE_X38Y99         SRL16E                                       r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load209_reg_6891_pp0_iter8_reg_reg[22]_srl6/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.212    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load209_reg_6891_pp0_iter8_reg_reg[22]_srl6
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_75_reg_7078_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/add_ln19_43_reg_7458_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.256ns (60.844%)  route 0.165ns (39.156%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.551     0.887    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/ap_clk
    SLICE_X49Y27         FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_75_reg_7078_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_75_reg_7078_reg[27]/Q
                         net (fo=3, routed)           0.165     1.192    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_ln19_75_reg_7078[27]
    SLICE_X50Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.237 r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/add_ln19_43_reg_7458[31]_i_8/O
                         net (fo=1, routed)           0.000     1.237    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/add_ln19_43_reg_7458[31]_i_8_n_2
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.307 r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/add_ln19_43_reg_7458_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.307    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/add_ln19_43_fu_4737_p2[28]
    SLICE_X50Y26         FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/add_ln19_43_reg_7458_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.810     1.176    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/ap_clk
    SLICE_X50Y26         FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/add_ln19_43_reg_7458_reg[28]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.134     1.275    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/add_ln19_43_reg_7458_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/empty_138_fu_946_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load225_reg_6795_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.283%)  route 0.175ns (57.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.550     0.886    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/ap_clk
    SLICE_X48Y66         FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/empty_138_fu_946_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/empty_138_fu_946_reg[7]/Q
                         net (fo=2, routed)           0.175     1.188    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/empty_138_fu_946_reg_n_2_[7]
    SLICE_X50Y66         FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load225_reg_6795_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.813     1.179    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/ap_clk
    SLICE_X50Y66         FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load225_reg_6795_reg[7]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y66         FDRE (Hold_fdre_C_D)         0.011     1.155    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load225_reg_6795_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/empty_116_fu_858_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load247_reg_6663_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.502%)  route 0.225ns (61.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.548     0.884    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/ap_clk
    SLICE_X51Y28         FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/empty_116_fu_858_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/empty_116_fu_858_reg[5]/Q
                         net (fo=2, routed)           0.225     1.250    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/empty_116_fu_858_reg_n_2_[5]
    SLICE_X48Y26         FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load247_reg_6663_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.814     1.180    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/ap_clk
    SLICE_X48Y26         FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load247_reg_6663_reg[5]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X48Y26         FDRE (Hold_fdre_C_D)         0.070     1.215    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load247_reg_6663_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load286_reg_6429_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load286_reg_6429_pp0_iter8_reg_reg[15]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.688     1.024    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/ap_clk
    SLICE_X105Y110       FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load286_reg_6429_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDRE (Prop_fdre_C_Q)         0.141     1.165 r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load286_reg_6429_reg[15]/Q
                         net (fo=1, routed)           0.115     1.280    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load286_reg_6429[15]
    SLICE_X102Y110       SRL16E                                       r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load286_reg_6429_pp0_iter8_reg_reg[15]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.962     1.328    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/ap_clk
    SLICE_X102Y110       SRL16E                                       r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load286_reg_6429_pp0_iter8_reg_reg[15]_srl6/CLK
                         clock pessimism             -0.268     1.060    
    SLICE_X102Y110       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.243    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load286_reg_6429_pp0_iter8_reg_reg[15]_srl6
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load287_reg_6423_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load287_reg_6423_pp0_iter8_reg_reg[15]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.688     1.024    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/ap_clk
    SLICE_X97Y108        FDRE                                         r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load287_reg_6423_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y108        FDRE (Prop_fdre_C_Q)         0.141     1.165 r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load287_reg_6423_reg[15]/Q
                         net (fo=1, routed)           0.117     1.282    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load287_reg_6423[15]
    SLICE_X98Y108        SRL16E                                       r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load287_reg_6423_pp0_iter8_reg_reg[15]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.963     1.329    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/ap_clk
    SLICE_X98Y108        SRL16E                                       r  design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load287_reg_6423_pp0_iter8_reg_reg[15]_srl6/CLK
                         clock pessimism             -0.268     1.061    
    SLICE_X98Y108        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.244    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load287_reg_6423_pp0_iter8_reg_reg[15]_srl6
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y33    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U102/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y54    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U103/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y19    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U104/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y17    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U105/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y35    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U106/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y7     design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U107/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y25    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U108/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y16    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U109/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y26    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U110/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y12    design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U111/buff0_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y133  <hidden>
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y133  <hidden>
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y133  <hidden>
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y133  <hidden>
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y133  <hidden>
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y133  <hidden>
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y133  <hidden>
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y133  <hidden>
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y133  <hidden>
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y133  <hidden>
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y133  <hidden>
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y133  <hidden>
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y133  <hidden>
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y133  <hidden>
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y133  <hidden>
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y133  <hidden>
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y133  <hidden>
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y133  <hidden>
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y133  <hidden>
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y133  <hidden>



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.642ns (20.173%)  route 2.541ns (79.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.833     3.127    <hidden>
    SLICE_X36Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.518     3.645 f  <hidden>
                         net (fo=2, routed)           1.158     4.803    <hidden>
    SLICE_X36Y131        LUT3 (Prop_lut3_I1_O)        0.124     4.927 f  <hidden>
                         net (fo=32, routed)          1.382     6.310    <hidden>
    SLICE_X40Y130        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.642    12.821    <hidden>
    SLICE_X40Y130        FDCE                                         r  <hidden>
                         clock pessimism              0.247    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X40Y130        FDCE (Recov_fdce_C_CLR)     -0.405    12.509    <hidden>
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.642ns (20.200%)  route 2.536ns (79.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.833     3.127    <hidden>
    SLICE_X36Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.518     3.645 f  <hidden>
                         net (fo=2, routed)           1.158     4.803    <hidden>
    SLICE_X36Y131        LUT3 (Prop_lut3_I1_O)        0.124     4.927 f  <hidden>
                         net (fo=32, routed)          1.378     6.305    <hidden>
    SLICE_X44Y129        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.641    12.820    <hidden>
    SLICE_X44Y129        FDCE                                         r  <hidden>
                         clock pessimism              0.247    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X44Y129        FDCE (Recov_fdce_C_CLR)     -0.405    12.508    <hidden>
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -6.305    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.642ns (20.200%)  route 2.536ns (79.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.833     3.127    <hidden>
    SLICE_X36Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.518     3.645 f  <hidden>
                         net (fo=2, routed)           1.158     4.803    <hidden>
    SLICE_X36Y131        LUT3 (Prop_lut3_I1_O)        0.124     4.927 f  <hidden>
                         net (fo=32, routed)          1.378     6.305    <hidden>
    SLICE_X44Y129        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.641    12.820    <hidden>
    SLICE_X44Y129        FDCE                                         r  <hidden>
                         clock pessimism              0.247    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X44Y129        FDCE (Recov_fdce_C_CLR)     -0.405    12.508    <hidden>
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -6.305    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.642ns (20.200%)  route 2.536ns (79.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.833     3.127    <hidden>
    SLICE_X36Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.518     3.645 f  <hidden>
                         net (fo=2, routed)           1.158     4.803    <hidden>
    SLICE_X36Y131        LUT3 (Prop_lut3_I1_O)        0.124     4.927 f  <hidden>
                         net (fo=32, routed)          1.378     6.305    <hidden>
    SLICE_X44Y129        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.641    12.820    <hidden>
    SLICE_X44Y129        FDCE                                         r  <hidden>
                         clock pessimism              0.247    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X44Y129        FDCE (Recov_fdce_C_CLR)     -0.405    12.508    <hidden>
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -6.305    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.642ns (20.200%)  route 2.536ns (79.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.833     3.127    <hidden>
    SLICE_X36Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.518     3.645 f  <hidden>
                         net (fo=2, routed)           1.158     4.803    <hidden>
    SLICE_X36Y131        LUT3 (Prop_lut3_I1_O)        0.124     4.927 f  <hidden>
                         net (fo=32, routed)          1.378     6.305    <hidden>
    SLICE_X44Y129        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.641    12.820    <hidden>
    SLICE_X44Y129        FDCE                                         r  <hidden>
                         clock pessimism              0.247    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X44Y129        FDCE (Recov_fdce_C_CLR)     -0.405    12.508    <hidden>
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -6.305    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.642ns (20.200%)  route 2.536ns (79.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.833     3.127    <hidden>
    SLICE_X36Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.518     3.645 f  <hidden>
                         net (fo=2, routed)           1.158     4.803    <hidden>
    SLICE_X36Y131        LUT3 (Prop_lut3_I1_O)        0.124     4.927 f  <hidden>
                         net (fo=32, routed)          1.378     6.305    <hidden>
    SLICE_X44Y129        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.641    12.820    <hidden>
    SLICE_X44Y129        FDCE                                         r  <hidden>
                         clock pessimism              0.247    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X44Y129        FDCE (Recov_fdce_C_CLR)     -0.405    12.508    <hidden>
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -6.305    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.642ns (20.227%)  route 2.532ns (79.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.833     3.127    <hidden>
    SLICE_X36Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.518     3.645 f  <hidden>
                         net (fo=2, routed)           1.158     4.803    <hidden>
    SLICE_X36Y131        LUT3 (Prop_lut3_I1_O)        0.124     4.927 f  <hidden>
                         net (fo=32, routed)          1.373     6.301    <hidden>
    SLICE_X45Y129        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.641    12.820    <hidden>
    SLICE_X45Y129        FDCE                                         r  <hidden>
                         clock pessimism              0.247    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X45Y129        FDCE (Recov_fdce_C_CLR)     -0.405    12.508    <hidden>
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -6.301    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.642ns (20.227%)  route 2.532ns (79.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.833     3.127    <hidden>
    SLICE_X36Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.518     3.645 f  <hidden>
                         net (fo=2, routed)           1.158     4.803    <hidden>
    SLICE_X36Y131        LUT3 (Prop_lut3_I1_O)        0.124     4.927 f  <hidden>
                         net (fo=32, routed)          1.373     6.301    <hidden>
    SLICE_X45Y129        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.641    12.820    <hidden>
    SLICE_X45Y129        FDCE                                         r  <hidden>
                         clock pessimism              0.247    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X45Y129        FDCE (Recov_fdce_C_CLR)     -0.405    12.508    <hidden>
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -6.301    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.642ns (20.227%)  route 2.532ns (79.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.833     3.127    <hidden>
    SLICE_X36Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.518     3.645 f  <hidden>
                         net (fo=2, routed)           1.158     4.803    <hidden>
    SLICE_X36Y131        LUT3 (Prop_lut3_I1_O)        0.124     4.927 f  <hidden>
                         net (fo=32, routed)          1.373     6.301    <hidden>
    SLICE_X45Y129        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.641    12.820    <hidden>
    SLICE_X45Y129        FDCE                                         r  <hidden>
                         clock pessimism              0.247    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X45Y129        FDCE (Recov_fdce_C_CLR)     -0.405    12.508    <hidden>
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -6.301    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.642ns (20.173%)  route 2.541ns (79.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.833     3.127    <hidden>
    SLICE_X36Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.518     3.645 f  <hidden>
                         net (fo=2, routed)           1.158     4.803    <hidden>
    SLICE_X36Y131        LUT3 (Prop_lut3_I1_O)        0.124     4.927 f  <hidden>
                         net (fo=32, routed)          1.382     6.310    <hidden>
    SLICE_X40Y130        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.642    12.821    <hidden>
    SLICE_X40Y130        FDPE                                         r  <hidden>
                         clock pessimism              0.247    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X40Y130        FDPE (Recov_fdpe_C_PRE)     -0.359    12.555    <hidden>
  -------------------------------------------------------------------
                         required time                         12.555    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  6.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.209ns (37.256%)  route 0.352ns (62.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.631     0.967    <hidden>
    SLICE_X36Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.164     1.131 f  <hidden>
                         net (fo=1, routed)           0.134     1.265    <hidden>
    SLICE_X36Y131        LUT3 (Prop_lut3_I0_O)        0.045     1.310 f  <hidden>
                         net (fo=32, routed)          0.218     1.528    <hidden>
    SLICE_X38Y131        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.901     1.267    <hidden>
    SLICE_X38Y131        FDCE                                         r  <hidden>
                         clock pessimism             -0.286     0.981    
    SLICE_X38Y131        FDCE (Remov_fdce_C_CLR)     -0.067     0.914    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.209ns (37.256%)  route 0.352ns (62.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.631     0.967    <hidden>
    SLICE_X36Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.164     1.131 f  <hidden>
                         net (fo=1, routed)           0.134     1.265    <hidden>
    SLICE_X36Y131        LUT3 (Prop_lut3_I0_O)        0.045     1.310 f  <hidden>
                         net (fo=32, routed)          0.218     1.528    <hidden>
    SLICE_X38Y131        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.901     1.267    <hidden>
    SLICE_X38Y131        FDCE                                         r  <hidden>
                         clock pessimism             -0.286     0.981    
    SLICE_X38Y131        FDCE (Remov_fdce_C_CLR)     -0.067     0.914    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.209ns (35.916%)  route 0.373ns (64.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.631     0.967    <hidden>
    SLICE_X36Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.164     1.131 f  <hidden>
                         net (fo=1, routed)           0.134     1.265    <hidden>
    SLICE_X36Y131        LUT3 (Prop_lut3_I0_O)        0.045     1.310 f  <hidden>
                         net (fo=32, routed)          0.239     1.549    <hidden>
    SLICE_X37Y130        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.900     1.266    <hidden>
    SLICE_X37Y130        FDPE                                         r  <hidden>
                         clock pessimism             -0.286     0.980    
    SLICE_X37Y130        FDPE (Remov_fdpe_C_PRE)     -0.095     0.885    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.226ns (36.083%)  route 0.400ns (63.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.635     0.971    <hidden>
    SLICE_X33Y133        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y133        FDPE (Prop_fdpe_C_Q)         0.128     1.099 f  <hidden>
                         net (fo=2, routed)           0.210     1.309    <hidden>
    SLICE_X33Y133        LUT3 (Prop_lut3_I2_O)        0.098     1.407 f  <hidden>
                         net (fo=32, routed)          0.190     1.597    <hidden>
    SLICE_X34Y133        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.904     1.270    <hidden>
    SLICE_X34Y133        FDPE                                         r  <hidden>
                         clock pessimism             -0.268     1.002    
    SLICE_X34Y133        FDPE (Remov_fdpe_C_PRE)     -0.071     0.931    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.226ns (36.083%)  route 0.400ns (63.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.635     0.971    <hidden>
    SLICE_X33Y133        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y133        FDPE (Prop_fdpe_C_Q)         0.128     1.099 f  <hidden>
                         net (fo=2, routed)           0.210     1.309    <hidden>
    SLICE_X33Y133        LUT3 (Prop_lut3_I2_O)        0.098     1.407 f  <hidden>
                         net (fo=32, routed)          0.190     1.597    <hidden>
    SLICE_X34Y133        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.904     1.270    <hidden>
    SLICE_X34Y133        FDPE                                         r  <hidden>
                         clock pessimism             -0.268     1.002    
    SLICE_X34Y133        FDPE (Remov_fdpe_C_PRE)     -0.071     0.931    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.209ns (33.003%)  route 0.424ns (66.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.631     0.967    <hidden>
    SLICE_X36Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.164     1.131 f  <hidden>
                         net (fo=1, routed)           0.134     1.265    <hidden>
    SLICE_X36Y131        LUT3 (Prop_lut3_I0_O)        0.045     1.310 f  <hidden>
                         net (fo=32, routed)          0.290     1.600    <hidden>
    SLICE_X36Y129        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.899     1.265    <hidden>
    SLICE_X36Y129        FDPE                                         r  <hidden>
                         clock pessimism             -0.286     0.979    
    SLICE_X36Y129        FDPE (Remov_fdpe_C_PRE)     -0.071     0.908    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.209ns (33.003%)  route 0.424ns (66.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.631     0.967    <hidden>
    SLICE_X36Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.164     1.131 f  <hidden>
                         net (fo=1, routed)           0.134     1.265    <hidden>
    SLICE_X36Y131        LUT3 (Prop_lut3_I0_O)        0.045     1.310 f  <hidden>
                         net (fo=32, routed)          0.290     1.600    <hidden>
    SLICE_X36Y129        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.899     1.265    <hidden>
    SLICE_X36Y129        FDPE                                         r  <hidden>
                         clock pessimism             -0.286     0.979    
    SLICE_X36Y129        FDPE (Remov_fdpe_C_PRE)     -0.071     0.908    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.209ns (33.003%)  route 0.424ns (66.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.631     0.967    <hidden>
    SLICE_X36Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.164     1.131 f  <hidden>
                         net (fo=1, routed)           0.134     1.265    <hidden>
    SLICE_X36Y131        LUT3 (Prop_lut3_I0_O)        0.045     1.310 f  <hidden>
                         net (fo=32, routed)          0.290     1.600    <hidden>
    SLICE_X36Y129        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.899     1.265    <hidden>
    SLICE_X36Y129        FDPE                                         r  <hidden>
                         clock pessimism             -0.286     0.979    
    SLICE_X36Y129        FDPE (Remov_fdpe_C_PRE)     -0.071     0.908    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.209ns (33.003%)  route 0.424ns (66.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.631     0.967    <hidden>
    SLICE_X36Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.164     1.131 f  <hidden>
                         net (fo=1, routed)           0.134     1.265    <hidden>
    SLICE_X36Y131        LUT3 (Prop_lut3_I0_O)        0.045     1.310 f  <hidden>
                         net (fo=32, routed)          0.290     1.600    <hidden>
    SLICE_X36Y129        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.899     1.265    <hidden>
    SLICE_X36Y129        FDPE                                         r  <hidden>
                         clock pessimism             -0.286     0.979    
    SLICE_X36Y129        FDPE (Remov_fdpe_C_PRE)     -0.071     0.908    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.209ns (33.003%)  route 0.424ns (66.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.631     0.967    <hidden>
    SLICE_X36Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.164     1.131 f  <hidden>
                         net (fo=1, routed)           0.134     1.265    <hidden>
    SLICE_X36Y131        LUT3 (Prop_lut3_I0_O)        0.045     1.310 f  <hidden>
                         net (fo=32, routed)          0.290     1.600    <hidden>
    SLICE_X37Y129        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.899     1.265    <hidden>
    SLICE_X37Y129        FDCE                                         r  <hidden>
                         clock pessimism             -0.286     0.979    
    SLICE_X37Y129        FDCE (Remov_fdce_C_CLR)     -0.092     0.887    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.713    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.374ns  (logic 0.124ns (9.026%)  route 1.250ns (90.974%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.250     1.250    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.124     1.374 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.374    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.509     2.688    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.045ns (9.302%)  route 0.439ns (90.698%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.439     0.439    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.484 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.484    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.831     1.197    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 0.605ns (12.798%)  route 4.122ns (87.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.685     2.979    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          3.102     6.537    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X34Y130        LUT1 (Prop_lut1_I0_O)        0.149     6.686 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=92, routed)          1.021     7.706    <hidden>
    SLICE_X33Y133        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.646     2.825    <hidden>
    SLICE_X33Y133        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 0.605ns (12.798%)  route 4.122ns (87.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.685     2.979    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          3.102     6.537    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X34Y130        LUT1 (Prop_lut1_I0_O)        0.149     6.686 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=92, routed)          1.021     7.706    <hidden>
    SLICE_X33Y133        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.646     2.825    <hidden>
    SLICE_X33Y133        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 0.605ns (12.798%)  route 4.122ns (87.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.685     2.979    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          3.102     6.537    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X34Y130        LUT1 (Prop_lut1_I0_O)        0.149     6.686 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=92, routed)          1.021     7.706    <hidden>
    SLICE_X33Y133        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.646     2.825    <hidden>
    SLICE_X33Y133        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 0.605ns (12.798%)  route 4.122ns (87.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.685     2.979    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          3.102     6.537    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X34Y130        LUT1 (Prop_lut1_I0_O)        0.149     6.686 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=92, routed)          1.021     7.706    <hidden>
    SLICE_X33Y133        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.646     2.825    <hidden>
    SLICE_X33Y133        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.445ns  (logic 0.605ns (13.611%)  route 3.840ns (86.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.685     2.979    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          3.102     6.537    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X34Y130        LUT1 (Prop_lut1_I0_O)        0.149     6.686 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=92, routed)          0.738     7.424    <hidden>
    SLICE_X37Y131        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.643     2.822    <hidden>
    SLICE_X37Y131        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.445ns  (logic 0.605ns (13.611%)  route 3.840ns (86.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.685     2.979    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          3.102     6.537    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X34Y130        LUT1 (Prop_lut1_I0_O)        0.149     6.686 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=92, routed)          0.738     7.424    <hidden>
    SLICE_X37Y131        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.643     2.822    <hidden>
    SLICE_X37Y131        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.418ns  (logic 0.580ns (16.969%)  route 2.838ns (83.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.685     2.979    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X31Y78         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           2.216     5.651    <hidden>
    SLICE_X35Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.775 f  <hidden>
                         net (fo=3, routed)           0.622     6.397    <hidden>
    SLICE_X34Y90         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.478     2.657    <hidden>
    SLICE_X34Y90         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.418ns  (logic 0.580ns (16.969%)  route 2.838ns (83.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.685     2.979    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X31Y78         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           2.216     5.651    <hidden>
    SLICE_X35Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.775 f  <hidden>
                         net (fo=3, routed)           0.622     6.397    <hidden>
    SLICE_X34Y90         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.478     2.657    <hidden>
    SLICE_X34Y90         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.418ns  (logic 0.580ns (16.969%)  route 2.838ns (83.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.685     2.979    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X31Y78         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           2.216     5.651    <hidden>
    SLICE_X35Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.775 f  <hidden>
                         net (fo=3, routed)           0.622     6.397    <hidden>
    SLICE_X34Y90         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.478     2.657    <hidden>
    SLICE_X34Y90         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.358ns  (logic 0.610ns (18.165%)  route 2.748ns (81.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.685     2.979    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X31Y78         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           2.216     5.651    <hidden>
    SLICE_X35Y90         LUT1 (Prop_lut1_I0_O)        0.154     5.805 f  <hidden>
                         net (fo=3, routed)           0.532     6.337    <hidden>
    SLICE_X35Y90         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       1.478     2.657    <hidden>
    SLICE_X35Y90         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.547%)  route 0.309ns (62.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.566     0.902    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.309     1.352    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.397 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.397    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X27Y78         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.831     1.197    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X27Y78         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.593%)  route 0.513ns (73.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.566     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X31Y78         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.336     1.378    <hidden>
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  <hidden>
                         net (fo=3, routed)           0.178     1.601    <hidden>
    SLICE_X26Y79         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.832     1.198    <hidden>
    SLICE_X26Y79         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.593%)  route 0.513ns (73.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.566     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X31Y78         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.336     1.378    <hidden>
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  <hidden>
                         net (fo=3, routed)           0.178     1.601    <hidden>
    SLICE_X26Y79         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.832     1.198    <hidden>
    SLICE_X26Y79         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.593%)  route 0.513ns (73.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.566     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X31Y78         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.336     1.378    <hidden>
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  <hidden>
                         net (fo=3, routed)           0.178     1.601    <hidden>
    SLICE_X26Y79         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.832     1.198    <hidden>
    SLICE_X26Y79         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.184ns (26.255%)  route 0.517ns (73.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.566     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X31Y78         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.336     1.378    <hidden>
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.043     1.421 f  <hidden>
                         net (fo=3, routed)           0.181     1.602    <hidden>
    SLICE_X28Y79         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.833     1.199    <hidden>
    SLICE_X28Y79         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.184ns (26.255%)  route 0.517ns (73.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.566     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X31Y78         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.336     1.378    <hidden>
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.043     1.421 f  <hidden>
                         net (fo=3, routed)           0.181     1.602    <hidden>
    SLICE_X28Y79         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.833     1.199    <hidden>
    SLICE_X28Y79         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.184ns (26.255%)  route 0.517ns (73.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.566     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X31Y78         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.336     1.378    <hidden>
    SLICE_X29Y79         LUT1 (Prop_lut1_I0_O)        0.043     1.421 f  <hidden>
                         net (fo=3, routed)           0.181     1.602    <hidden>
    SLICE_X28Y79         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.833     1.199    <hidden>
    SLICE_X28Y79         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.186ns (19.030%)  route 0.791ns (80.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.566     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X31Y78         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.672     1.715    <hidden>
    SLICE_X39Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.760 f  <hidden>
                         net (fo=3, routed)           0.119     1.879    <hidden>
    SLICE_X39Y89         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.822     1.188    <hidden>
    SLICE_X39Y89         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.186ns (19.030%)  route 0.791ns (80.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.566     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X31Y78         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.672     1.715    <hidden>
    SLICE_X39Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.760 f  <hidden>
                         net (fo=3, routed)           0.119     1.879    <hidden>
    SLICE_X39Y89         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.822     1.188    <hidden>
    SLICE_X39Y89         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.186ns (19.030%)  route 0.791ns (80.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.566     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X31Y78         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.672     1.715    <hidden>
    SLICE_X39Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.760 f  <hidden>
                         net (fo=3, routed)           0.119     1.879    <hidden>
    SLICE_X39Y89         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26747, routed)       0.822     1.188    <hidden>
    SLICE_X39Y89         FDCE                                         r  <hidden>





