-- -------------------------------------------------------------
--
--  Entity Declaration for ioblock0_e
--
-- Generated
--  by:  wig
--  on:  Wed Dec 14 12:20:57 2005
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -strip -nodelta ../padio.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ioblock0_e-e.vhd,v 1.4 2005/12/14 12:38:04 wig Exp $
-- $Date: 2005/12/14 12:38:04 $
-- $Log: ioblock0_e-e.vhd,v $
-- Revision 1.4  2005/12/14 12:38:04  wig
-- Updated some testcases (verilog, padio)
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.72 2005/11/30 14:01:21 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.43 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty


--

--
-- Start of Generated Entity ioblock0_e
--
entity ioblock0_e is

	-- Generics:
		-- No Generated Generics for Entity ioblock0_e

	-- Generated Port Declaration:
		port(
		-- Generated Port for Entity ioblock0_e
			p_mix_data_i1_go	: out	std_ulogic_vector(7 downto 0);
			p_mix_data_o1_gi	: in	std_ulogic_vector(7 downto 0);
			p_mix_iosel_0_gi	: in	std_ulogic;
			p_mix_iosel_1_gi	: in	std_ulogic;
			p_mix_iosel_2_gi	: in	std_ulogic;
			p_mix_iosel_3_gi	: in	std_ulogic;
			p_mix_iosel_4_gi	: in	std_ulogic;
			p_mix_iosel_5_gi	: in	std_ulogic;
			p_mix_iosel_6_gi	: in	std_ulogic;
			p_mix_iosel_7_gi	: in	std_ulogic;
			p_mix_nand_dir_gi	: in	std_ulogic;
			p_mix_nand_out_2_go	: out	std_ulogic;
			p_mix_pad_di_1_gi	: in	std_ulogic;
			p_mix_pad_do_2_go	: out	std_ulogic;
			p_mix_pad_en_2_go	: out	std_ulogic
		-- End of Generated Port for Entity ioblock0_e
		);
end ioblock0_e;
--
-- End of Generated Entity ioblock0_e
--


--
--!End of Entity/ies
-- --------------------------------------------------------------
