# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim work.tb_tpu_mv_element
# vsim work.tb_tpu_mv_element 
# Start time: 11:58:33 on Jan 19,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_tpu_mv_element(mixed)#1
vsim work.tb_tpu_mv_element -voptargs=+acc
# End time: 11:59:21 on Jan 19,2023, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
# vsim work.tb_tpu_mv_element -voptargs="+acc" 
# Start time: 11:59:21 on Jan 19,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_tpu_mv_element(mixed)#1
# Loading work.tpu_mv_element(structure)#1
# Loading work.regld(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.multiplier(behavior)#1
# Loading work.adder(behavior)#1
add wave -position insertpoint sim:/tb_tpu_mv_element/DUT0/g_Weight/*
do tb_TPU_MV_Element.do
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/TPU_MV_Element.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 12:16:50 on Jan 19,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# End time: 12:16:50 on Jan 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/TPU_MV_Element.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 12:16:51 on Jan 19,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# End time: 12:16:51 on Jan 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
vsim -voptargs=+acc work.tb_tpu_mv_element
# End time: 12:17:32 on Jan 19,2023, Elapsed time: 0:18:11
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_tpu_mv_element 
# Start time: 12:17:32 on Jan 19,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_tpu_mv_element(mixed)#1
# Loading work.tpu_mv_element(structure)#1
# Loading work.regld(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.multiplier(behavior)#1
# Loading work.adder(behavior)#1
do tb_TPU_MV_Element.do
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/tb_TPU_MV_Element.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 12:36:14 on Jan 19,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/tb_TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/tvgaul/Documents/CPRE 381/Lab1/tb_TPU_MV_Element.vhd(17): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_TPU_MV_Element
# -- Compiling architecture mixed of tb_TPU_MV_Element
# End time: 12:36:14 on Jan 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
quit -sim
# End time: 12:36:46 on Jan 19,2023, Elapsed time: 0:19:14
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.tb_tpu_mv_element
# vsim -voptargs="+acc" work.tb_tpu_mv_element 
# Start time: 12:36:54 on Jan 19,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_tpu_mv_element(mixed)#1
# Loading work.tpu_mv_element(structure)#1
# Loading work.regld(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.multiplier(behavior)#1
# Loading work.adder(behavior)#1
do tb_TPU_MV_Element.do
do tb_TPU_MV_Element.do
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/tb_TPU_MV_Element.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 12:44:17 on Jan 19,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/tb_TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/tvgaul/Documents/CPRE 381/Lab1/tb_TPU_MV_Element.vhd(17): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_TPU_MV_Element
# -- Compiling architecture mixed of tb_TPU_MV_Element
# End time: 12:44:17 on Jan 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
quit -sim
# End time: 12:44:34 on Jan 19,2023, Elapsed time: 0:07:40
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.tb_tpu_mv_element
# vsim -voptargs="+acc" work.tb_tpu_mv_element 
# Start time: 12:44:44 on Jan 19,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_tpu_mv_element(mixed)#1
# Loading work.tpu_mv_element(structure)#1
# Loading work.regld(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.multiplier(behavior)#1
# Loading work.adder(behavior)#1
do tb_TPU_MV_Element.do
do tb_TPU_MV_Element.do
do tb_TPU_MV_Element.do
