// Seed: 2358095870
module module_0 (
    output wand id_0,
    output wire id_1
);
  assign id_1 = id_3;
  always id_1 = id_3;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri   id_1,
    output tri   id_2
    , id_21,
    output uwire id_3,
    input  wor   id_4,
    output wor   id_5,
    output tri   id_6,
    output uwire id_7,
    input  wand  id_8,
    input  wire  id_9,
    input  tri1  id_10,
    output tri0  id_11,
    input  wire  id_12
    , id_22,
    input  tri   id_13,
    output tri0  id_14,
    input  tri   id_15,
    input  uwire id_16,
    input  tri1  id_17,
    input  tri0  id_18,
    input  wor   id_19
);
  wire id_23;
  module_0(
      id_5, id_11
  );
endmodule
