<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>Rtl (hardcaml.Rtl)</title><link rel="stylesheet" href="../../odoc.css"/><meta charset="utf-8"/></head><body><div class="odoc-doc"><a href="../index.html">Up</a><div class="intro"><h1><span class="keyword">Module </span><a href="../#/Rtl">Rtl</a></h1></div><div><div class="doc">VHDL and Verilog netlist generation</div><div><div class="region" id="/Rtl_S.modt"><a href="#/Rtl_S.modt" class="anchor"></a><div class="modtype"><div class="def"><span class="keyword">module type </span><a href="Rtl_S.modt/index.html">Rtl_S</a> : <span class="keyword">sig</span> ... <span class="keyword">end</span></div><div class="doc"></div></div></div><div class="region" id="/Vhdl"><a href="#/Vhdl" class="anchor"></a><div class="mod"><div class="def"><span class="keyword">module </span><a href="Vhdl/index.html">Vhdl</a> : <a href="Rtl_S.modt/index.html">Rtl_S</a></div><div class="doc">VHDL generation</div></div></div><div class="region" id="/Verilog"><a href="#/Verilog" class="anchor"></a><div class="mod"><div class="def"><span class="keyword">module </span><a href="Verilog/index.html">Verilog</a> : <a href="Rtl_S.modt/index.html">Rtl_S</a></div><div class="doc">Verilog generation</div></div></div><div class="region" id="/Hierarchy"><a href="#/Hierarchy" class="anchor"></a><div class="mod"><div class="def"><span class="keyword">module </span><a href="Hierarchy/index.html">Hierarchy</a> : <span class="keyword">sig</span> ... <span class="keyword">end</span></div><div class="doc">Generate circuit with hierarchy</div></div></div></div></div></div></body></html>