[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Disable/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 39
LIB: work
FILE: ${SURELOG_DIR}/tests/Disable/dut.sv
n<> u<38> t<Top_level_rule> c<1> l<1:1> el<9:1>
  n<> u<1> t<Null_rule> p<38> s<37> l<1:1>
  n<> u<37> t<Source_text> p<38> c<36> l<1:1> el<8:10>
    n<> u<36> t<Description> p<37> c<35> l<1:1> el<8:10>
      n<> u<35> t<Module_declaration> p<36> c<4> l<1:1> el<8:10>
        n<> u<4> t<Module_ansi_header> p<35> c<2> s<33> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<4> l<1:8> el<1:11>
        n<> u<33> t<Non_port_module_item> p<35> c<32> s<34> l<2:4> el<7:7>
          n<> u<32> t<Module_or_generate_item> p<33> c<31> l<2:4> el<7:7>
            n<> u<31> t<Module_common_item> p<32> c<30> l<2:4> el<7:7>
              n<> u<30> t<Initial_construct> p<31> c<29> l<2:4> el<7:7>
                n<> u<29> t<Statement_or_null> p<30> c<28> l<2:12> el<7:7>
                  n<> u<28> t<Statement> p<29> c<27> l<2:12> el<7:7>
                    n<> u<27> t<Statement_item> p<28> c<26> l<2:12> el<7:7>
                      n<> u<26> t<Seq_block> p<27> c<24> l<2:12> el<7:7>
                        n<> u<24> t<Statement_or_null> p<26> c<23> s<25> l<3:7> el<6:10>
                          n<> u<23> t<Statement> p<24> c<22> l<3:7> el<6:10>
                            n<> u<22> t<Statement_item> p<23> c<21> l<3:7> el<6:10>
                              n<> u<21> t<Loop_statement> p<22> c<20> l<3:7> el<6:10>
                                n<> u<20> t<FOREVER> p<21> s<19> l<3:7> el<3:14>
                                n<> u<19> t<Statement_or_null> p<21> c<18> l<3:15> el<6:10>
                                  n<> u<18> t<Statement> p<19> c<17> l<3:15> el<6:10>
                                    n<> u<17> t<Statement_item> p<18> c<16> l<3:15> el<6:10>
                                      n<> u<16> t<Seq_block> p<17> c<5> l<3:15> el<6:10>
                                        n<loop> u<5> t<STRING_CONST> p<16> s<10> l<3:23> el<3:27>
                                        n<> u<10> t<Statement_or_null> p<16> c<9> s<14> l<4:10> el<4:23>
                                          n<> u<9> t<Statement> p<10> c<8> l<4:10> el<4:23>
                                            n<> u<8> t<Statement_item> p<9> c<7> l<4:10> el<4:23>
                                              n<> u<7> t<Disable_statement> p<8> c<6> l<4:10> el<4:23>
                                                n<loop> u<6> t<STRING_CONST> p<7> l<4:18> el<4:22>
                                        n<> u<14> t<Statement_or_null> p<16> c<13> s<15> l<5:10> el<5:23>
                                          n<> u<13> t<Statement> p<14> c<12> l<5:10> el<5:23>
                                            n<> u<12> t<Statement_item> p<13> c<11> l<5:10> el<5:23>
                                              n<> u<11> t<Disable_statement> p<12> l<5:10> el<5:23>
                                        n<> u<15> t<END> p<16> l<6:7> el<6:10>
                        n<> u<25> t<END> p<26> l<7:4> el<7:7>
        n<> u<34> t<ENDMODULE> p<35> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Disable/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/Disable/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  2
Design                                                 1
Disable                                                1
DisableFork                                            1
ForeverStmt                                            1
Initial                                                1
Module                                                 1
RefObj                                                 1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Disable/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Disable/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiProcess:
  \_Initial: , line:2:4, endln:7:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Disable/dut.sv, line:1:1, endln:8:10
    |vpiStmt:
    \_Begin: (work@top), line:2:12, endln:7:7
      |vpiParent:
      \_Initial: , line:2:4, endln:7:7
      |vpiFullName:work@top
      |vpiStmt:
      \_ForeverStmt: , line:3:7, endln:6:10
        |vpiParent:
        \_Begin: (work@top), line:2:12, endln:7:7
        |vpiStmt:
        \_Begin: (work@top.loop), line:3:15, endln:6:10
          |vpiParent:
          \_ForeverStmt: , line:3:7, endln:6:10
          |vpiName:loop
          |vpiFullName:work@top.loop
          |vpiStmt:
          \_Disable: , line:4:10, endln:4:23
            |vpiParent:
            \_Begin: (work@top.loop), line:3:15, endln:6:10
            |vpiExpr:
            \_Begin: (work@top.loop), line:3:15, endln:6:10
          |vpiStmt:
          \_DisableFork: , line:5:10, endln:5:23
            |vpiParent:
            \_Begin: (work@top.loop), line:3:15, endln:6:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
