<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3421" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3421{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_3421{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_3421{left:491px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3421{left:70px;bottom:1084px;}
#t5_3421{left:96px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t6_3421{left:70px;bottom:1061px;}
#t7_3421{left:96px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_3421{left:70px;bottom:1038px;}
#t9_3421{left:96px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_3421{left:96px;bottom:1025px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_3421{left:70px;bottom:966px;letter-spacing:0.14px;}
#tc_3421{left:152px;bottom:966px;letter-spacing:0.16px;word-spacing:-0.01px;}
#td_3421{left:70px;bottom:944px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#te_3421{left:70px;bottom:927px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#tf_3421{left:70px;bottom:910px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tg_3421{left:70px;bottom:886px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#th_3421{left:70px;bottom:869px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ti_3421{left:70px;bottom:612px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#tj_3421{left:70px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tk_3421{left:70px;bottom:379px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#tl_3421{left:70px;bottom:362px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_3421{left:70px;bottom:345px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_3421{left:70px;bottom:328px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_3421{left:70px;bottom:312px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_3421{left:70px;bottom:295px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tq_3421{left:70px;bottom:245px;letter-spacing:-0.09px;}
#tr_3421{left:156px;bottom:245px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#ts_3421{left:70px;bottom:222px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tt_3421{left:70px;bottom:205px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_3421{left:70px;bottom:189px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_3421{left:70px;bottom:172px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tw_3421{left:70px;bottom:155px;letter-spacing:-0.15px;word-spacing:-1.2px;}
#tx_3421{left:70px;bottom:138px;letter-spacing:-0.15px;word-spacing:-0.73px;}
#ty_3421{left:70px;bottom:121px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#tz_3421{left:269px;bottom:666px;letter-spacing:0.12px;word-spacing:0.03px;}
#t10_3421{left:370px;bottom:666px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t11_3421{left:285px;bottom:554px;letter-spacing:0.12px;word-spacing:0.02px;}
#t12_3421{left:76px;bottom:532px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t13_3421{left:76px;bottom:515px;letter-spacing:-0.14px;}
#t14_3421{left:280px;bottom:532px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t15_3421{left:280px;bottom:515px;letter-spacing:-0.14px;}
#t16_3421{left:483px;bottom:515px;letter-spacing:-0.13px;}
#t17_3421{left:168px;bottom:490px;}
#t18_3421{left:372px;bottom:490px;}
#t19_3421{left:483px;bottom:490px;letter-spacing:-0.1px;}
#t1a_3421{left:168px;bottom:466px;}
#t1b_3421{left:372px;bottom:466px;}
#t1c_3421{left:483px;bottom:466px;letter-spacing:-0.1px;}
#t1d_3421{left:168px;bottom:441px;}
#t1e_3421{left:372px;bottom:441px;}
#t1f_3421{left:483px;bottom:441px;letter-spacing:-0.11px;}
#t1g_3421{left:168px;bottom:417px;}
#t1h_3421{left:372px;bottom:417px;}
#t1i_3421{left:483px;bottom:417px;letter-spacing:-0.11px;}
#t1j_3421{left:282px;bottom:730px;letter-spacing:0.11px;word-spacing:0.04px;}
#t1k_3421{left:282px;bottom:762px;letter-spacing:0.1px;word-spacing:0.04px;}
#t1l_3421{left:282px;bottom:779px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1m_3421{left:214px;bottom:840px;letter-spacing:-0.16px;}
#t1n_3421{left:706px;bottom:840px;}
#t1o_3421{left:663px;bottom:840px;}
#t1p_3421{left:629px;bottom:840px;letter-spacing:-0.16px;}
#t1q_3421{left:617px;bottom:840px;letter-spacing:-0.97px;}
#t1r_3421{left:652px;bottom:840px;}
#t1s_3421{left:643px;bottom:840px;}
#t1t_3421{left:603px;bottom:840px;letter-spacing:-0.16px;}
#t1u_3421{left:312px;bottom:704px;letter-spacing:0.11px;}
#t1v_3421{left:434px;bottom:840px;letter-spacing:-0.16px;}
#t1w_3421{left:449px;bottom:840px;letter-spacing:-0.16px;}
#t1x_3421{left:503px;bottom:813px;letter-spacing:0.11px;}
#t1y_3421{left:305px;bottom:814px;letter-spacing:0.11px;}
#t1z_3421{left:282px;bottom:746px;letter-spacing:0.13px;word-spacing:-0.01px;}

.s1_3421{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3421{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3421{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3421{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3421{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3421{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3421{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3421{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_3421{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_3421{font-size:12px;font-family:Arial_b5v;color:#000;}
.sb_3421{font-size:11px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3421" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3421Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3421" style="-webkit-user-select: none;"><object width="935" height="1210" data="3421/3421.svg" type="image/svg+xml" id="pdf3421" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3421" class="t s1_3421">Vol. 3A </span><span id="t2_3421" class="t s1_3421">11-37 </span>
<span id="t3_3421" class="t s2_3421">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_3421" class="t s3_3421">• </span><span id="t5_3421" class="t s4_3421">Adds new features to enhance performance of interrupt delivery. </span>
<span id="t6_3421" class="t s3_3421">• </span><span id="t7_3421" class="t s4_3421">Reduces complexity of logical destination mode interrupt delivery on link based platform architectures. </span>
<span id="t8_3421" class="t s3_3421">• </span><span id="t9_3421" class="t s4_3421">Uses MSR programming interface to access APIC registers in x2APIC mode instead of memory-mapped </span>
<span id="ta_3421" class="t s4_3421">interfaces. Memory-mapped interface is supported when operating in xAPIC mode. </span>
<span id="tb_3421" class="t s5_3421">11.12.1 </span><span id="tc_3421" class="t s5_3421">Detecting and Enabling x2APIC Mode </span>
<span id="td_3421" class="t s4_3421">Processor support for x2APIC mode can be detected by executing CPUID with EAX=1 and then checking ECX, bit </span>
<span id="te_3421" class="t s4_3421">21 ECX. If CPUID.(EAX=1):ECX.21 is set , the processor supports the x2APIC capability and can be placed into the </span>
<span id="tf_3421" class="t s4_3421">x2APIC mode. </span>
<span id="tg_3421" class="t s4_3421">System software can place the local APIC in the x2APIC mode by setting the x2APIC mode enable bit (bit 10) in the </span>
<span id="th_3421" class="t s4_3421">IA32_APIC_BASE MSR at MSR address 01BH. The layout for the IA32_APIC_BASE MSR is shown in Figure 11-26. </span>
<span id="ti_3421" class="t s4_3421">Table 11-5, “x2APIC operating mode configurations” describe the possible combinations of the enable bit (EN - bit </span>
<span id="tj_3421" class="t s4_3421">11) and the extended mode bit (EXTD - bit 10) in the IA32_APIC_BASE MSR. </span>
<span id="tk_3421" class="t s4_3421">Once the local APIC has been switched to x2APIC mode (EN = 1, EXTD = 1), switching back to xAPIC mode would </span>
<span id="tl_3421" class="t s4_3421">require system software to disable the local APIC unit. Specifically, attempting to write a value to the </span>
<span id="tm_3421" class="t s4_3421">IA32_APIC_BASE MSR that has (EN= 1, EXTD = 0) when the local APIC is enabled and in x2APIC mode causes a </span>
<span id="tn_3421" class="t s4_3421">general-protection exception. Once bit 10 in IA32_APIC_BASE MSR is set, the only way to leave x2APIC mode </span>
<span id="to_3421" class="t s4_3421">using IA32_APIC_BASE would require a WRMSR to set both bit 11 and bit 10 to zero. Section 11.12.5, “x2APIC </span>
<span id="tp_3421" class="t s4_3421">State Transitions,” provides a detailed state diagram for the state transitions allowed for the local APIC. </span>
<span id="tq_3421" class="t s6_3421">11.12.1.1 </span><span id="tr_3421" class="t s6_3421">Instructions to Access APIC Registers </span>
<span id="ts_3421" class="t s4_3421">In x2APIC mode, system software uses RDMSR and WRMSR to access the APIC registers. The MSR addresses for </span>
<span id="tt_3421" class="t s4_3421">accessing the x2APIC registers are architecturally defined and specified in Section 11.12.1.2, “x2APIC Register </span>
<span id="tu_3421" class="t s4_3421">Address Space.” Executing the RDMSR instruction with the APIC register address specified in ECX returns the </span>
<span id="tv_3421" class="t s4_3421">content of bits 0 through 31 of the APIC registers in EAX. Bits 32 through 63 are returned in register EDX - these </span>
<span id="tw_3421" class="t s4_3421">bits are reserved if the APIC register being read is a 32-bit register. Similarly executing the WRMSR instruction with </span>
<span id="tx_3421" class="t s4_3421">the APIC register address in ECX, writes bits 0 to 31 of register EAX to bits 0 to 31 of the specified APIC register. If </span>
<span id="ty_3421" class="t s4_3421">the register is a 64-bit register then bits 0 to 31 of register EDX are written to bits 32 to 63 of the APIC register. The </span>
<span id="tz_3421" class="t s7_3421">Figure 11-26. </span><span id="t10_3421" class="t s7_3421">IA32_APIC_BASE MSR Supporting x2APIC </span>
<span id="t11_3421" class="t s7_3421">Table 11-5. x2APIC Operating Mode Configurations </span>
<span id="t12_3421" class="t s8_3421">xAPIC global enable </span>
<span id="t13_3421" class="t s8_3421">(IA32_APIC_BASE[11]) </span>
<span id="t14_3421" class="t s8_3421">x2APIC enable </span>
<span id="t15_3421" class="t s8_3421">(IA32_APIC_BASE[10]) </span><span id="t16_3421" class="t s8_3421">Description </span>
<span id="t17_3421" class="t s9_3421">0 </span><span id="t18_3421" class="t s9_3421">0 </span><span id="t19_3421" class="t s9_3421">local APIC is disabled </span>
<span id="t1a_3421" class="t s9_3421">0 </span><span id="t1b_3421" class="t s9_3421">1 </span><span id="t1c_3421" class="t s9_3421">Invalid </span>
<span id="t1d_3421" class="t s9_3421">1 </span><span id="t1e_3421" class="t s9_3421">0 </span><span id="t1f_3421" class="t s9_3421">local APIC is enabled in xAPIC mode </span>
<span id="t1g_3421" class="t s9_3421">1 </span><span id="t1h_3421" class="t s9_3421">1 </span><span id="t1i_3421" class="t s9_3421">local APIC is enabled in x2APIC mode </span>
<span id="t1j_3421" class="t sa_3421">BSP—Processor is BSP </span>
<span id="t1k_3421" class="t sa_3421">EN—xAPIC global enable/disable </span>
<span id="t1l_3421" class="t sa_3421">APIC Base—Base physical address </span>
<span id="t1m_3421" class="t sb_3421">63 </span><span id="t1n_3421" class="t sb_3421">0 </span><span id="t1o_3421" class="t sb_3421">7 </span><span id="t1p_3421" class="t sb_3421">10 </span><span id="t1q_3421" class="t sb_3421">11 </span><span id="t1r_3421" class="t sb_3421">8 </span><span id="t1s_3421" class="t sb_3421">9 </span><span id="t1t_3421" class="t sb_3421">12 </span>
<span id="t1u_3421" class="t sa_3421">Reserved </span>
<span id="t1v_3421" class="t sb_3421">36 </span><span id="t1w_3421" class="t sb_3421">35 </span>
<span id="t1x_3421" class="t sa_3421">APIC Base </span><span id="t1y_3421" class="t sa_3421">Reserved </span>
<span id="t1z_3421" class="t sa_3421">EXTD—Enable x2APIC mode </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
