#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 21 19:48:14 2019
# Process ID: 14320
# Current directory: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Gamelogic2_0_0_synth_1
# Command line: vivado.exe -log Testing_HDMI_Gamelogic2_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Testing_HDMI_Gamelogic2_0_0.tcl
# Log file: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Gamelogic2_0_0_synth_1/Testing_HDMI_Gamelogic2_0_0.vds
# Journal file: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Gamelogic2_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source Testing_HDMI_Gamelogic2_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/itr9fc/Desktop/FPGA__Proj/Interface2/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/itr9fc/Desktop/FPGA__Proj/Gamelogic2/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top Testing_HDMI_Gamelogic2_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11116 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 393.082 ; gain = 97.457
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Testing_HDMI_Gamelogic2_0_0' [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ip/Testing_HDMI_Gamelogic2_0_0/synth/Testing_HDMI_Gamelogic2_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Gamelogic2' [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2.v:12]
	Parameter ap_ST_fsm_state1 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 104'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 104'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 104'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 104'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 104'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 104'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 104'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 104'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 104'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 104'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 104'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 104'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 104'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 104'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 104'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 104'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 104'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 104'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 104'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 104'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 104'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 104'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 104'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 104'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 104'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 104'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 104'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 104'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 104'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 104'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 104'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 104'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 104'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 104'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 104'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 104'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 104'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 104'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 104'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 104'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 104'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 104'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 104'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 104'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 104'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 104'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 104'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 104'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 104'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 104'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 104'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 104'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 104'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 104'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 104'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 104'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 104'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 104'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 104'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 104'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 104'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 104'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 104'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2.v:160]
INFO: [Synth 8-6157] synthesizing module 'Gamelogic2_urem_3bkb' [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_3bkb.v:157]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 25 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Gamelogic2_urem_3bkb_div' [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_3bkb.v:85]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 25 - type: integer 
	Parameter out_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Gamelogic2_urem_3bkb_div_u' [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_3bkb.v:10]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 25 - type: integer 
	Parameter out_WIDTH bound to: 25 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Gamelogic2_urem_3bkb_div_u' (1#1) [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_3bkb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gamelogic2_urem_3bkb_div' (2#1) [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_3bkb.v:85]
INFO: [Synth 8-6155] done synthesizing module 'Gamelogic2_urem_3bkb' (3#1) [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_3bkb.v:157]
INFO: [Synth 8-6157] synthesizing module 'Gamelogic2_urem_3cud' [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_3cud.v:157]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Gamelogic2_urem_3cud_div' [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_3cud.v:85]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Gamelogic2_urem_3cud_div_u' [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_3cud.v:10]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Gamelogic2_urem_3cud_div_u' (4#1) [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_3cud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gamelogic2_urem_3cud_div' (5#1) [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_3cud.v:85]
INFO: [Synth 8-6155] done synthesizing module 'Gamelogic2_urem_3cud' (6#1) [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_3cud.v:157]
INFO: [Synth 8-6157] synthesizing module 'Gamelogic2_urem_1dEe' [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_1dEe.v:157]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Gamelogic2_urem_1dEe_div' [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_1dEe.v:85]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Gamelogic2_urem_1dEe_div_u' [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_1dEe.v:10]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Gamelogic2_urem_1dEe_div_u' (7#1) [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_1dEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gamelogic2_urem_1dEe_div' (8#1) [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_1dEe.v:85]
INFO: [Synth 8-6155] done synthesizing module 'Gamelogic2_urem_1dEe' (9#1) [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_1dEe.v:157]
INFO: [Synth 8-6157] synthesizing module 'Gamelogic2_mac_mueOg' [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_mac_mueOg.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Gamelogic2_mac_mueOg_DSP48_0' [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_mac_mueOg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gamelogic2_mac_mueOg_DSP48_0' (10#1) [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_mac_mueOg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gamelogic2_mac_mueOg' (11#1) [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_mac_mueOg.v:33]
INFO: [Synth 8-6157] synthesizing module 'Gamelogic2_mac_mufYi' [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_mac_mufYi.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Gamelogic2_mac_mufYi_DSP48_1' [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_mac_mufYi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gamelogic2_mac_mufYi_DSP48_1' (12#1) [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_mac_mufYi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gamelogic2_mac_mufYi' (13#1) [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_mac_mufYi.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Gamelogic2' (14#1) [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Testing_HDMI_Gamelogic2_0_0' (15#1) [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ip/Testing_HDMI_Gamelogic2_0_0/synth/Testing_HDMI_Gamelogic2_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 449.551 ; gain = 153.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 449.551 ; gain = 153.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 449.551 ; gain = 153.926
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ip/Testing_HDMI_Gamelogic2_0_0/constraints/Gamelogic2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ip/Testing_HDMI_Gamelogic2_0_0/constraints/Gamelogic2_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Gamelogic2_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Gamelogic2_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 785.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 786.063 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 787.629 ; gain = 1.641
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 787.629 ; gain = 492.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 787.629 ; gain = 492.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Gamelogic2_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 787.629 ; gain = 492.004
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '32' to '31' bits. [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_3bkb.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '32' to '31' bits. [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_3cud.v:42]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_i_2_fu_222_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 787.629 ; gain = 492.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              104 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	               31 Bit    Registers := 2     
	               25 Bit    Registers := 4     
	               21 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 17    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 16    
+---Multipliers : 
	                 5x32  Multipliers := 1     
+---Muxes : 
	   2 Input    104 Bit        Muxes := 1     
	 105 Input    104 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Gamelogic2_urem_3bkb_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	               25 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module Gamelogic2_urem_3bkb_div 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module Gamelogic2_urem_3cud_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module Gamelogic2_urem_3cud_div 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Gamelogic2_urem_1dEe_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
Module Gamelogic2_urem_1dEe_div 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Gamelogic2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              104 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                 5x32  Multipliers := 1     
+---Muxes : 
	   2 Input    104 Bit        Muxes := 1     
	 105 Input    104 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/divisor0_reg[7:0]' into 'Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/divisor0_reg[7:0]' [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_1dEe.v:129]
INFO: [Synth 8-4471] merging register 'Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/divisor0_reg[7:0]' into 'Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/divisor0_reg[7:0]' [c:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ipshared/b57c/hdl/verilog/Gamelogic2_urem_1dEe.v:129]
INFO: [Synth 8-5546] ROM "tmp_i_2_fu_222_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/dividend0_reg, operation Mode is: (C:0x64)+A''*(B:0xd).
DSP Report: register Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/remd_reg is absorbed into DSP Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/dividend0_reg.
DSP Report: register last_num_assign_1_reg_456_reg is absorbed into DSP Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/dividend0_reg.
DSP Report: register Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/dividend0_reg is absorbed into DSP Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/dividend0_reg.
DSP Report: operator Gamelogic2_mac_mueOg_U5/Gamelogic2_mac_mueOg_DSP48_0_U/p is absorbed into DSP Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/dividend0_reg.
DSP Report: operator Gamelogic2_mac_mueOg_U5/Gamelogic2_mac_mueOg_DSP48_0_U/m is absorbed into DSP Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/dividend0_reg.
DSP Report: Generating DSP Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/dividend0_reg, operation Mode is: (C:0x64)+A''*(B:0xd).
DSP Report: register Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/remd_reg is absorbed into DSP Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/dividend0_reg.
DSP Report: register last_num_assign_2_reg_466_reg is absorbed into DSP Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/dividend0_reg.
DSP Report: register Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/dividend0_reg is absorbed into DSP Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/dividend0_reg.
DSP Report: operator Gamelogic2_mac_mufYi_U6/Gamelogic2_mac_mufYi_DSP48_1_U/p is absorbed into DSP Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/dividend0_reg.
DSP Report: operator Gamelogic2_mac_mufYi_U6/Gamelogic2_mac_mufYi_DSP48_1_U/m is absorbed into DSP Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/dividend0_reg.
INFO: [Synth 8-3886] merging instance 'inst/RandSeed_reg[11]' (FD) to 'inst/lose_preg_reg'
INFO: [Synth 8-3886] merging instance 'inst/RandSeed_reg[12]' (FD) to 'inst/lose_preg_reg'
INFO: [Synth 8-3886] merging instance 'inst/RandSeed_reg[13]' (FD) to 'inst/lose_preg_reg'
INFO: [Synth 8-3886] merging instance 'inst/RandSeed_reg[14]' (FD) to 'inst/lose_preg_reg'
INFO: [Synth 8-3886] merging instance 'inst/RandSeed_reg[15]' (FD) to 'inst/lose_preg_reg'
INFO: [Synth 8-3886] merging instance 'inst/RandSeed_reg[16]' (FD) to 'inst/lose_preg_reg'
INFO: [Synth 8-3886] merging instance 'inst/RandSeed_reg[17]' (FD) to 'inst/lose_preg_reg'
INFO: [Synth 8-3886] merging instance 'inst/RandSeed_reg[18]' (FD) to 'inst/lose_preg_reg'
INFO: [Synth 8-3886] merging instance 'inst/RandSeed_reg[19]' (FD) to 'inst/lose_preg_reg'
INFO: [Synth 8-3886] merging instance 'inst/RandSeed_reg[20]' (FD) to 'inst/lose_preg_reg'
INFO: [Synth 8-3886] merging instance 'inst/RandSeed_reg[21]' (FD) to 'inst/lose_preg_reg'
INFO: [Synth 8-3886] merging instance 'inst/RandSeed_reg[22]' (FD) to 'inst/lose_preg_reg'
INFO: [Synth 8-3886] merging instance 'inst/RandSeed_reg[23]' (FD) to 'inst/lose_preg_reg'
INFO: [Synth 8-3886] merging instance 'inst/RandSeed_reg[24]' (FD) to 'inst/lose_preg_reg'
INFO: [Synth 8-3886] merging instance 'inst/RandSeed_reg[25]' (FD) to 'inst/lose_preg_reg'
INFO: [Synth 8-3886] merging instance 'inst/RandSeed_reg[26]' (FD) to 'inst/lose_preg_reg'
INFO: [Synth 8-3886] merging instance 'inst/RandSeed_reg[27]' (FD) to 'inst/lose_preg_reg'
INFO: [Synth 8-3886] merging instance 'inst/RandSeed_reg[30]' (FD) to 'inst/lose_preg_reg'
INFO: [Synth 8-3886] merging instance 'inst/RandSeed_reg[29]' (FD) to 'inst/lose_preg_reg'
INFO: [Synth 8-3886] merging instance 'inst/RandSeed_reg[31]' (FD) to 'inst/lose_preg_reg'
INFO: [Synth 8-3886] merging instance 'inst/RandSeed_reg[28]' (FD) to 'inst/lose_preg_reg'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/divisor0_reg[0]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[0]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/divisor0_reg[1]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/divisor0_reg[2]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/divisor0_reg[3]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/divisor0_reg[4]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/divisor0_reg[5]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/divisor0_reg[6]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/divisor0_reg[7]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[0]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[1]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[2]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[3]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[4]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[5]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[6]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[7]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[8]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[9]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[10]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[11]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[12]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[13]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[14]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[15]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[16]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[17]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[18]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[19]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[20]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[21]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[22]' (FD) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[24]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/divisor0_reg[24] )
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[1]' (FDE) to 'inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[2]' (FDE) to 'inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[3]' (FDE) to 'inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[4]' (FDE) to 'inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[5]' (FDE) to 'inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[7]' (FDE) to 'inst/Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[1]' (FDE) to 'inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[2]' (FDE) to 'inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[3]' (FDE) to 'inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[4]' (FDE) to 'inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[5]' (FDE) to 'inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[7]' (FDE) to 'inst/Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/divisor0_reg[1]' (FDE) to 'inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/divisor0_reg[2]' (FDE) to 'inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/divisor0_reg[3]' (FDE) to 'inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/divisor0_reg[4]' (FDE) to 'inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/divisor0_reg[5]' (FDE) to 'inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/divisor0_reg[7]' (FDE) to 'inst/Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[1]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[2]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[3]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[4]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[5]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[6]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[7]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[8]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[9]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[10]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[11]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[12]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[13]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[14]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[15]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[16]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[17]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[18]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[19]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[20]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[21]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[22]' (FDE) to 'inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[24]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_8/\decrement_value_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/lose_preg_reg)
INFO: [Synth 8-3886] merging instance 'inst/tmp_i_i_reg_446_reg[15]' (FDE) to 'inst/tmp_i_i_reg_446_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_i_i_reg_446_reg[16]' (FDE) to 'inst/tmp_i_i_reg_446_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_i_i_reg_446_reg[17]' (FDE) to 'inst/tmp_i_i_reg_446_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_i_i_reg_446_reg[18]' (FDE) to 'inst/tmp_i_i_reg_446_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_i_i_reg_446_reg[19]' (FDE) to 'inst/tmp_i_i_reg_446_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_i_i_reg_446_reg[20]' (FDE) to 'inst/tmp_i_i_reg_446_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_i_i_reg_446_reg[21]' (FDE) to 'inst/tmp_i_i_reg_446_reg[22]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_i_i_reg_446_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/divisor0_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/dividend0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/dividend0_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 787.629 ; gain = 492.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Gamelogic2  | (C:0x64)+A''*(B:0xd) | 11     | 5      | 8      | -      | 11     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|Gamelogic2  | (C:0x64)+A''*(B:0xd) | 8      | 5      | 8      | -      | 11     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 843.875 ; gain = 548.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 854.578 ; gain = 558.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 857.543 ; gain = 561.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 857.543 ; gain = 561.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 857.543 ; gain = 561.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 857.543 ; gain = 561.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 857.543 ; gain = 561.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 857.543 ; gain = 561.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 857.543 ; gain = 561.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Gamelogic2  | Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[32] | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|Gamelogic2  | Gamelogic2_urem_3cud_U2/Gamelogic2_urem_3cud_div_U/Gamelogic2_urem_3cud_div_u_0/r_stage_reg[32] | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|Gamelogic2  | Gamelogic2_urem_1dEe_U4/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/r_stage_reg[11] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Gamelogic2  | Gamelogic2_urem_1dEe_U3/Gamelogic2_urem_1dEe_div_U/Gamelogic2_urem_1dEe_div_u_0/r_stage_reg[11] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    58|
|2     |DSP48E1 |     2|
|3     |LUT1    |     6|
|4     |LUT2    |   152|
|5     |LUT3    |    74|
|6     |LUT4    |    85|
|7     |LUT5    |    13|
|8     |LUT6    |    33|
|9     |SRL16E  |     2|
|10    |SRLC32E |     2|
|11    |FDRE    |   571|
|12    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------------------+------+
|      |Instance                             |Module                       |Cells |
+------+-------------------------------------+-----------------------------+------+
|1     |top                                  |                             |   999|
|2     |  inst                               |Gamelogic2                   |   999|
|3     |    Gamelogic2_urem_1dEe_U3          |Gamelogic2_urem_1dEe         |    86|
|4     |      Gamelogic2_urem_1dEe_div_U     |Gamelogic2_urem_1dEe_div_1   |    86|
|5     |        Gamelogic2_urem_1dEe_div_u_0 |Gamelogic2_urem_1dEe_div_u_2 |    74|
|6     |    Gamelogic2_urem_1dEe_U4          |Gamelogic2_urem_1dEe_0       |    92|
|7     |      Gamelogic2_urem_1dEe_div_U     |Gamelogic2_urem_1dEe_div     |    92|
|8     |        Gamelogic2_urem_1dEe_div_u_0 |Gamelogic2_urem_1dEe_div_u   |    76|
|9     |    Gamelogic2_urem_3bkb_U1          |Gamelogic2_urem_3bkb         |   326|
|10    |      Gamelogic2_urem_3bkb_div_U     |Gamelogic2_urem_3bkb_div     |   326|
|11    |        Gamelogic2_urem_3bkb_div_u_0 |Gamelogic2_urem_3bkb_div_u   |   242|
|12    |    Gamelogic2_urem_3cud_U2          |Gamelogic2_urem_3cud         |   225|
|13    |      Gamelogic2_urem_3cud_div_U     |Gamelogic2_urem_3cud_div     |   225|
|14    |        Gamelogic2_urem_3cud_div_u_0 |Gamelogic2_urem_3cud_div_u   |   191|
+------+-------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 857.543 ; gain = 561.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 857.543 ; gain = 223.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 857.543 ; gain = 561.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 857.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
168 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 857.543 ; gain = 569.961
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 857.543 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Gamelogic2_0_0_synth_1/Testing_HDMI_Gamelogic2_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Testing_HDMI_Gamelogic2_0_0, cache-ID = f8e48b35f10fbc10
INFO: [Coretcl 2-1174] Renamed 13 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 857.543 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/Testing_HDMI_Gamelogic2_0_0_synth_1/Testing_HDMI_Gamelogic2_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Testing_HDMI_Gamelogic2_0_0_utilization_synth.rpt -pb Testing_HDMI_Gamelogic2_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 21 19:48:51 2019...
