{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455928708703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455928708703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 19 19:38:28 2016 " "Processing started: Fri Feb 19 19:38:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455928708703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455928708703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455928708703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1455928709158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab04/quiz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab04/quiz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quiz-arch " "Found design unit 1: quiz-arch" {  } { { "../quiz.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/quiz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455928709753 ""} { "Info" "ISGN_ENTITY_NAME" "1 quiz " "Found entity 1: quiz" {  } { { "../quiz.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/quiz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455928709753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455928709753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab04/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab04/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455928709756 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455928709756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455928709756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab04/gray2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab04/gray2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gray2-arch " "Found design unit 1: gray2-arch" {  } { { "../gray2.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/gray2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455928709758 ""} { "Info" "ISGN_ENTITY_NAME" "1 gray2 " "Found entity 1: gray2" {  } { { "../gray2.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/gray2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455928709758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455928709758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab04/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab04/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Found design unit 1: decoder7seg-BHV" {  } { { "../decoder7seg.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/decoder7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455928709761 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "../decoder7seg.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/decoder7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455928709761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455928709761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab04/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab04/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arch " "Found design unit 1: counter-arch" {  } { { "../counter.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455928709766 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../counter.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455928709766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455928709766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab04/clk_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab04/clk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_gen-generator " "Found design unit 1: clk_gen-generator" {  } { { "../clk_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/clk_gen.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455928709768 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "../clk_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/clk_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455928709768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455928709768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab04/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab04/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-div " "Found design unit 1: clk_div-div" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/clk_div.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455928709771 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455928709771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455928709771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1455928709813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gray2 gray2:U_GRAY " "Elaborating entity \"gray2\" for hierarchy \"gray2:U_GRAY\"" {  } { { "../top_level.vhd" "U_GRAY" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455928709873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:U_COUNTER " "Elaborating entity \"counter\" for hierarchy \"counter:U_COUNTER\"" {  } { { "../top_level.vhd" "U_COUNTER" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455928709881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:U_CLK_GEN " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:U_CLK_GEN\"" {  } { { "../top_level.vhd" "U_CLK_GEN" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455928709886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_gen:U_CLK_GEN\|clk_div:CLK_DIV " "Elaborating entity \"clk_div\" for hierarchy \"clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\"" {  } { { "../clk_gen.vhd" "CLK_DIV" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/clk_gen.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455928709923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quiz quiz:U_QUIZ " "Elaborating entity \"quiz\" for hierarchy \"quiz:U_QUIZ\"" {  } { { "../top_level.vhd" "U_QUIZ" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455928709931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED3 " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED3\"" {  } { { "../top_level.vhd" "U_LED3" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455928709946 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[0\] VCC " "Pin \"led0\[0\]\" is stuck at VCC" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455928710666 "|top_level|led0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[1\] GND " "Pin \"led0\[1\]\" is stuck at GND" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455928710666 "|top_level|led0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[2\] GND " "Pin \"led0\[2\]\" is stuck at GND" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455928710666 "|top_level|led0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[3\] GND " "Pin \"led0\[3\]\" is stuck at GND" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455928710666 "|top_level|led0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[4\] GND " "Pin \"led0\[4\]\" is stuck at GND" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455928710666 "|top_level|led0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[5\] GND " "Pin \"led0\[5\]\" is stuck at GND" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455928710666 "|top_level|led0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[6\] GND " "Pin \"led0\[6\]\" is stuck at GND" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455928710666 "|top_level|led0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0_dp VCC " "Pin \"led0_dp\" is stuck at VCC" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455928710666 "|top_level|led0_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[5\] GND " "Pin \"led1\[5\]\" is stuck at GND" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455928710666 "|top_level|led1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_dp VCC " "Pin \"led1_dp\" is stuck at VCC" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455928710666 "|top_level|led1_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2_dp VCC " "Pin \"led2_dp\" is stuck at VCC" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455928710666 "|top_level|led2_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3_dp VCC " "Pin \"led3_dp\" is stuck at VCC" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455928710666 "|top_level|led3_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1455928710666 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1455928710796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1455928711088 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455928711088 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[0\] " "No output dependent on input pin \"switch\[0\]\"" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455928711148 "|top_level|switch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[1\] " "No output dependent on input pin \"switch\[1\]\"" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455928711148 "|top_level|switch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[2\] " "No output dependent on input pin \"switch\[2\]\"" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455928711148 "|top_level|switch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[3\] " "No output dependent on input pin \"switch\[3\]\"" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455928711148 "|top_level|switch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[4\] " "No output dependent on input pin \"switch\[4\]\"" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455928711148 "|top_level|switch[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[5\] " "No output dependent on input pin \"switch\[5\]\"" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455928711148 "|top_level|switch[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1455928711148 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1455928711151 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1455928711151 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1455928711151 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1455928711151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "520 " "Peak virtual memory: 520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455928711393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 19 19:38:31 2016 " "Processing ended: Fri Feb 19 19:38:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455928711393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455928711393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455928711393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455928711393 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455928714906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455928714906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 19 19:38:34 2016 " "Processing started: Fri Feb 19 19:38:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455928714906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1455928714906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab4 -c lab4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1455928714909 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1455928715029 ""}
{ "Info" "0" "" "Project  = lab4" {  } {  } 0 0 "Project  = lab4" 0 0 "Fitter" 0 0 1455928715029 ""}
{ "Info" "0" "" "Revision = lab4" {  } {  } 0 0 "Revision = lab4" 0 0 "Fitter" 0 0 1455928715029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1455928715111 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab4 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"lab4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1455928715121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1455928715179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1455928715179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1455928715179 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1455928715259 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1455928715271 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1455928715549 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1455928715549 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1455928715549 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1455928715549 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_ASDO_DATA1~" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1455928715551 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_FLASH_nCE_nCSO~" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1455928715551 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DCLK~" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1455928715551 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DATA0~" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1455928715551 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_nCEO~" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1455928715551 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1455928715551 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1455928715554 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab4.sdc " "Synopsys Design Constraints File file not found: 'lab4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1455928716836 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1455928716839 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1455928716841 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1455928716841 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1455928716844 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50MHz~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk50MHz~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1455928716859 ""}  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/top_level.vhd" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50MHz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/" { { 0 { 0 ""} 0 380 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1455928716859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:U_CLK_GEN\|clk_out  " "Automatically promoted node clk_gen:U_CLK_GEN\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1455928716859 ""}  } { { "../clk_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/clk_gen.vhd" 14 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:U_CLK_GEN|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1455928716859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp  " "Automatically promoted node clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1455928716859 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp~0 " "Destination node clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp~0" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:U_CLK_GEN|clk_div:CLK_DIV|tmp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/" { { 0 { 0 ""} 0 256 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1455928716859 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1455928716859 ""}  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab04/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:U_CLK_GEN|clk_div:CLK_DIV|tmp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1455928716859 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1455928717074 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1455928717074 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1455928717074 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1455928717076 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1455928717076 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1455928717076 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1455928717076 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1455928717076 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1455928717321 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1455928717321 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1455928717321 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455928717376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1455928718124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455928718214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1455928718224 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1455928718854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455928718854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1455928719069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1455928719846 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1455928719846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455928720951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1455928720951 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1455928720951 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1455928720964 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1455928721004 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1455928721339 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1455928721376 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1455928721501 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455928721931 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/output_files/lab4.fit.smsg " "Generated suppressed messages file C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/output_files/lab4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1455928722871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "911 " "Peak virtual memory: 911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455928723246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 19 19:38:43 2016 " "Processing ended: Fri Feb 19 19:38:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455928723246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455928723246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455928723246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1455928723246 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1455928725856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455928725856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 19 19:38:45 2016 " "Processing started: Fri Feb 19 19:38:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455928725856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1455928725856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab4 -c lab4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1455928725856 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1455928726791 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1455928726814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455928727199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 19 19:38:47 2016 " "Processing ended: Fri Feb 19 19:38:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455928727199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455928727199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455928727199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1455928727199 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1455928727814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1455928729701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455928729704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 19 19:38:49 2016 " "Processing started: Fri Feb 19 19:38:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455928729704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455928729704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab4 -c lab4 " "Command: quartus_sta lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455928729704 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1455928729834 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1455928730034 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1455928730034 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1455928730099 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1455928730099 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab4.sdc " "Synopsys Design Constraints File file not found: 'lab4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1455928730311 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1455928730311 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:U_CLK_GEN\|clk_out clk_gen:U_CLK_GEN\|clk_out " "create_clock -period 1.000 -name clk_gen:U_CLK_GEN\|clk_out clk_gen:U_CLK_GEN\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1455928730314 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp " "create_clock -period 1.000 -name clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1455928730314 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50MHz clk50MHz " "create_clock -period 1.000 -name clk50MHz clk50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1455928730314 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1455928730314 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1455928730441 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1455928730444 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1455928730444 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1455928730454 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1455928730474 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1455928730474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.331 " "Worst-case setup slack is -4.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928730476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928730476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.331            -106.902 clk50MHz  " "   -4.331            -106.902 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928730476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.369             -15.693 clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp  " "   -1.369             -15.693 clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928730476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.482              -1.611 clk_gen:U_CLK_GEN\|clk_out  " "   -0.482              -1.611 clk_gen:U_CLK_GEN\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928730476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455928730476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.201 " "Worst-case hold slack is -0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928730479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928730479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.201              -0.201 clk50MHz  " "   -0.201              -0.201 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928730479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 clk_gen:U_CLK_GEN\|clk_out  " "    0.362               0.000 clk_gen:U_CLK_GEN\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928730479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp  " "    0.376               0.000 clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928730479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455928730479 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1455928730484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1455928730486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928730486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928730486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.000 clk50MHz  " "   -3.000             -36.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928730486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 clk_gen:U_CLK_GEN\|clk_out  " "   -1.000             -24.000 clk_gen:U_CLK_GEN\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928730486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp  " "   -1.000             -12.000 clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928730486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455928730486 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1455928730569 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1455928730604 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1455928731034 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731076 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1455928731084 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1455928731084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.720 " "Worst-case setup slack is -3.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.720             -91.444 clk50MHz  " "   -3.720             -91.444 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.137             -12.969 clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp  " "   -1.137             -12.969 clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.321              -0.828 clk_gen:U_CLK_GEN\|clk_out  " "   -0.321              -0.828 clk_gen:U_CLK_GEN\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455928731089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.222 " "Worst-case hold slack is -0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.222              -0.222 clk50MHz  " "   -0.222              -0.222 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 clk_gen:U_CLK_GEN\|clk_out  " "    0.321               0.000 clk_gen:U_CLK_GEN\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp  " "    0.335               0.000 clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455928731094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1455928731104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1455928731109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.000 clk50MHz  " "   -3.000             -36.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 clk_gen:U_CLK_GEN\|clk_out  " "   -1.000             -24.000 clk_gen:U_CLK_GEN\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp  " "   -1.000             -12.000 clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455928731116 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1455928731229 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731336 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1455928731336 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1455928731336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.000 " "Worst-case setup slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000             -45.883 clk50MHz  " "   -2.000             -45.883 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.299              -3.289 clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp  " "   -0.299              -3.289 clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clk_gen:U_CLK_GEN\|clk_out  " "    0.185               0.000 clk_gen:U_CLK_GEN\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455928731344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.208 " "Worst-case hold slack is -0.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.208              -0.208 clk50MHz  " "   -0.208              -0.208 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 clk_gen:U_CLK_GEN\|clk_out  " "    0.193               0.000 clk_gen:U_CLK_GEN\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp  " "    0.196               0.000 clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455928731351 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1455928731359 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1455928731366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.867 clk50MHz  " "   -3.000             -37.867 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 clk_gen:U_CLK_GEN\|clk_out  " "   -1.000             -24.000 clk_gen:U_CLK_GEN\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp  " "   -1.000             -12.000 clk_gen:U_CLK_GEN\|clk_div:CLK_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455928731374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455928731374 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1455928731719 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1455928731719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455928731864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 19 19:38:51 2016 " "Processing ended: Fri Feb 19 19:38:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455928731864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455928731864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455928731864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455928731864 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455928735474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455928735474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 19 19:38:55 2016 " "Processing started: Fri Feb 19 19:38:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455928735474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455928735474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab4 -c lab4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455928735474 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab4_6_1200mv_85c_slow.vho C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/simulation/modelsim/ simulation " "Generated file lab4_6_1200mv_85c_slow.vho in folder \"C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1455928735977 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab4_6_1200mv_0c_slow.vho C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/simulation/modelsim/ simulation " "Generated file lab4_6_1200mv_0c_slow.vho in folder \"C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1455928736027 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab4_min_1200mv_0c_fast.vho C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/simulation/modelsim/ simulation " "Generated file lab4_min_1200mv_0c_fast.vho in folder \"C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1455928736069 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab4.vho C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/simulation/modelsim/ simulation " "Generated file lab4.vho in folder \"C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1455928736114 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab4_6_1200mv_85c_vhd_slow.sdo C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/simulation/modelsim/ simulation " "Generated file lab4_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1455928736152 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab4_6_1200mv_0c_vhd_slow.sdo C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/simulation/modelsim/ simulation " "Generated file lab4_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1455928736189 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab4_min_1200mv_0c_vhd_fast.sdo C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/simulation/modelsim/ simulation " "Generated file lab4_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1455928736234 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab4_vhd.sdo C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/simulation/modelsim/ simulation " "Generated file lab4_vhd.sdo in folder \"C:/Users/Kin/Desktop/Digital Design/Lab04/lab4_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1455928736269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455928736339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 19 19:38:56 2016 " "Processing ended: Fri Feb 19 19:38:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455928736339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455928736339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455928736339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455928736339 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455928736974 ""}
