#A.C. comments on 10/8/2017
#
#FADC250_TRG_MINTOT  1  <- minimum number of 4ns clocks channel must be over threshold 
#                          to count towards multiplicity for FADC
#FADC250_TRG_MINMULT 1  <- minimum number of channels triggered simultaneously for FADC 
#                          to send trigger to SD
#FADC250_TRG_WIDTH   1  <- stretches pulse width of channel over threshold in 4ns ticks
#

#########################
# adcft1 Crate
#########################

### TI
TI_CRATE adcft1

TI_FIBER_DELAY_OFFSET 0x80 0xcf
TI_BUFFER_LEVEL 1
TI_BLOCK_LEVEL  1

## HOLD OFF
# 1.44 us holdoff:
TI_HOLDOFF 1 3 1
# 4 triggers in 10*3840ns
TI_HOLDOFF 4 10 1


# PRESCALE-FACTOR = 2**N

TI_INPUT_PRESCALE 1  0
TI_INPUT_PRESCALE 2  0
TI_INPUT_PRESCALE 3  0
TI_INPUT_PRESCALE 4  0
TI_INPUT_PRESCALE 5  0
TI_INPUT_PRESCALE 6  0

TI_CRATE end

### FADC
FADC250_CRATE adcft1

FADC250_SLOT all
FADC250_DAC  3300
#when decreased, ADC pulse moves left
## setting for LED flasher: OFFSET=940, WIDTH=400
## setting for cosmics: OFFSET=1150, WIDTH=400

## new setting for cosmics: OFFSET = 1400?
## new setting for LED: OFFSET = 1190?
## new setting for Mid Values: OFFSET = 1295?
FADC250_W_OFFSET 1400
FADC250_W_WIDTH 400

#raw mode
FADC250_MODE      1
FADC250_NSB       20
FADC250_NSA       400
FADC250_NPEAK     1

#pulse mode
##FADC250_MODE      3
##FADC250_NSB       20
##FADC250_NSA       120
##FADC250_NPEAK     3

#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TET_IGNORE_MASK 1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_WIDTH       100
FADC250_TRG_MINTOT      1
FADC250_TRG_MINMULT     1

FADC250_GAIN 1.0

# Note:
# 1) threshold used here is for both readout and triggering
# 2) if no zero suppresion is desired (i.e. want to readout all channels)
#    then set FADC250_TET_IGNORE_MASK to all 1s and this will ignore
#    the threshold value for readout and only use it for triggering
# 3) this threshold is relative to the fadc pedestal/offsets used
FADC250_TET 50
#FADC250_TET 0

#ADCFT1 THRESHOLD ADJUSTMENTS AND FADC MULTIPLICITY SETTINGS 
#Channels with higher thresholds
FADC250_SLOT 3
FADC250_TRG_MINMULT     3

FADC250_SLOT 4
FADC250_TRG_MINMULT     3

FADC250_SLOT 5
FADC250_TRG_MINMULT     6

FADC250_SLOT 6
FADC250_TRG_MINMULT     6
FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  0  1  1  1  1

FADC250_SLOT 7
FADC250_TRG_MINMULT     3
FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  0  1  1  0  1

FADC250_SLOT 8
FADC250_TRG_MINMULT     3

FADC250_SLOT 9
FADC250_TRG_MINMULT     7

FADC250_SLOT 10
FADC250_TRG_MINMULT     5

FADC250_SLOT 13
FADC250_TRG_MINMULT     4

FADC250_SLOT 14
FADC250_TRG_MINMULT     3

FADC250_SLOT 15
FADC250_TRG_MINMULT     1

##########################


# include trigger/FT/adcft1_ped.cnf

#
# File generated automatically by DAQ running in RAW mode at Fri Nov 17 04:16:10 2017
#
FADC250_CRATE adcft1
FADC250_SLOT 6
FADC250_ALLCH_PED     0.000    0.000    0.000    0.000    0.000  178.464    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000
FADC250_SLOT 8
FADC250_ALLCH_PED     0.000    0.000  213.576    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000
FADC250_SLOT 10
FADC250_ALLCH_PED     0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000  209.389    0.000    0.000    0.000    0.000    0.000
FADC250_CRATE end


FADC250_CRATE end


#########################
# adcft2 Crate
#########################

### TI
TI_CRATE adcft2

TI_FIBER_DELAY_OFFSET 0x80 0xcf

TI_CRATE end

### FADC
FADC250_CRATE adcft2

FADC250_SLOT all
FADC250_DAC  3300
#when decreased, ADC pulse moves left
## setting for LED flasher: OFFSET=950, WIDTH=400
## setting for cosmics: OFFSET=1150, WIDTH=400

## new setting for cosmics: OFFSET = 1400?
## new setting for LED: OFFSET = 1200?
## new setting for Mid Values: OFFSET = 1295?
FADC250_W_OFFSET 1400
FADC250_W_WIDTH 400

#raw mode
FADC250_MODE      1
FADC250_NSB       20
FADC250_NSA       400
FADC250_NPEAK     1

#pulse mode
##FADC250_MODE      3
##FADC250_NSB       20
##FADC250_NSA       120
##FADC250_NPEAK     3

#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TET_IGNORE_MASK 1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_WIDTH       100
FADC250_TRG_MINTOT      5
FADC250_TRG_MINMULT     1

FADC250_GAIN 1.0

# Note:
# 1) threshold used here is for both readout and triggering
# 2) if no zero suppresion is desired (i.e. want to readout all channels)
#    then set FADC250_TET_IGNORE_MASK to all 1s and this will ignore
#    the threshold value for readout and only use it for triggering
# 3) this threshold is relative to the fadc pedestal/offsets used
#FADC250_SLOT ##
#FADC250_TET_IGNORE_MASK 1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  
FADC250_TET 6
#FADC250_TET 0


#ADCFT2 THRESHOLD ADJUSTMENTS AND FADC MULTIPLICITY SETTINGS 
#Channels with higher thresholds 
FADC250_SLOT 3
FADC250_TRG_MINMULT     3
#FADC250_CH_TET    5     25

FADC250_SLOT 4
FADC250_TRG_MINMULT     3
#FADC250_CH_TET    9     15

FADC250_SLOT 5
FADC250_TRG_MINMULT     6
FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  0  1  1


FADC250_SLOT 6
FADC250_TRG_MINMULT     6

FADC250_SLOT 7
FADC250_TRG_MINMULT     3

FADC250_SLOT 8
FADC250_TRG_MINMULT     3

FADC250_SLOT 9
FADC250_TRG_MINMULT     7
FADC250_TRG_MASK        1  1  1  1  1  0  1  1  1  1  0  1  1  1  1  1


FADC250_SLOT 10
FADC250_TRG_MINMULT     5
FADC250_TRG_MASK        1  0  1  0  1  1  1  1  1  1  1  0  1  1  1  1

FADC250_SLOT 13
FADC250_TRG_MINMULT     4

FADC250_SLOT 14
FADC250_TRG_MINMULT     3
FADC250_TRG_MASK        1  1  0  1  1  1  1  1  1  1  1  1  1  1  1  1

##########################




# include trigger/FT/adcft2_ped.cnf

#
# File generated automatically by DAQ running in RAW mode at Fri Nov 17 04:16:10 2017
#
FADC250_CRATE adcft2
FADC250_SLOT 5
FADC250_ALLCH_PED     0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000  195.938
FADC250_SLOT 10
FADC250_ALLCH_PED   217.830    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000
FADC250_SLOT 13
FADC250_ALLCH_PED     0.000    0.000    0.000  218.657    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000    0.000
FADC250_CRATE end

FADC250_CRATE end


#########################
# adcft3 Crate
#########################

### TI
TI_CRATE adcft3

TI_FIBER_DELAY_OFFSET 0x80 0xcf

#A.C. enable TI in adcft3 internal pulser. This will trigger the system for all CODA configurations where ADCFT3 TI is TS
#OTherwise, does nothing
#
#
#500 kHz / 2^13 -> 60 Hz
TI_RANDOM_TRIGGER 1 13

TI_CRATE end

### FADC
FADC250_CRATE adcft3

FADC250_SLOT all
FADC250_DAC  3300
#when decreased, ADC pulse moves left
## setting for LED flasher: OFFSET=1000, WIDTH=400
## setting for cosmics: OFFSET=1150, WIDTH=400
FADC250_W_OFFSET 1300
Fadc250_W_WIDTH 400

#raw mode
FADC250_MODE      1
FADC250_NSB       20
FADC250_NSA       400
FADC250_NPEAK     1

#pulse mode
##FADC250_MODE      3
##FADC250_NSB       20
##FADC250_NSA       120
##FADC250_NPEAK     3

#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TET_IGNORE_MASK 1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
#FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_WIDTH       100
FADC250_TRG_MINTOT      5
FADC250_TRG_MINMULT     2

FADC250_GAIN 1.0

# Note:
# 1) threshold used here is for both readout and triggering
# 2) if no zero suppresion is desired (i.e. want to readout all channels)
#    then set FADC250_TET_IGNORE_MASK to all 1s and this will ignore
#    the threshold value for readout and only use it for triggering
# 3) this threshold is relative to the fadc pedestal/offsets used
FADC250_TET  200
#FADC250_TET 0


# include trigger/FT/adcft3_ped.cnf

#
# File generated automatically by DAQ running in RAW mode at Thu Nov 16 06:29:58 2017
#
FADC250_CRATE adcft3
FADC250_SLOT 3
FADC250_ALLCH_PED   165.256  151.310  194.106  171.331  211.955  240.227  210.494  204.569  181.072  200.111  174.009  172.310  193.708  177.862  197.776  186.884
FADC250_SLOT 4
FADC250_ALLCH_PED   199.700  277.496  389.250  174.774  205.462  217.660  196.343  209.456  193.265  171.268  224.398  200.090  169.850  202.272  181.042  222.970
FADC250_SLOT 5
FADC250_ALLCH_PED   205.778  199.990  197.689  195.067  176.704  192.101  197.329  184.789  181.638  201.994  248.776  231.697  185.108  174.839  223.409  208.267
FADC250_SLOT 6
FADC250_ALLCH_PED   193.898  201.885  186.147  183.703  138.135  205.304  199.729  188.038  221.333  214.430  215.948  208.956  170.896  224.040  191.363  194.081
FADC250_SLOT 7
FADC250_ALLCH_PED   192.640  233.402  210.873  204.593  209.610  214.315  210.525  211.917  217.272  212.826  233.179  225.421  207.093  206.657  220.142  221.222
FADC250_SLOT 8
FADC250_ALLCH_PED   199.025  194.432  173.356  172.549  153.483  203.909  187.093  201.208  214.161  213.350  208.079  210.625  207.876  199.597  227.590  193.553
FADC250_SLOT 9
FADC250_ALLCH_PED   231.020  175.135  169.827  197.838  176.051  180.423  188.398  215.114  209.035  191.317  162.700  200.488  173.105  192.393  181.466  209.985
FADC250_SLOT 10
FADC250_ALLCH_PED   197.325  218.112  209.698  225.694  205.649  217.759  212.360  173.217  210.164  232.370  206.896  208.813  198.385  202.723  189.513  230.572
FADC250_SLOT 13
FADC250_ALLCH_PED   229.000  178.146  175.508  185.871  227.876  210.321  231.439  227.132  242.268  206.454  182.135  186.885  189.002  212.066  211.963  196.152
FADC250_SLOT 14
FADC250_ALLCH_PED   188.796  217.922  204.834  207.382  212.205  201.665  227.486  212.144  189.019  203.531  181.150  206.837  209.075  240.760  233.730  194.531
FADC250_SLOT 15
FADC250_ALLCH_PED   215.495  195.904  187.159  206.622  223.804  210.420  223.883  209.077  206.135  203.333  182.453  203.060  201.002  208.814  230.159  215.720
FADC250_SLOT 16
FADC250_ALLCH_PED   179.709  201.903  212.401  181.085  200.803  202.189  199.238  196.079  223.434  198.832  154.259  208.718  165.874  207.909  176.666  153.865
FADC250_SLOT 17
FADC250_ALLCH_PED   209.107  223.448  193.042  178.934  205.140  183.642  196.215  175.453  212.947  183.764  215.183  241.467  180.138  200.983  200.447  203.414
FADC250_SLOT 18
FADC250_ALLCH_PED   215.209  200.528  194.430  188.718  195.023  188.757  209.652  211.484  226.592  212.044  191.658  245.948  200.584  183.001  196.213  202.683
FADC250_SLOT 19
FADC250_ALLCH_PED   455.788  204.977  171.210  204.375  218.289  192.609  191.196  213.513  207.598  220.857  168.389  212.057  188.468  202.889  175.270  208.226
FADC250_CRATE end

FADC250_CRATE end


