  page 2 
(110) orientation was smaller than that of (100) 
orientation. From the cross sectional view, we can see 
that the bonding energies of these two orientation are so 
different that we might suggest the reduction of 
reliability was due to the weak bonding energy of 
silicon and oxygen atoms, not the increasing of 
mobility as in conventional devices. On the other hand, 
we also observed that the devices with (110) orientation 
have been severely degraded under NBTI stress effect. 
Therefore, under NBTI-like HC stress, it can be found 
that the major degradation component comes from the 
NBTI effect, while that from the hot carrier effect is 
minor. In other words, the NBTI effect is the dominant 
mechanism of the device degradation. 
Keywords: SiGe CMOS ? Reliability ? Channel 
Enginering 
?? ??????? 
 
?????????-???-???
(CMOS)???????????????
??????????????? CMOS
?????????? n ????(NMOS)
? p ????(PMOS)?????????
??? p???????????? n??
???????????????????
?????????????????
??????????(sub-100nm device)?
?????????? p ???????
?(110)??????????(100)???
???? 15%?????????????
????????(110)????????
?????(100)???????????
?????(110)????????????
??(110)????[1]?????????
????????(110)????? CMOS
???????????????????
???????????????????
[2]??????????????????
???????????????????
???????????????????
????(hot carrier)?????????
(negative bias temperature instability-NBTI)
???????????? 
 
? CMOS ????????????
???????????????????
???????????????????
??????????????????
(pinch-off region)????????????
???????????????????
???????????????????
???????????????????
??????????????????
??????????????? SiO2/Si
???????????????????
???????????????
(threshold voltage-Vth)??????????
???????(subthreshold slope-St)??
???(saturation current-ID,Sat)?????
?? 
 
????????????????
??????????????????
??????(the accelerated aging method)
????NBTI?? p?????????
???????????????? NBTI
???????????????(fixed 
oxide charge-Qf)????????????
?????(donor-like interface trap level 
densitiy-Qit)??????????????
??????????????????
??[3][4]  
????????????????
??????????????????
???????????????????
??????????????????
  page 4 
??? Nit???????????(Bulk-Si)
???? (Strain-Si)? NBTI(??? )?
NBTI-like(????)??????????
????????? NBTI-like ? NBTI ?
?????????????? NBTI-like
?????? HC-stress ??????
gated-diode ?????????????
??????????????? HC stress
??????????? Bulk-Si ????
???????????????????
????????????? NBTI???
?????? HC-stress ????????
???????????????????
?: 
1. NBTI??????????????
bulk-Si? 
2. NBTI-like?????????????
???????????????? 
??(110)?(100)???????????
??????: 
1. ???????????? NBTI???
???????(110)?????(100)??
?????????????????? 
2. ?????????????? NBTI
????(110)????????????? 
??????????? NBTI? HC 
stress???(110)??????????
????????NBTI?????? HC 
stress????????????????
??????????????????
???????????NBTI? NBTI- like
??????????????????
???????????????????:
???????????????????
???????????????????
??????????????? 
 
???????? 
 
????????????????
???????????????????
???????????????????
???????????????????
???????????????????
???????????????? IFCP
???????????????????
???????????????????
??????????? [10-11]????
??????????????????
?????????????? 
 
 
?????? 
[1] T. Mizuno et al., “(110)-Surface Srained-SOI CMOS 
Devices with Higher Carrier Mobility,” Symp. on VLSI 
Technology, pp. 97-98, 2003. 
[2] T. Mizuno, “(110) Surface Strained SOI  CMOS 
Devices.” IEEE Trans. Electron Devices, Vol. 52, No. 
3, pp. 367-373, 2005. 
[3] E. H. Nicollian et al., MOS (Metal Oxide 
Semiconductor) Physics and Technology, Wiley, 1983. 
[4] S. Ogawa, et al., “Impact of Negative Bias Temperature 
Instability on The Lifetime of Single Gate CMOS 
Structures with Ultra-Thin (4-6nm) Gate Oxides,” Jpn. 
J. Appl. Phys. Vol. 35, pp. 1484-1490, 1996. 
[5] S. S. Chung, et al. “A Novel and Direct Determination 
of the Interface Traps in Sub-100nm CMOS Devices 
with Direct Tunneling Regime (12~16A) Gate Oxide,” 
Symp. on VLSI Technology, pp. 98-99, 2002. 
[7] S. S. Chung et al., Symp. on VLSI Tech., p. 74, 2002. 
[8] Y. Wang et al., IEEE T-NS, p. 1784, 1989. 
[9] S. J. Chen et al., Proceedings IRPS, p. 203, 2003. 
[10]  S. S. Chung et al., Extended Abstract of IEEE 
Semiconductor Interface Specialists Conference 
(SISC), S8.4, San Diego, Dec. 7-9, 2006. 
[11]  S. S. Chung et al., “New Observations on the Uniaxial 
and Biaxial Strain-Induced Hot Carrier and NBTI 
Reliabilities for 65nm Node CMOS Devices and 
Beyond,” in IEDM Tech. Dig., pp. 325-328, San 
Francisco, December 11-13, 2006.  
 
 
 
 
