Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Dec 11 05:55:25 2019
| Host         : zhatianyics-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file axi_spi_top_wrapper_control_sets_placed.rpt
| Design       : axi_spi_top_wrapper
| Device       : xc7k325t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   553 |
| Unused register locations in slices containing registers |  1540 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           15 |
|      2 |           14 |
|      3 |           13 |
|      4 |           55 |
|      5 |           41 |
|      6 |           24 |
|      7 |            4 |
|      8 |           39 |
|      9 |            9 |
|     10 |           15 |
|     11 |            3 |
|     12 |           14 |
|     13 |            3 |
|     14 |            1 |
|     15 |           11 |
|    16+ |          292 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5508 |         1691 |
| No           | No                    | Yes                    |             284 |           91 |
| No           | Yes                   | No                     |            6581 |         2161 |
| Yes          | No                    | No                     |            4680 |         1204 |
| Yes          | No                    | Yes                    |             291 |           81 |
| Yes          | Yes                   | No                     |            3852 |         1079 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                               Clock Signal                                                                               |                                                                                                                   Enable Signal                                                                                                                   |                                                                                                                 Set/Reset Signal                                                                                                                | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/somf_int_reg[0][0]                                                                                                                                        |                1 |              1 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |              1 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |
|  nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/wDirSet                                                                         |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/wDirClr                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg_n_0_[1]                                                                                                                           |                1 |              1 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rMaxPayloadTrain0_n_0                                                                                                                                               |                1 |              1 |
|  nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/wDirSet                                                                     |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/wDirClr                                                                                                                                            |                1 |              1 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                 |                1 |              1 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                           |                1 |              1 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rMaxPayloadShift0_n_0                                                                                                                                               |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                     |                1 |              1 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/test_channels[0].module1/rState_n_0                                                                                                                                                                                               | nolabel_line113/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                |                1 |              2 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                |                1 |              2 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                |                1 |              2 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |              2 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                                 |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |              2 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/PCIeGen1x8If64_i/inst/inst/sys_or_hot_rst                                                                                                                                                                                       |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                     |                1 |              2 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                     |                1 |              2 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                  | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |                1 |              2 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/reset_n_reg1_reg                                                                                                                                                                            |                1 |              2 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                1 |              2 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                           |                                                                                                                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                 |                                                                                                                                                                                                                                                 |                1 |              3 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]         |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                1 |              3 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]         |                1 |              3 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                       |                2 |              3 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                 |                2 |              3 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                      |                                                                                                                                                                                                                                                 |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |              3 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]         |                1 |              3 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/reset_n_reg1_reg                                                                                                                                                                            |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]         |                1 |              3 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                1 |              3 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/eomf_int_reg[3]                                                                                                                 | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/eomf_int[3]_i_1_n_0                                                                                                      |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/uart_ila_top_0/inst/uart_0/inst/uart_rx/bitpos[3]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/uart_ila_top_0/inst/fsm_ctr_0/inst/clr_uart_rdy_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                      | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |                1 |              4 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/_wTxMuxSelectReady                                                    | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][0]                                                                        |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                           |                                                                                                                                                                                                                                                 |                4 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                   |                                                                                                                                                                                                                                                 |                4 |              4 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/PCIeGen1x8If64_i/inst/inst/pcie_top_i/pcie_7x_i/cfg_dcommand[14]                                                                                                                                                                |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg[2]_0                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                          |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/E[0]                                                                                                                            |                                                                                                                                                                                                                                                 |                3 |              4 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][32]                                                                                                                                       |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1_n_0                                                                                                                                                   |                1 |              4 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][33]                                                                                                                                       |                1 |              4 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rMaxPayloadShift[2]                                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                         | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                                                     |                1 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sync_data_valid/E[0]                                                                                                      | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset                                                                                                                                                                  |                3 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/deb_stat0                                                                                                                             |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/is_r_ds[3]_i_1__0_n_0                                                                                                         |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                              |                1 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                  |                3 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sync_qplllock/E[0]                                                                                                        | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset                                                                                                                                                                  |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/is_r_ds[2]_i_1__0_n_0                                                                                                         |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/is_r_ds[1]_i_1__0_n_0                                                                                                         |                2 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/state[3]_i_1_n_0                                                                                                                                                                      | axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/testm_c/rst01_out                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/deb_stat0                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                        |                1 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                | axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[3]_i_1_n_0                                                                                                                   |                1 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                            |                3 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                            |                4 |              4 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/RST00_out                                                                                                                                                            |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/SS[0]                                                                                                                         |                1 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/wr_cmd_fifo_data_out_qid_reg[3][0]                                                                                                                                                    | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/is_r_ds[1]_i_1_n_0                                                                                                            |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/SS[0]                                                                                                                         |                1 |              4 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/RST0                                                                                                                                                           |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                       |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/is_r_ds[3]_i_1_n_0                                                                                                            |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/is_r_ds[2]_i_1_n_0                                                                                                            |                2 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[3]_i_1_n_0                                                                                                                       |                1 |              4 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/reset_extender_inst/rst_counter/E[0]                                                                                                                                                                             | nolabel_line113/riffa/riffa_inst/reg_inst/chnl_output_register/pipeline_inst/rCtrValue_reg[0][0]                                                                                                                                                |                1 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_sysref_delay_reg[0][0]                                                                                                                               | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg_0                                                                                                                                          |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/eomf_int_reg[3]                                                                                                                 | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/eomf_int[3]_i_1__0_n_0                                                                                                   |                1 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/E[1]                                                                                                                                                    | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg_0                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/E[0]                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |                1 |              4 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/_wTxMuxSelectReady                                                                            | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][0]                                                                        |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/inv_0/O                                                                                                                                                                                                                           |                3 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/E[0]                                                                                                                            |                                                                                                                                                                                                                                                 |                2 |              4 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCapState[3]_i_1_n_0                                                                                                                                                                 | nolabel_line113/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                                                                         |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/testm_c/rst0                                                                                                                          |                1 |              4 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].perfifo_ctr_inst/rCtrValue                                                                       | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                1 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/reorderQueue/mapRam/WEA                                                                                                                                                                                          | nolabel_line113/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                                                                         |                3 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/reorderQueue/data_output/rTagCurr_0                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                1 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/reorderQueue/data_output/rTag                                                                                                                                                                                    | nolabel_line113/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                                                                         |                1 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/hdr_register_127_64/WR_EN0                                                                                                                                         |                                                                                                                                                                                                                                                 |                2 |              5 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0_reset_block/rx_core_rst_i                                                                                                                                                |                1 |              5 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_counter_2                                                                                                                                                                                  | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |                1 |              5 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[4]_i_1_n_0                                                                                          |                1 |              5 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                3 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rLen[4]_i_1__0_n_0                                                                                                                                                   |                1 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                                 | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index[4]_i_1__6_n_0                                                                                                                           | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                        |                2 |              5 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_0_out                                                                                                             | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |                1 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                                 | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/index[4]_i_1__5_n_0                                                                                                                           | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                        |                2 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                                 | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/index[4]_i_1__4_n_0                                                                                                                           | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                        |                2 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                                 | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/index[4]_i_1__3_n_0                                                                                                                           | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                        |                2 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                                 | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]_i_1__2_n_0                                                                                                                           | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                        |                1 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                                 | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/index[4]_i_1__1_n_0                                                                                                                           | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                        |                2 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                                 | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/index[4]_i_1__0_n_0                                                                                                                           | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                        |                2 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                                 | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index[4]_i_1_n_0                                                                                                                              | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                        |                2 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rLen[4]_i_1__1_n_0                                                                                                                                                   |                2 |              5 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_counter_3                                                                                                                                                                                  | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |                1 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1_n_0                                                                                                                | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                   |                2 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__0_n_0                                                                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                   |                2 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__1_n_0                                                                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                   |                2 |              5 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_cfg_frames_per_multi_reg[0][0]                                                                                                                       | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg_0                                                                                                                                          |                2 |              5 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_cfg_test_modes_reg[0][0]                                                                                                                             | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg_0                                                                                                                                          |                2 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__3_n_0                                                                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                   |                2 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__4_n_0                                                                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                   |                2 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__6_n_0                                                                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                   |                2 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__5_n_0                                                                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                   |                2 |              5 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/uart_ila_top_0/inst/uart_0/inst/uart_rx/sample[4]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                2 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/Q[1]                                                                                                                                                 |                                                                                                                                                                                                                                                 |                1 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rc_inst/rst_counter/wEnable                                                                                                                                                        | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rc_inst/rst_counter/rCtrValue[4]_i_1__4_n_0                                                                                                                                      |                1 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__2_n_0                                                                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                   |                3 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/E[0]                                                                  | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                1 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/rCtrValue_reg[0]_0[0]                                                 | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                1 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/rCtrValue_reg[0][0]                                                   | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                1 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].perfifo_ctr_inst/rCtrValue                                                                       | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                2 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].perfifo_ctr_inst/rCtrValue                                                                       | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                2 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].perfifo_ctr_inst/rCtrValue                                                                       | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                1 |              5 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].perfifo_ctr_inst/rCtrValue                                                                       | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                2 |              5 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                      | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                     |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                    |                2 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |                2 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/b_complete_ff                                                                                                                                          | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                2 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/b_complete_2ff                                                                                                                                         | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                1 |              6 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/reorderQueue/data_output/rShift_1                                                                                                                                                                                | nolabel_line113/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                                                                         |                3 |              6 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/_wTxMuxSelectReady                                                    |                                                                                                                                                                                                                                                 |                3 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/stat[5]_i_1_n_0                                                                                                                                                  |                2 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/lmfc_c/buf_add[1]_i_2_n_0                                                                                                                                          | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/somf_int_reg[0][0]                                                                                                                                        |                2 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/SR[0]                                                                                                                                                     |                6 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_2_n_0                                                                      | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_1_n_0                                                                    |                2 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                       |                2 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/b_complete_2ff                                                                                                                                         | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                3 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/b_complete_ff                                                                                                                                          | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                1 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/sta_ds_reg[0]                                                                                                                                             |                6 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                | axi_spi_top_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                       |                1 |              6 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                                 | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1_n_0                                                                               | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                        |                2 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/b_complete_2ff                                                                                                                                         | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                2 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/b_complete_ff                                                                                                                                          | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                2 |              6 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                                 | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1__0_n_0                                                                            | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                        |                2 |              6 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/_wTxMuxSelectReady                                                                            |                                                                                                                                                                                                                                                 |                3 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Ratio_Count[0]_i_1_n_0                                                              |                2 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/core_rst                                                                                                                                                  |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                     |                2 |              7 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pl_ltssm_state_q_reg[0]                                                                                                                          |                2 |              7 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                | axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                  |                2 |              7 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out_reg[6]                                                                                                                                       |                                                                                                                                                                                                                                                 |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                   |                1 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_cfg_buffer_delay_reg[0]                                                                                                                              | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg_0                                                                                                                                          |                2 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                    | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg_0                                                                                                                                          |                2 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                 | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |                2 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                                                                             | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                          |                2 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count                                                                                                           | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset                                                                                                                                                                  |                2 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_cfg_octets_per_frame_reg[0][0]                                                                                                                       | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg_0                                                                                                                                          |                1 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                                                                                | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                          |                2 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                            |                                                                                                                                                                                                                                                 |                2 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                                |                                                                                                                                                                                                                                                 |                1 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                                |                                                                                                                                                                                                                                                 |                2 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rd_addr[7]_i_1__0_n_0                                                                                                           |                3 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[7]                                                                                                  |                                                                                                                                                                                                                                                 |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                2 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                            |                2 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/uart_ila_top_0/inst/fsm_ctr_0/inst/state[7]_i_1_n_0                                                                                                                                                                                 | axi_spi_top_i/inv_0/O                                                                                                                                                                                                                           |                3 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/SR[0]                                                                                                                         |                3 |              8 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rRxState[7]_i_1_n_0                                                                                                                                                    | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                                                                                        |                4 |              8 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rState[7]_i_1_n_0                                                                                                                                                     | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                                                                                        |                3 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rd_addr[7]_i_1_n_0                                                                                                              |                2 |              8 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/provide_count.rCount_reg[5][0]                                                                                                                                      |                4 |              8 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rTxState[7]_i_2_n_0                                                                                                                                                    | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rTxState0                                                                                                                                                            |                4 |              8 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/provide_count.rCount_reg[5][0]                                                                                                                                      |                4 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/lmfc_c/wcnt[7]_i_1_n_0                                                                                                                                           |                3 |              8 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/reorderQueue/mapRam/WEA                                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                1 |              8 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rState[7]_i_1__0_n_0                                                                                                                                                  | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                                                                                        |                3 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset                                                                                                                                                                  |                6 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                              |                3 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/efcnt_reg[7][0]                                                                                                                 |                                                                                                                                                                                                                                                 |                6 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                2 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/rxstatus2_read                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                2 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/p_0_out0                                                                                                                                                           | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/core_rst                                                                                                                                                  |                1 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/efcnt_reg[7][0]                                                                                                                 |                                                                                                                                                                                                                                                 |                5 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/fil_lvl_reg[7][0]                                                                                                               | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_rst                                                                                                                               |                3 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                    | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                3 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/uart_ila_top_0/inst/uart_0/inst/uart_tx/data                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                2 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count                                                                                                           | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset                                                                                                                                                                  |                2 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/fil_lvl_reg[7][0]                                                                                                               | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_rst                                                                                                                               |                3 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/SR[0]                                                                                                                         |                2 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |                4 |              9 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/vio_0/inst/DECODER_INST/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                2 |              9 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset                                                                                                                                                                  |                6 |              9 |
|  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/cpll_railing0_i/refclk_buf_n_0 |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                4 |              9 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/rxstatus_read                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                4 |              9 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_0                                                                                                                                                                         | axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                |                3 |              9 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/err_detector_0/inst/p_0_in                                                                                                                                                                                                          | axi_spi_top_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/probe_out2[0]                                                                                                                                                        |                2 |              9 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/reorderQueue/data_output/rWords[7]_i_1__1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                5 |              9 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                |                3 |              9 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                  |                4 |             10 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/rAckCount_reg[0][0]                                                                                                                                                         |                3 |             10 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0_reset_block/Q[0]                                                                                                                                                         |                2 |             10 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                                                       | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                3 |             10 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                                                       | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                3 |             10 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/wTxHdrReady                                                                                                                    | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/gen_stages[1].rData_reg[1][1]                                                                                                |                3 |             10 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/rMemory_reg_0_0[0]                                                                                     | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                3 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/resync_cnt[9]_i_1_n_0                                                                                                                                       | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/core_rst                                                                                                                                                  |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                   |                2 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/emcnt_reg[9][0]                                                                                                                 |                                                                                                                                                                                                                                                 |                5 |             10 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/reorderQueue/data_output/rDataAddr                                                                                                                                                                               | nolabel_line113/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                                                                         |                4 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/emcnt_reg[9][0]                                                                                                                 |                                                                                                                                                                                                                                                 |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                4 |             10 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                4 |             10 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/rMemory_reg_0[0]                                                                                       | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                3 |             10 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/rRST                                                                                                                                                             |                3 |             11 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rAckCount[10]_i_1_n_0                                                                                                                                               |                3 |             11 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rAckCount[10]_i_1__0_n_0                                                                                                                                            |                3 |             11 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/_rState                                                                                                                                                               | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                                                                                        |                4 |             12 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                            |                                                                                                                                                                                                                                                 |                3 |             12 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                              |                                                                                                                                                                                                                                                 |                8 |             12 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/p_20_out_0                                                                                                                                               |                                                                                                                                                                                                                                                 |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                          |                2 |             12 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                5 |             12 |
|                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                8 |             12 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/p_20_out_1                                                                                                                                                |                                                                                                                                                                                                                                                 |                2 |             12 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                              |                                                                                                                                                                                                                                                 |                5 |             12 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rMainState                                                                                                                                                            | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                                                                                        |                6 |             12 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                          |                2 |             12 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                                                                | nolabel_line113/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                                                                         |                3 |             12 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/wRdEn                                                                                                                                                                               | nolabel_line113/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                                                                         |                2 |             12 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                             |                                                                                                                                                                                                                                                 |                4 |             12 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                           | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                                                                         |                4 |             13 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_rst                                                                                                                               |                7 |             13 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_rst                                                                                                                               |                8 |             13 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/hdr_register_127_64/WR_EN0                                                                                                                                         |                                                                                                                                                                                                                                                 |                6 |             14 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__2_n_0                                                                                                                      |                                                                                                                                                                                                                                                 |                5 |             15 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__3_n_0                                                                                                                      |                                                                                                                                                                                                                                                 |                5 |             15 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                                                                 |                7 |             15 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                 |                7 |             15 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/vio_0/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int[15]_i_1_n_0                                                                                                                                                                       |                3 |             15 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__5_n_0                                                                                                                      |                                                                                                                                                                                                                                                 |                4 |             15 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__6_n_0                                                                                                                      |                                                                                                                                                                                                                                                 |                4 |             15 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__1_n_0                                                                                                                      |                                                                                                                                                                                                                                                 |                5 |             15 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__4_n_0                                                                                                                      |                                                                                                                                                                                                                                                 |                5 |             15 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/sel                                                                                                    | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/clear                                                               |                4 |             15 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/sel                                                                                           | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/gen_data_input_regs[3].packet_valid_register/pipeline_inst/clear                                                               |                5 |             15 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/reorderQueue/data_input/rFinish[31]_i_1_n_0                                                                                                                                                                    |                4 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg                                                                                                                                                                       | axi_spi_top_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                     |                2 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                                    |                                                                                                                                                                                                                                                 |                4 |             16 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/reorderQueue/data_input/p_0_in[4]                                                                                                                                                                              |                5 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/cfg_res2_reg[0][0]                                                                                                          | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                    |                3 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]               |                                                                                                                                                                                                                                                 |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                                                                                                                                                                                                                                 |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                |                3 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                6 |             16 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/wait_time_cnt[0]_i_2__0_n_0                                                                                               | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                                                |                4 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/cfg_res2_reg[0][0]                                                                                                          | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                    |                5 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                       | axi_spi_top_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                     |                4 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/uart_ila_top_0/inst/uart_0/inst/uart_baud/rx_acc[15]_i_1_n_0                                                                                                                                                                      |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                          |                4 |             16 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sel                                                                                                                       | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt0                                                                                                          |                4 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                          |                4 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/uart_ila_top_0/inst/uart_0/inst/uart_baud/tx_acc[15]_i_1_n_0                                                                                                                                                                      |                5 |             16 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rMainState__4                                                                                                                                                         | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                                                                                        |                9 |             16 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                                                                                                              | nolabel_line113/PCIeGen1x8If64_i/inst/inst/pcie_top_i/tx_inst/tx_pipeline_inst/reg_disable_trn2                                                                                                                                                 |                3 |             16 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/reorderQueue/data_input/p_1_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                2 |             16 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                4 |             16 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                  |                                                                                                                                                                                                                                                 |                7 |             16 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/reorderQueue/WEA0__0                                                                                                                                                                                             |                                                                                                                                                                                                                                                 |                2 |             16 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                      | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                2 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                 |                                                                                                                                                                                                                                                 |                3 |             16 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                  | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                5 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                5 |             17 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/E[0]                                                                                                                                 | nolabel_line113/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                                                                         |                5 |             17 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                             | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                6 |             17 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                             | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                6 |             17 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                              | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/clear                                                                                                                   |                5 |             17 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                5 |             17 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb2read_cmdfifo/                                                                                                                                            |                                                                                                                                                                                                                                                 |                6 |             17 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       |                                                                                                                                                                                                                                                 |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                          |                4 |             18 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter                                                                                                          | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/reset_time_out                                                                                                          |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                3 |             18 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                3 |             18 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                 | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                5 |             18 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/time_out_counter                                                                                                          | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                  |                5 |             18 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                          |                4 |             18 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                             | axi_spi_top_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                     |                4 |             18 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                    | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                            |                9 |             19 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                    | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                            |               10 |             19 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                    | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                            |                8 |             19 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                    | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                            |                8 |             19 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                    | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                            |                8 |             19 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                    | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                            |                7 |             19 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                 |                5 |             19 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/sysr_r1_reg[0]                                                                                                                                            |                7 |             19 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                    | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                            |                7 |             19 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                    | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                            |                7 |             19 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/rRdPtr0                                                                                                                                                           | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                                                                                                                |                6 |             20 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/E[0]                                                                              | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                5 |             20 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/rRAM_reg_1[0]                                                                                                                                                         | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                                                                                                                |                5 |             20 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/E[0]                                                                              | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                4 |             20 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/E[0]                                                                              | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                5 |             20 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/E[0]                                                                              | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                4 |             20 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/E[0]                                                                              | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                5 |             20 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/rMemory_reg_0[0]                                              | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                6 |             20 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/E[0]                                                          | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                5 |             20 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/E[0]                                                          | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                7 |             20 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/E[0]                                                                              | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                4 |             20 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/E[0]                                                                              | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                3 |             20 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].input_pipeline_inst_/pipeline_inst/E[0]                                                          | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                4 |             20 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                                                          | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                4 |             20 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                |                9 |             20 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0_reset_block/rst_wd_cnt[0]_i_1_n_0                                                                                                                                        |                5 |             20 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/init_delay_0/inst/cnt[0]_i_2_n_0                                                                                                                                                                                                    | axi_spi_top_i/init_delay_0/inst/cnt[0]_i_1_n_0                                                                                                                                                                                                  |                5 |             20 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/init_delay_1/inst/cnt[0]_i_2_n_0                                                                                                                                                                                                    | axi_spi_top_i/init_delay_1/inst/cnt[0]_i_1_n_0                                                                                                                                                                                                  |                5 |             20 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                       | axi_spi_top_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                 |                5 |             20 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/E[0]                                                                              | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |                4 |             20 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                9 |             21 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel                                                                                                                                                   | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/converge_cnt[0]_i_1__12_n_0                                                                                                                         |                6 |             22 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/rRdPtrPlus1_reg[10]_0[0]                                                                                                                                         | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/provide_count.rCount_reg[5][0]                                                                                                                                      |                6 |             22 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                                                                                                   | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__4_n_0                                                                                                                          |                6 |             22 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel                                                                                                                                                   | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt[0]_i_1__14_n_0                                                                                                                         |                6 |             22 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel                                                                                                                                                   | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/converge_cnt[0]_i_1__10_n_0                                                                                                                         |                6 |             22 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/uart_ila_top_0/inst/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                   | axi_spi_top_i/inv_0/O                                                                                                                                                                                                                           |                8 |             22 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                                                                                                   | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__6_n_0                                                                                                                          |                6 |             22 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/WEA                                                                                                                                                            | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/provide_count.rCount_reg[5][0]                                                                                                                                      |                5 |             22 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/WEA                                                                                                                                                            | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/provide_count.rCount_reg[5][0]                                                                                                                                      |                6 |             22 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel                                                                                                                                                   | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt[0]_i_1__8_n_0                                                                                                                          |                6 |             22 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                                                                                                   | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__0_n_0                                                                                                                          |                6 |             22 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                                                                                                   | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__2_n_0                                                                                                                          |                6 |             22 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/E[0]                                                                                                                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/provide_count.rCount_reg[5][0]                                                                                                                                      |                5 |             22 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_stages[1].rData_reg[1][95]                                                                                                                                                  | nolabel_line113/riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][108]                                                                                                                                      |               12 |             23 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/inv_0/O                                                                                                                                                                                                                           |                5 |             23 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/p_20_out                                                                                                                                                      |                                                                                                                                                                                                                                                 |                4 |             24 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                                          |                                                                                                                                                                                                                                                 |               11 |             24 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                3 |             24 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/p_20_out                                                                                                                                                                               |                                                                                                                                                                                                                                                 |                6 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                         |                                                                                                                                                                                                                                                 |                3 |             24 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                             |                                                                                                                                                                                                                                                 |               12 |             24 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                                                                                                                |               10 |             25 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                  |               10 |             26 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]                                                                                                    |                                                                                                                                                                                                                                                 |                7 |             26 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_0                                                                                                  |                                                                                                                                                                                                                                                 |                7 |             26 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_2                                                                                                  |                                                                                                                                                                                                                                                 |                7 |             26 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_1                                                                                                  |                                                                                                                                                                                                                                                 |                7 |             26 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                       |                9 |             26 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/rx_engine_classic_inst/soff_shiftreg_inst/WR_EN01_out_0                                                                                                                                                   |                                                                                                                                                                                                                                                 |               11 |             27 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                6 |             28 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/uart_ila_top_0/inst/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/p_7_out                                                                                                                | axi_spi_top_i/inv_0/O                                                                                                                                                                                                                           |                4 |             28 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/cfg_cs_reg[0][0]                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                    |                9 |             28 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |               11 |             28 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/cfg_cs_reg[0][0]                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                    |               12 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                4 |             28 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/desc_c/scram_r_reg[0]_0                                                                                                               |               13 |             28 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/E[0]                                                                                                                        | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                    |                7 |             29 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/E[0]                                                                                                                        | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                    |                5 |             29 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/cfg_subcv_reg[0][0]                                                                                                         | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                    |                8 |             30 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                9 |             30 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/cfg_subcv_reg[0][0]                                                                                                         | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                    |                7 |             30 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/countSync/sigAtoB/metaFF/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                 |                7 |             31 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/countSync/sigBtoA/metaFF/rConsumedStable_reg[1][0]                                                                                                                       |                                                                                                                                                                                                                                                 |                7 |             31 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/rxSig/sigAtoB/metaFF/SR[0]                                                                                                                                             |                8 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                          |                7 |             31 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/test_channels[0].module1/rCount__1                                                                                                                                                                                                | nolabel_line113/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                                                                         |                9 |             31 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/wTxDataWordReady[0]                                                   |                                                                                                                                                                                                                                                 |                6 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/rDataMasked[95]_i_1_n_0                                                                                                                                      |                6 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/rDataMasked[63]_i_1_n_0                                                                                                                                      |                7 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/rDataMasked[31]_i_1_n_0                                                                                                                                      |                7 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/wMask[127]                                                                                                                                                   |                4 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/rDataMasked[95]_i_1__0_n_0                                                                                                                                   |               16 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/rDataMasked[31]_i_1__0_n_0                                                                                                                                   |               10 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/rDataMasked[63]_i_1__0_n_0                                                                                                                                   |               11 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/wMask[99]                                                                                                                                                    |                8 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/rDataMasked[95]_i_1__1_n_0                                                                                                                                   |                9 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/rDataMasked[31]_i_1__1_n_0                                                                                                                                   |               17 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/rDataMasked[63]_i_1__1_n_0                                                                                                                                   |               11 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                     | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                             |                6 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/wMask[99]                                                                                                                                                    |               10 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                                         | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                             |                5 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                      |                                                                                                                                                                                                                                                 |               13 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rDoneLen                                                                                                                                                              | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                                                                                        |                6 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/testm_c/mf_cnt[31]_i_1_n_0                                                                                                              | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/testm_c/mf_cnt_reg[0]_0                                                                                                               |                8 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/testm_c/mf_cnt[31]_i_1__0_n_0                                                                                                           | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/testm_c/mf_cnt_reg[0]_0                                                                                                               |                8 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rTxnLenValid                                                                                                                                                           |                                                                                                                                                                                                                                                 |               10 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rReadWords0                                                                                                                                                            |                                                                                                                                                                                                                                                 |               10 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/wTxDataWordReady[2]                                                   |                                                                                                                                                                                                                                                 |                6 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/testm_c/ila_cnt[31]_i_1__0_n_0                                                                                                          | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/testm_c/mf_cnt_reg[0]_0                                                                                                               |                8 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/testm_c/err_cnt[31]_i_2__0_n_0                                                                                                          | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/testm_c/mf_cnt_reg[0]_0                                                                                                               |                8 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/new_trn_addr[31]_i_1_n_0                                                                                                                               | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                8 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/count_link0_errors/sel                                                                                                                                                                               | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0_reset_block/error_count_reg[31]                                                                                                                                          |                8 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/wTxDataWordReady[3]                                                                           |                                                                                                                                                                                                                                                 |                7 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr[0]_i_1_n_0                                                                                                                          | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                8 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/wTxDataWordReady[1]                                                                           |                                                                                                                                                                                                                                                 |                7 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rMainState_reg[6]__0_0[0]                                                                                                                                            |                8 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/testm_c/err_cnt[31]_i_2_n_0                                                                                                             | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/testm_c/mf_cnt_reg[0]_0                                                                                                               |                8 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/wTxDataWordReady[0]                                                                           |                                                                                                                                                                                                                                                 |                6 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr0                                                                                                                                        | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr[0]_i_1_n_0                                                                                                                            |                8 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/cur_trn_addr_0                                                                                                                                         | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                6 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/wTxDataWordReady[2]                                                                           |                                                                                                                                                                                                                                                 |                7 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/new_trn_addr[31]_i_1_n_0                                                                                                                               | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                7 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/rUse_reg[0][0]                                                                                                                                                                |                6 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       |                                                                                                                                                                                                                                                 |                7 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr[0]_i_1_n_0                                                                                                                          | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                     |                9 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr0                                                                                                                                        | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr[0]_i_1_n_0                                                                                                                            |                8 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                      | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                             |                9 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/cur_trn_addr_0                                                                                                                                         | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                9 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                            |               14 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/new_trn_addr[31]_i_1_n_0                                                                                                                               | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                8 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/test_channels[0].module1/rLen__0                                                                                                                                                                                                  | nolabel_line113/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                                                                         |                6 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_ds[31]_i_1__2_n_0                                                                                                      |                                                                                                                                                                                                                                                 |                9 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr[0]_i_1_n_0                                                                                                                          | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                8 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/count_link1_errors/error_count[0]_i_2_n_0                                                                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0_reset_block/error_count_reg[31]                                                                                                                                          |                8 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/gen_stages[1].rData_reg[1][2][0]                                                      |                                                                                                                                                                                                                                                 |                4 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/gen_stages[1].rData_reg[1][37][0]                                                     |                                                                                                                                                                                                                                                 |                5 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/wTxDataWordReady[1]                                                   |                                                                                                                                                                                                                                                 |                6 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_ds[31]_i_1__1_n_0                                                                                                      |                                                                                                                                                                                                                                                 |                9 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][0]_0[0]                                    |                                                                                                                                                                                                                                                 |                6 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rDoneLen                                                                                                                                                              | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                                                                                        |                9 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/reorderQueue/data_input/p_2_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                4 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr0                                                                                                                                        | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr[0]_i_1_n_0                                                                                                                            |                8 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/uart_ila_top_0/inst/fsm_ctr_0/inst/idle_cnt[0]_i_1_n_0                                                                                                                                                                            |                8 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/reorderQueue/data_output/rClear                                                                                                                                                                                  | nolabel_line113/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                                                                         |                6 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/cur_trn_addr_0                                                                                                                                         | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                6 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                        | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                         |               11 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/testm_c/ila_cnt[31]_i_1_n_0                                                                                                             | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/testm_c/mf_cnt_reg[0]_0                                                                                                               |                8 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_stages[1].rData_reg[1][6][0]                                                                                                                                                |                                                                                                                                                                                                                                                 |                7 |             32 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][33][0]                                     |                                                                                                                                                                                                                                                 |                6 |             33 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][33]_0[0]                                   |                                                                                                                                                                                                                                                 |                5 |             33 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/E[0]                                                                                          |                                                                                                                                                                                                                                                 |                6 |             33 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_2[0]                                                            |                                                                                                                                                                                                                                                 |                5 |             33 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_1[0]                                                            |                                                                                                                                                                                                                                                 |                6 |             33 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/gen_stages[1].rData_reg[1][1]_0[0]                                                    |                                                                                                                                                                                                                                                 |                5 |             33 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/gen_stages[1].rData_reg[1][1]_0[0]                                                    |                                                                                                                                                                                                                                                 |                6 |             33 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/gen_stages[1].rData_reg[1][1]_0[0]                                                    |                                                                                                                                                                                                                                                 |                7 |             33 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rMainState[1]_i_1__0_n_0                                                                                                                                               |                                                                                                                                                                                                                                                 |               13 |             33 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                     | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg_0                                                                                                                                          |               12 |             33 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/rData_reg[96]                                                                                                                      |               10 |             33 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |               12 |             33 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |               13 |             33 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/gt0_rx_cdrlocked_reg[0]                                                                                                 |               14 |             33 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/SR[0]                                                                                                                   |               12 |             33 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |               13 |             33 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |               11 |             33 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][0][0]                                      |                                                                                                                                                                                                                                                 |                6 |             33 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][33]_1[0]                                   |                                                                                                                                                                                                                                                 |                9 |             33 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_0[0]                                                            |                                                                                                                                                                                                                                                 |                6 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                     |               10 |             34 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                           |                                                                                                                                                                                                                                                 |                9 |             34 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0]                                                                                           |                                                                                                                                                                                                                                                 |               10 |             34 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/wRdTxDataReady                                                |                                                                                                                                                                                                                                                 |                5 |             34 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                         |                                                                                                                                                                                                                                                 |                5 |             35 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                 |               15 |             35 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                           |                                                                                                                                                                                                                                                 |                5 |             35 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_stages[1].rData_reg[1][1][0]                                                                                                                                                |                                                                                                                                                                                                                                                 |                6 |             37 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/rx_engine_classic_inst/soff_shiftreg_inst/WR_EN01_out                                                                                                                                                     |                                                                                                                                                                                                                                                 |               15 |             37 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                                      | axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                |               10 |             40 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                             |                                                                                                                                                                                                                                                 |               10 |             40 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                |                                                                                                                                                                                                                                                 |                9 |             40 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                |                                                                                                                                                                                                                                                 |                9 |             40 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                           |                                                                                                                                                                                                                                                 |                9 |             40 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                                      | axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                |               13 |             40 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/cmd_valid_wr_ch                                                                                        | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |                7 |             40 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_cmd_fifo_data_out_reg[0][0]                                                                         | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |                9 |             40 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg_0                                                                                                                                          |               21 |             44 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[63][0]                                                                             | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |               10 |             44 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[63][0]                                                                             | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |                8 |             44 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                             |               18 |             45 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_stages[1].rData_reg[1][95]                                                                                                                                                  |                                                                                                                                                                                                                                                 |               14 |             46 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |               15 |             47 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1__0_n_0                                                                                       |                                                                                                                                                                                                                                                 |               12 |             48 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                 |               12 |             48 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1__0_n_0                                                                                      |                                                                                                                                                                                                                                                 |               12 |             48 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4__0_n_0                                                                                         |                                                                                                                                                                                                                                                 |               12 |             48 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1__0_n_0                                                                                      |                                                                                                                                                                                                                                                 |               12 |             48 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4_n_0                                                                                            |                                                                                                                                                                                                                                                 |               12 |             48 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1_n_0                                                                                          |                                                                                                                                                                                                                                                 |               12 |             48 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                 |               12 |             48 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/launch_new_wr                                                                                                                                          | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |               16 |             50 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/launch_new_wr                                                                                                                                          | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |               13 |             50 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/launch_new_wr                                                                                                                                          | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |               15 |             50 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |               16 |             52 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/wTxHdrReady                                                                                            |                                                                                                                                                                                                                                                 |                9 |             53 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/E[0]                                                                                                   |                                                                                                                                                                                                                                                 |               10 |             53 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/align_out_c/data_d[63]_i_1_n_0                                                                                                                                   |               15 |             54 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |               14 |             54 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |               19 |             56 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/align_out_c/rxdatavalid                                                                                                                                            |                                                                                                                                                                                                                                                 |               16 |             56 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |               15 |             58 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |               14 |             58 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rMainState_reg[6]__0_0[1]                                                                                                                                            |               16 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |               26 |             63 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout                                                                                                                                          |                                                                                                                                                                                                                                                 |               11 |             64 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rEvent_reg[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |                9 |             64 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                         | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                             |               17 |             64 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                      | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                             |               17 |             64 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                            |                                                                                                                                                                                                                                                 |               11 |             64 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                        |               20 |             68 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rNotRequesting0                                                                                                                                                        |                                                                                                                                                                                                                                                 |               23 |             72 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                                                                                      |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |               32 |             72 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                 |               23 |             72 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rMainState_reg[0]__0_n_0                                                                                                                                             |               19 |             75 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCountIsWr_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                 |               18 |             78 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCapIsWr_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                 |               21 |             79 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                        |               39 |             79 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/AR[0]                                                                                                                                                                |               26 |             84 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |               26 |             92 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/rAddr[63]_i_1__5_n_0                                                                                                                                             |                                                                                                                                                                                                                                                 |               27 |             95 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/_rCapState                                                                                                                                                       |                                                                                                                                                                                                                                                 |               27 |             95 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/E[0]                                                                                                                           |                                                                                                                                                                                                                                                 |               29 |             95 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/wTxHdrReady                                                                                                                    |                                                                                                                                                                                                                                                 |               35 |            111 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/rData[127]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                 |               51 |            128 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/E[0]                                                                                                                                                      | nolabel_line113/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                                                                         |               44 |            128 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/rCache[127]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                 |               49 |            128 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rFifoData_reg[127]                                                                                                                                        | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rFifoData_reg[0]                                                                                                                                        |               49 |            128 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/E[0]                                                                                                    |                                                                                                                                                                                                                                                 |               19 |            131 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/E[0]                                                                                                    |                                                                                                                                                                                                                                                 |               26 |            131 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/wTxTlpReady                                                                                                                                          |                                                                                                                                                                                                                                                 |               19 |            132 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/tx_mux_inst/tx_arbiter_inst/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |               39 |            132 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/tx_mux_inst/tx_arbiter_inst/gen_stages[1].rData_reg[1][131][0]                                                                                                                     |                                                                                                                                                                                                                                                 |               36 |            132 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                                                          |                                                                                                                                                                                                                                                 |               33 |            132 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/wTxTlpReady__0                                                                                                                                       |                                                                                                                                                                                                                                                 |               32 |            132 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2                                                                                                                                    |               36 |            144 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/E[0]                                                                  |                                                                                                                                                                                                                                                 |               24 |            157 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             | nolabel_line113/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/gen_data_input_regs[3].packet_valid_register/pipeline_inst/E[0]                                                                  |                                                                                                                                                                                                                                                 |               27 |            157 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/SS[0]                                                                                                                                                |               43 |            173 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                                                                         |               93 |            309 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/PCIeGen1x8If64_i/inst/inst/user_reset_out                                                                                                                                                                                       |               90 |            317 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                   |              149 |            590 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                                                                                        |              286 |            723 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                                 |                                                                                                                                                                                                                                                   | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                        |              242 |            728 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |              260 |            837 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |              435 |           1407 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                             |                                                                                                                                                                                                                                                   | nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                            |              485 |           1417 |
|  nolabel_line113/PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2                                                             |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |             1024 |           3557 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


