#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55a7b4275440 .scope module, "cic2" "cic2" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /OUTPUT 25 "dout"
    .port_info 4 /OUTPUT 1 "clk_out"
P_0x55a7b42755c0 .param/l "DECIMATION" 0 2 9, +C4<00000000000000000000000000001000>;
P_0x55a7b4275600 .param/l "DIFF_DELAY" 0 2 10, +C4<00000000000000000000000000000001>;
P_0x55a7b4275640 .param/l "DIN_WIDTH" 0 2 7, +C4<00000000000000000000000000010000>;
P_0x55a7b4275680 .param/l "DOUT_WIDTH" 0 2 11, +C4<00000000000000000000000000000000000000000000000000000000000011001>;
P_0x55a7b42756c0 .param/l "STAGES" 0 2 8, +C4<00000000000000000000000000000011>;
L_0x55a7b425e3c0 .functor BUFZ 1, v0x55a7b4298960_0, C4<0>, C4<0>, C4<0>;
o0x7fbdd9a19348 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a7b42982e0_0 .net "clk_in", 0 0, o0x7fbdd9a19348;  0 drivers
v0x55a7b42983a0_0 .net "clk_out", 0 0, L_0x55a7b425e3c0;  1 drivers
v0x55a7b4298470_0 .var "counter", 1 0;
v0x55a7b4298540_0 .var/s "dec_out", 24 0;
v0x55a7b4298610_0 .var "dec_rst", 0 0;
o0x7fbdd9a19378 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55a7b4298700_0 .net/s "din", 15 0, o0x7fbdd9a19378;  0 drivers
v0x55a7b42987c0_0 .net/s "dout", 24 0, L_0x55a7b425ebf0;  1 drivers
v0x55a7b4298890_0 .net/s "int_out", 24 0, L_0x55a7b425e710;  1 drivers
v0x55a7b4298960_0 .var "new_clk", 0 0;
o0x7fbdd9a193d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a7b4298a00_0 .net "rst", 0 0, o0x7fbdd9a193d8;  0 drivers
v0x55a7b4298ad0_0 .var "rst_delay", 2 0;
S_0x55a7b42757e0 .scope module, "comb_inst" "comb" 2 72, 3 3 0, S_0x55a7b4275440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 25 "din"
    .port_info 3 /OUTPUT 25 "dout"
P_0x55a7b42759b0 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000000000000000000000000000000000000011001>;
P_0x55a7b42759f0 .param/l "DIFF_DELAY" 0 3 5, +C4<00000000000000000000000000000001>;
P_0x55a7b4275a30 .param/l "STAGES" 0 3 6, +C4<00000000000000000000000000000011>;
v0x55a7b4296570_0 .net "clk", 0 0, L_0x55a7b425e3c0;  alias, 1 drivers
v0x55a7b4296650_0 .net/s "din", 24 0, v0x55a7b4298540_0;  1 drivers
v0x55a7b4296730_0 .net/s "dout", 24 0, L_0x55a7b425ebf0;  alias, 1 drivers
o0x7fbdd9a191c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a7b42967f0_0 .net "rst", 0 0, o0x7fbdd9a191c8;  0 drivers
S_0x55a7b4275bc0 .scope generate, "genblk1" "genblk1" 3 18, 3 18 0, S_0x55a7b42757e0;
 .timescale 0 0;
L_0x55a7b425ebf0 .functor BUFZ 25, v0x55a7b42731b0_0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
S_0x55a7b4275d90 .scope generate, "comb_loop[0]" "comb_loop[0]" 3 19, 3 19 0, S_0x55a7b4275bc0;
 .timescale 0 0;
P_0x55a7b4275f60 .param/l "l" 0 3 19, +C4<00>;
v0x55a7b42737e0_0 .var/s "comb_reg", 24 0;
v0x55a7b4274c10_0 .var/s "diff_delay", 24 0;
S_0x55a7b4276000 .scope generate, "genblk3" "genblk3" 3 22, 3 22 0, S_0x55a7b4275d90;
 .timescale 0 0;
E_0x55a7b425fff0 .event posedge, v0x55a7b4296570_0;
S_0x55a7b4295b10 .scope generate, "comb_loop[1]" "comb_loop[1]" 3 19, 3 19 0, S_0x55a7b4275bc0;
 .timescale 0 0;
P_0x55a7b4295d20 .param/l "l" 0 3 19, +C4<01>;
v0x55a7b426fe30_0 .var/s "comb_reg", 24 0;
v0x55a7b426f5e0_0 .var/s "diff_delay", 24 0;
S_0x55a7b4295de0 .scope generate, "genblk4" "genblk4" 3 22, 3 22 0, S_0x55a7b4295b10;
 .timescale 0 0;
S_0x55a7b4296050 .scope generate, "comb_loop[2]" "comb_loop[2]" 3 19, 3 19 0, S_0x55a7b4275bc0;
 .timescale 0 0;
P_0x55a7b4296240 .param/l "l" 0 3 19, +C4<010>;
v0x55a7b42731b0_0 .var/s "comb_reg", 24 0;
v0x55a7b42724b0_0 .var/s "diff_delay", 24 0;
S_0x55a7b4296300 .scope generate, "genblk4" "genblk4" 3 22, 3 22 0, S_0x55a7b4296050;
 .timescale 0 0;
S_0x55a7b4296930 .scope module, "integrator_inst" "integrator" 2 27, 4 3 0, S_0x55a7b4275440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /OUTPUT 25 "dout"
P_0x55a7b4296b20 .param/l "DIN_WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
P_0x55a7b4296b60 .param/l "DOUT_WIDTH" 0 4 5, +C4<00000000000000000000000000000000000000000000000000000000000011001>;
P_0x55a7b4296ba0 .param/l "STAGES" 0 4 6, +C4<00000000000000000000000000000011>;
L_0x55a7b425e710 .functor BUFZ 25, v0x55a7b4297dc0_0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55a7b4297ec0_0 .net "clk_in", 0 0, o0x7fbdd9a19348;  alias, 0 drivers
v0x55a7b4297fa0_0 .net/s "din", 15 0, o0x7fbdd9a19378;  alias, 0 drivers
v0x55a7b4298080_0 .net/s "dout", 24 0, L_0x55a7b425e710;  alias, 1 drivers
v0x55a7b4298170_0 .net "rst", 0 0, o0x7fbdd9a193d8;  alias, 0 drivers
S_0x55a7b4296d90 .scope generate, "int_loop[0]" "int_loop[0]" 4 16, 4 16 0, S_0x55a7b4296930;
 .timescale 0 0;
P_0x55a7b4296f80 .param/l "m" 0 4 16, +C4<00>;
v0x55a7b4297270_0 .var/s "dout_r", 24 0;
S_0x55a7b4297060 .scope generate, "genblk2" "genblk2" 4 18, 4 18 0, S_0x55a7b4296d90;
 .timescale 0 0;
E_0x55a7b4261910 .event posedge, v0x55a7b4297ec0_0;
S_0x55a7b4297370 .scope generate, "int_loop[1]" "int_loop[1]" 4 16, 4 16 0, S_0x55a7b4296930;
 .timescale 0 0;
P_0x55a7b4297580 .param/l "m" 0 4 16, +C4<01>;
v0x55a7b4297810_0 .var/s "dout_r", 24 0;
S_0x55a7b4297640 .scope generate, "genblk3" "genblk3" 4 18, 4 18 0, S_0x55a7b4297370;
 .timescale 0 0;
S_0x55a7b4297910 .scope generate, "int_loop[2]" "int_loop[2]" 4 16, 4 16 0, S_0x55a7b4296930;
 .timescale 0 0;
P_0x55a7b4297b30 .param/l "m" 0 4 16, +C4<010>;
v0x55a7b4297dc0_0 .var/s "dout_r", 24 0;
S_0x55a7b4297bf0 .scope generate, "genblk3" "genblk3" 4 18, 4 18 0, S_0x55a7b4297910;
 .timescale 0 0;
    .scope S_0x55a7b4296d90;
T_0 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55a7b4297270_0, 0, 25;
    %end;
    .thread T_0;
    .scope S_0x55a7b4297060;
T_1 ;
    %wait E_0x55a7b4261910;
    %load/vec4 v0x55a7b4298170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55a7b4297270_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55a7b4297270_0;
    %load/vec4 v0x55a7b4297fa0_0;
    %pad/s 25;
    %add;
    %assign/vec4 v0x55a7b4297270_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55a7b4297370;
T_2 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55a7b4297810_0, 0, 25;
    %end;
    .thread T_2;
    .scope S_0x55a7b4297640;
T_3 ;
    %wait E_0x55a7b4261910;
    %load/vec4 v0x55a7b4298170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55a7b4297810_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55a7b4297810_0;
    %load/vec4 v0x55a7b4297270_0;
    %add;
    %assign/vec4 v0x55a7b4297810_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a7b4297910;
T_4 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55a7b4297dc0_0, 0, 25;
    %end;
    .thread T_4;
    .scope S_0x55a7b4297bf0;
T_5 ;
    %wait E_0x55a7b4261910;
    %load/vec4 v0x55a7b4298170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55a7b4297dc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55a7b4297dc0_0;
    %load/vec4 v0x55a7b4297810_0;
    %add;
    %assign/vec4 v0x55a7b4297dc0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55a7b4275d90;
T_6 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55a7b42737e0_0, 0, 25;
    %end;
    .thread T_6;
    .scope S_0x55a7b4275d90;
T_7 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55a7b4274c10_0, 0, 25;
    %end;
    .thread T_7;
    .scope S_0x55a7b4276000;
T_8 ;
    %wait E_0x55a7b425fff0;
    %load/vec4 v0x55a7b42967f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55a7b42737e0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55a7b4274c10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55a7b4296650_0;
    %load/vec4 v0x55a7b4274c10_0;
    %sub;
    %assign/vec4 v0x55a7b42737e0_0, 0;
    %load/vec4 v0x55a7b4296650_0;
    %assign/vec4 v0x55a7b4274c10_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55a7b4295b10;
T_9 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55a7b426fe30_0, 0, 25;
    %end;
    .thread T_9;
    .scope S_0x55a7b4295b10;
T_10 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55a7b426f5e0_0, 0, 25;
    %end;
    .thread T_10;
    .scope S_0x55a7b4295de0;
T_11 ;
    %wait E_0x55a7b425fff0;
    %load/vec4 v0x55a7b42967f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55a7b426fe30_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55a7b426f5e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55a7b42737e0_0;
    %load/vec4 v0x55a7b426f5e0_0;
    %sub;
    %assign/vec4 v0x55a7b426fe30_0, 0;
    %load/vec4 v0x55a7b42737e0_0;
    %assign/vec4 v0x55a7b426f5e0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55a7b4296050;
T_12 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55a7b42731b0_0, 0, 25;
    %end;
    .thread T_12;
    .scope S_0x55a7b4296050;
T_13 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55a7b42724b0_0, 0, 25;
    %end;
    .thread T_13;
    .scope S_0x55a7b4296300;
T_14 ;
    %wait E_0x55a7b425fff0;
    %load/vec4 v0x55a7b42967f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55a7b42731b0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55a7b42724b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55a7b426fe30_0;
    %load/vec4 v0x55a7b42724b0_0;
    %sub;
    %assign/vec4 v0x55a7b42731b0_0, 0;
    %load/vec4 v0x55a7b426fe30_0;
    %assign/vec4 v0x55a7b42724b0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55a7b4275440;
T_15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a7b4298ad0_0, 0, 3;
    %end;
    .thread T_15;
    .scope S_0x55a7b4275440;
T_16 ;
    %wait E_0x55a7b4261910;
    %load/vec4 v0x55a7b4298ad0_0;
    %parti/s 2, 1, 2;
    %load/vec4 v0x55a7b4298a00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a7b4298ad0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55a7b4275440;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7b4298960_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x55a7b4275440;
T_18 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a7b4298470_0, 0, 2;
    %end;
    .thread T_18;
    .scope S_0x55a7b4275440;
T_19 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55a7b4298540_0, 0, 25;
    %end;
    .thread T_19;
    .scope S_0x55a7b4275440;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7b4298610_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x55a7b4275440;
T_21 ;
    %wait E_0x55a7b4261910;
    %load/vec4 v0x55a7b4298470_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a7b4298470_0, 0;
    %load/vec4 v0x55a7b4298960_0;
    %inv;
    %assign/vec4 v0x55a7b4298960_0, 0;
    %load/vec4 v0x55a7b4298960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x55a7b4298890_0;
    %assign/vec4 v0x55a7b4298540_0, 0;
    %load/vec4 v0x55a7b4298ad0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x55a7b4298610_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x55a7b4298540_0;
    %assign/vec4 v0x55a7b4298540_0, 0;
    %load/vec4 v0x55a7b4298610_0;
    %assign/vec4 v0x55a7b4298610_0, 0;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55a7b4298470_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55a7b4298470_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "cic2.v";
    "./comb.v";
    "./integrator.v";
