<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3644" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3644{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3644{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3644{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3644{left:69px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-1.2px;}
#t5_3644{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#t6_3644{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t7_3644{left:69px;bottom:996px;letter-spacing:0.14px;}
#t8_3644{left:151px;bottom:996px;letter-spacing:0.15px;word-spacing:0.01px;}
#t9_3644{left:150px;bottom:974px;letter-spacing:0.17px;}
#ta_3644{left:69px;bottom:950px;letter-spacing:-0.16px;word-spacing:-1.2px;}
#tb_3644{left:683px;bottom:957px;}
#tc_3644{left:698px;bottom:950px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#td_3644{left:69px;bottom:933px;letter-spacing:-0.17px;word-spacing:-1.04px;}
#te_3644{left:69px;bottom:917px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tf_3644{left:407px;bottom:917px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_3644{left:575px;bottom:917px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#th_3644{left:69px;bottom:900px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_3644{left:69px;bottom:875px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#tj_3644{left:69px;bottom:859px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_3644{left:69px;bottom:842px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#tl_3644{left:69px;bottom:825px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_3644{left:69px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_3644{left:492px;bottom:808px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_3644{left:638px;bottom:808px;letter-spacing:-0.12px;word-spacing:-0.46px;}
#tp_3644{left:69px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tq_3644{left:69px;bottom:774px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_3644{left:69px;bottom:750px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ts_3644{left:69px;bottom:733px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tt_3644{left:69px;bottom:709px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_3644{left:213px;bottom:709px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tv_3644{left:601px;bottom:709px;letter-spacing:-0.16px;word-spacing:-0.33px;}
#tw_3644{left:69px;bottom:692px;letter-spacing:-0.18px;}
#tx_3644{left:248px;bottom:692px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#ty_3644{left:69px;bottom:675px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tz_3644{left:268px;bottom:675px;letter-spacing:-0.15px;}
#t10_3644{left:298px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_3644{left:69px;bottom:658px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t12_3644{left:69px;bottom:642px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t13_3644{left:69px;bottom:625px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t14_3644{left:69px;bottom:557px;letter-spacing:0.15px;}
#t15_3644{left:150px;bottom:557px;letter-spacing:0.2px;word-spacing:0.03px;}
#t16_3644{left:69px;bottom:532px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_3644{left:69px;bottom:515px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#t18_3644{left:69px;bottom:498px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t19_3644{left:226px;bottom:505px;}
#t1a_3644{left:241px;bottom:498px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1b_3644{left:361px;bottom:505px;}
#t1c_3644{left:377px;bottom:498px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t1d_3644{left:495px;bottom:505px;}
#t1e_3644{left:510px;bottom:498px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1f_3644{left:637px;bottom:505px;}
#t1g_3644{left:653px;bottom:498px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1h_3644{left:822px;bottom:505px;}
#t1i_3644{left:69px;bottom:481px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1j_3644{left:69px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#t1k_3644{left:95px;bottom:432px;}
#t1l_3644{left:121px;bottom:432px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1m_3644{left:121px;bottom:415px;letter-spacing:-0.14px;}
#t1n_3644{left:95px;bottom:391px;}
#t1o_3644{left:121px;bottom:391px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1p_3644{left:121px;bottom:374px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1q_3644{left:95px;bottom:350px;}
#t1r_3644{left:121px;bottom:350px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1s_3644{left:121px;bottom:333px;letter-spacing:-0.14px;}
#t1t_3644{left:95px;bottom:309px;}
#t1u_3644{left:121px;bottom:309px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1v_3644{left:121px;bottom:292px;letter-spacing:-0.14px;}
#t1w_3644{left:95px;bottom:267px;}
#t1x_3644{left:121px;bottom:267px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1y_3644{left:121px;bottom:250px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1z_3644{left:95px;bottom:226px;}
#t20_3644{left:121px;bottom:226px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t21_3644{left:121px;bottom:209px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t22_3644{left:95px;bottom:185px;}
#t23_3644{left:121px;bottom:185px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t24_3644{left:121px;bottom:168px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t25_3644{left:95px;bottom:144px;}
#t26_3644{left:121px;bottom:144px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t27_3644{left:95px;bottom:119px;}
#t28_3644{left:121px;bottom:119px;letter-spacing:-0.15px;word-spacing:-0.48px;}

.s1_3644{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3644{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3644{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3644{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3644{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3644{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3644{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3644" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3644Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3644" style="-webkit-user-select: none;"><object width="935" height="1210" data="3644/3644.svg" type="image/svg+xml" id="pdf3644" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3644" class="t s1_3644">18-12 </span><span id="t2_3644" class="t s1_3644">Vol. 3B </span>
<span id="t3_3644" class="t s2_3644">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3644" class="t s3_3644">because a breakpoint exception can call a separate exception handler. The breakpoint exception is also useful when </span>
<span id="t5_3644" class="t s3_3644">it is necessary to set more breakpoints than there are debug registers or when breakpoints are being placed in the </span>
<span id="t6_3644" class="t s3_3644">source code of a program under development. </span>
<span id="t7_3644" class="t s4_3644">18.3.3 </span><span id="t8_3644" class="t s4_3644">Debug Exceptions, Breakpoint Exceptions, and Restricted Transactional Memory </span>
<span id="t9_3644" class="t s4_3644">(RTM) </span>
<span id="ta_3644" class="t s3_3644">Chapter 16, “Programming with Intel® Transactional Synchronization Extensions,” of Intel </span>
<span id="tb_3644" class="t s5_3644">® </span>
<span id="tc_3644" class="t s3_3644">64 and IA-32 Architec- </span>
<span id="td_3644" class="t s3_3644">tures Software Developer’s Manual, Volume 1, describes Restricted Transactional Memory (RTM). This is an instruc- </span>
<span id="te_3644" class="t s3_3644">tion-set interface that allows software to identify </span><span id="tf_3644" class="t s6_3644">transactional regions </span><span id="tg_3644" class="t s3_3644">(or critical sections) using the XBEGIN </span>
<span id="th_3644" class="t s3_3644">and XEND instructions. </span>
<span id="ti_3644" class="t s3_3644">Execution of an RTM transactional region begins with an XBEGIN instruction. If execution of the region successfully </span>
<span id="tj_3644" class="t s3_3644">reaches an XEND instruction, the processor ensures that all memory operations performed within the region </span>
<span id="tk_3644" class="t s3_3644">appear to have occurred instantaneously when viewed from other logical processors. Execution of an RTM transac- </span>
<span id="tl_3644" class="t s3_3644">tion region does not succeed if the processor cannot commit the updates atomically. When this happens, the </span>
<span id="tm_3644" class="t s3_3644">processor rolls back the execution, a process referred to as a </span><span id="tn_3644" class="t s6_3644">transactional abort</span><span id="to_3644" class="t s3_3644">. In this case, the processor </span>
<span id="tp_3644" class="t s3_3644">discards all updates performed in the region, restores architectural state to appear as if the execution had not </span>
<span id="tq_3644" class="t s3_3644">occurred, and resumes execution at a fallback instruction address that was specified with the XBEGIN instruction. </span>
<span id="tr_3644" class="t s3_3644">If debug exception (#DB) or breakpoint exception (#BP) occurs within an RTM transaction region, a transactional </span>
<span id="ts_3644" class="t s3_3644">abort occurs, the processor sets EAX[4], and no exception is delivered. </span>
<span id="tt_3644" class="t s3_3644">Software can enable </span><span id="tu_3644" class="t s6_3644">advanced debugging of RTM transactional regions </span><span id="tv_3644" class="t s3_3644">by setting DR7.RTM[bit 11] and </span>
<span id="tw_3644" class="t s3_3644">IA32_DEBUGCTL.RTM[bit </span><span id="tx_3644" class="t s3_3644">15]. If these bits are both set, the transactional abort caused by a #DB or #BP within an </span>
<span id="ty_3644" class="t s3_3644">RTM transaction region does </span><span id="tz_3644" class="t s6_3644">not </span><span id="t10_3644" class="t s3_3644">resume execution at the fallback instruction address specified with the XBEGIN </span>
<span id="t11_3644" class="t s3_3644">instruction that begin the region. Instead, execution is resumed at that XBEGIN instruction, and a #DB is delivered. </span>
<span id="t12_3644" class="t s3_3644">(A #DB is delivered even if the transactional abort was caused by a #BP.) Such a #DB will clear DR6.RTM[bit 16] </span>
<span id="t13_3644" class="t s3_3644">(all other debug exceptions set DR6[16]). </span>
<span id="t14_3644" class="t s7_3644">18.4 </span><span id="t15_3644" class="t s7_3644">LAST BRANCH, INTERRUPT, AND EXCEPTION RECORDING OVERVIEW </span>
<span id="t16_3644" class="t s3_3644">P6 family processors introduced the ability to set breakpoints on taken branches, interrupts, and exceptions, and </span>
<span id="t17_3644" class="t s3_3644">to single-step from one branch to the next. This capability has been modified and extended in the Pentium 4, Intel </span>
<span id="t18_3644" class="t s3_3644">Xeon, Pentium M, Intel </span>
<span id="t19_3644" class="t s5_3644">® </span>
<span id="t1a_3644" class="t s3_3644">Core™ Solo, Intel </span>
<span id="t1b_3644" class="t s5_3644">® </span>
<span id="t1c_3644" class="t s3_3644">Core™ Duo, Intel </span>
<span id="t1d_3644" class="t s5_3644">® </span>
<span id="t1e_3644" class="t s3_3644">Core™2 Duo, Intel </span>
<span id="t1f_3644" class="t s5_3644">® </span>
<span id="t1g_3644" class="t s3_3644">Core™ i7 and Intel Atom </span>
<span id="t1h_3644" class="t s5_3644">® </span>
<span id="t1i_3644" class="t s3_3644">processors to allow logging of branch trace messages in a branch trace store (BTS) buffer in memory. </span>
<span id="t1j_3644" class="t s3_3644">See the following sections for processor specific implementation of last branch, interrupt, and exception recording: </span>
<span id="t1k_3644" class="t s3_3644">— </span><span id="t1l_3644" class="t s3_3644">Section 18.5, “Last Branch, Interrupt, and Exception Recording (Intel® Core™ 2 Duo and Intel Atom® </span>
<span id="t1m_3644" class="t s3_3644">Processors).” </span>
<span id="t1n_3644" class="t s3_3644">— </span><span id="t1o_3644" class="t s3_3644">Section 18.6, “Last Branch, Call Stack, Interrupt, and Exception Recording for Processors based on </span>
<span id="t1p_3644" class="t s3_3644">Goldmont Microarchitecture.” </span>
<span id="t1q_3644" class="t s3_3644">— </span><span id="t1r_3644" class="t s3_3644">Section 18.9, “Last Branch, Interrupt, and Exception Recording for Processors based on Nehalem Microar- </span>
<span id="t1s_3644" class="t s3_3644">chitecture.” </span>
<span id="t1t_3644" class="t s3_3644">— </span><span id="t1u_3644" class="t s3_3644">Section 18.10, “Last Branch, Interrupt, and Exception Recording for Processors based on Sandy Bridge </span>
<span id="t1v_3644" class="t s3_3644">Microarchitecture.” </span>
<span id="t1w_3644" class="t s3_3644">— </span><span id="t1x_3644" class="t s3_3644">Section 18.11, “Last Branch, Call Stack, Interrupt, and Exception Recording for Processors based on </span>
<span id="t1y_3644" class="t s3_3644">Haswell Microarchitecture.” </span>
<span id="t1z_3644" class="t s3_3644">— </span><span id="t20_3644" class="t s3_3644">Section 18.12, “Last Branch, Call Stack, Interrupt, and Exception Recording for Processors based on </span>
<span id="t21_3644" class="t s3_3644">Skylake Microarchitecture.” </span>
<span id="t22_3644" class="t s3_3644">— </span><span id="t23_3644" class="t s3_3644">Section 18.14, “Last Branch, Interrupt, and Exception Recording (Intel® Core™ Solo and Intel® Core™ </span>
<span id="t24_3644" class="t s3_3644">Duo Processors).” </span>
<span id="t25_3644" class="t s3_3644">— </span><span id="t26_3644" class="t s3_3644">Section 18.15, “Last Branch, Interrupt, and Exception Recording (Pentium M Processors).” </span>
<span id="t27_3644" class="t s3_3644">— </span><span id="t28_3644" class="t s3_3644">Section 18.16, “Last Branch, Interrupt, and Exception Recording (P6 Family Processors).” </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
