# Hardware-risc-v-with OS support
A risc-v architecture implementation.

# Current progress:

- Useful links :link::

1. [qemu](https://www.qemu.org/) :QEMU is a generic and open source machine emulator and virtualizer.

2. [IDE-Embedded Studio](https://www.segger.com/products/development-tools/embedded-studio/editions/risc-v/)

3. ~~[Debian-linux](https://wiki.debian.org/RISC-V)~~

4. [Sifive core IP](https://www.sifive.com/risc-v-core-ip)

5. [UCB github main page](https://github.com/ucb-bar)

6. [**chipyard**](https://github.com/ucb-bar/chipyard) :Chipyard is an open source framework for agile development of Chisel-based systems-on-chip. 

7. [HAMMER](HAMMER: Highly Agile Masks Made Effortlessly from RTL)

8. [firesim](https://fires.im/) :FPGA-accelerated simulation.

9. [tools from SiFive](https://www.sifive.com/boards/)

## cores (Please use *Chipyard* to build SoCs):

  1. [rocket chip generator](https://github.com/chipsalliance/rocket-chip).

  2. [BOOM](https://github.com/riscv-boom/riscv-boom) :Berkeley Out-of-Order Machine.

  3. [Arian](https://pulp-platform.github.io/ariane/) :Ariane is a 6-stage RISC-V CPU capable of booting Linux.
 
## linux distros:

  1. [Debian-linux](https://wiki.debian.org/RISC-V)
  
  2. [Fedora](https://fedoraproject.org/wiki/Architectures/RISC-V)

## risc-v related websites:
  
  1.[RISC-V资源列表](https://cnrv.io/resource)-CN
  
  2.[Chisel-China](https://www.chiselchina.com/)-CN
