# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do path_planner_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Asus/Desktop/eyrc22_sb-3320/Code/SB#3320_Task2C/path_planner {C:/Users/Asus/Desktop/eyrc22_sb-3320/Code/SB#3320_Task2C/path_planner/path_planner.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:55 on Feb 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Asus/Desktop/eyrc22_sb-3320/Code/SB#3320_Task2C/path_planner" C:/Users/Asus/Desktop/eyrc22_sb-3320/Code/SB#3320_Task2C/path_planner/path_planner.v 
# -- Compiling module path_planner
# 
# Top level modules:
# 	path_planner
# End time: 14:39:55 on Feb 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Asus/Desktop/eyrc22_sb-3320/Code/SB#3320_Task2C/path_planner/simulation/modelsim {C:/Users/Asus/Desktop/eyrc22_sb-3320/Code/SB#3320_Task2C/path_planner/simulation/modelsim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:55 on Feb 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Asus/Desktop/eyrc22_sb-3320/Code/SB#3320_Task2C/path_planner/simulation/modelsim" C:/Users/Asus/Desktop/eyrc22_sb-3320/Code/SB#3320_Task2C/path_planner/simulation/modelsim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:39:55 on Feb 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 14:39:55 on Feb 03,2023
# Loading work.tb
# Loading work.path_planner
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asus  Hostname: BILLIBOI  ProcessID: 23760
#           Attempting to use alternate WLF file "./wlft785fix".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft785fix
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 12000 ps
# No errors encountered, congratulations!
# End time: 19:45:42 on Feb 03,2023, Elapsed time: 5:05:47
# Errors: 0, Warnings: 2
