INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Sol/Digital-System-Design-II/alu4/alu4.sim/sim_1/synth/timing/xsim/aluTB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu4
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/Sol/Digital-System-Design-II/alu4/alu4.srcs/sources_1/new/globals.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/Sol/Digital-System-Design-II/alu4/alu4.srcs/sim_1/new/aluTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aluTB'
