GRBM_CNTL__READ_TIMEOUT__SHIFT	,	V_158
AMDGPU_IB_FLAG_CE	,	V_274
"ring test on %d succeeded in %d usecs\n"	,	L_17
AMD_CG_SUPPORT_GFX_MGCG	,	V_540
"Failed to load gfx firmware!\n"	,	L_46
reset_work	,	V_780
ARRAY_2D_TILED_THICK	,	V_51
mec_fw_version	,	V_374
gfx_v7_0_set_irq_funcs	,	F_173
mmSH_MEM_APE1_BASE	,	V_149
gfx_v7_0_enable_sclk_slowdown_on_pu	,	F_152
gfx_v7_0_halt_rlc	,	F_140
cp_hqd_pq_rptr_report_addr_hi	,	V_450
AMDGPU_GEM_DOMAIN_OA	,	V_725
unlikely	,	F_112
AMD_PG_SUPPORT_CP	,	V_566
gpu_clock_mutex	,	V_614
SRBM_STATUS__GRBM_RQ_PENDING_MASK	,	V_752
ring_obj	,	V_711
num_rb_pipes	,	V_134
scratch	,	V_225
gfx_v7_0_enable_sclk_slowdown_on_pd	,	F_153
CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK	,	V_606
AMD_CG_SUPPORT_GFX_CP_LS	,	V_542
size	,	V_669
AMD_CG_STATE_GATE	,	V_783
pr_err	,	F_6
"(%d) pin HDP EOP bo failed\n"	,	L_29
gfx_v7_0_rlc_start	,	F_144
gfx_v7_0_enable_gds_pg	,	F_155
PIPE_ORDER_TS0	,	V_221
amdgpu_ring_init	,	F_181
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_342
RREG32	,	F_25
CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE_MASK	,	V_766
SE_MAP	,	F_29
PIPE_ORDER_TS2	,	V_223
num_tile_pipes	,	V_694
PIPE_ORDER_TS1	,	V_222
PIPE_ORDER_TS3	,	V_224
amdgpu_ib_schedule	,	F_86
mmPA_SC_FORCE_EOV_MAX_CNTS	,	V_204
gfx_v7_0_ring_emit_fence_gfx	,	F_74
RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD__SHIFT	,	V_611
GRBM_STATUS__CB_BUSY_MASK	,	V_739
active_cu_number	,	V_797
gfx_v7_0_enable_gfx_cgpg	,	F_156
RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK	,	V_537
amdgpu_gds_reg_offset	,	V_628
address	,	V_636
f	,	V_285
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_16
"comp_%d.%d.%d"	,	L_51
i	,	V_130
j	,	V_131
k	,	V_497
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_265
MC_FUS_DRAM1_BANK_ADDR_MAPPING	,	V_701
r	,	V_232
mmSX_DEBUG_1	,	V_183
ADDR_SURF_SAMPLE_SPLIT_2	,	V_45
cp_hqd_pq_base_hi	,	V_432
SRBM_SOFT_RESET__SOFT_RESET_GRBM_MASK	,	V_748
ADDR_SURF_SAMPLE_SPLIT_1	,	V_50
AMD_PG_STATE_GATE	,	V_785
gfx_v7_0_set_clockgating_state	,	F_205
ADDR_SURF_SAMPLE_SPLIT_8	,	V_46
PRIVATE_ATC	,	V_172
mmCP_RB0_WPTR	,	V_358
gfx_v7_0_sw_init	,	F_179
GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK	,	V_83
cp_hqd_pq_rptr	,	V_418
EVENT_TYPE	,	F_69
max_texture_channel_caches	,	V_685
cs_section_def	,	V_320
mmGPU_HDP_FLUSH_DONE	,	V_248
WAIT_REG_MEM_OPERATION	,	F_65
gfx_v7_0_cp_gfx_start	,	F_95
mmGDS_VMID0_SIZE	,	V_794
AMDGPU_RING_TYPE_GFX	,	V_463
gfx_v7_0_free_microcode	,	F_8
irq_type	,	V_714
mmRLC_SAVE_AND_RESTORE_BASE	,	V_603
amdgpu_ring_fini	,	F_185
num_reg	,	V_226
mmMC_SHARED_CHMAP	,	V_692
mmCP_CPF_DEBUG	,	V_402
AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED	,	V_486
mmMC_ARB_RAMCFG	,	V_693
reg_list_size	,	V_480
SWIZZLE_ENABLE	,	V_174
"radeon/%s_mec.bin"	,	L_10
mmGRBM_GFX_INDEX	,	V_87
int_sel	,	V_260
amdgpu_gfx_scratch_get	,	F_56
"(%d) create HDP EOP bo failed\n"	,	L_28
CP_MQD_CONTROL__VMID_MASK	,	V_430
sh_mem_bases	,	V_139
RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY_MASK	,	V_500
num_rbs	,	V_137
sc_prim_fifo_size_backend	,	V_196
RLC_SERDES_WR_CTRL__CGCG_OVERRIDE_0_MASK	,	V_534
SE_PAIR_MAP	,	F_36
"Too many (%d) compute rings!\n"	,	L_50
RLC_MAX_PG_CU__MAX_POWERED_UP_CU__SHIFT	,	V_593
AMD_CG_SUPPORT_GFX_CGTS_LS	,	V_553
mmSCRATCH_REG0	,	V_228
GRBM_STATUS__CP_COHERENCY_BUSY_MASK	,	V_747
AMD_PG_SUPPORT_GFX_PG	,	V_574
le32_to_cpu	,	F_93
ARRAY_3D_TILED_THICK	,	V_52
gfx_v7_0_cp_gfx_enable	,	F_90
AMDGPU_GEM_DOMAIN_GTT	,	V_392
rconf	,	V_96
CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK	,	V_758
mmVGT_NUM_INSTANCES	,	V_202
SQ_IND_INDEX__INDEX__SHIFT	,	V_640
gfx_v7_0_set_eop_interrupt_state	,	F_199
mmCP_RB_WPTR_DELAY	,	V_349
GRBM_STATUS__SC_BUSY_MASK	,	V_733
mmRLC_LB_CNTR_INIT	,	V_519
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_467
gfx_v7_0_is_idle	,	F_191
DEFAULT_SH_MEM_BASES	,	V_140
GRBM_STATUS__BCI_BUSY_MASK	,	V_734
DRM_DEBUG	,	F_2
num_gpus	,	V_705
pfp_fw	,	V_13
RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK	,	V_559
queue_state	,	V_413
mem_size	,	V_630
number	,	V_592
tmp	,	V_156
mmCP_CE_UCODE_ADDR	,	V_316
"kabini"	,	L_5
CP_ME_CNTL__CE_HALT_MASK	,	V_294
gfx_v7_0_create_bitmask	,	F_23
HAWAII_GB_ADDR_CONFIG_GOLDEN	,	V_689
mmCP_PQ_WPTR_POLL_CNTL	,	V_411
cp_hqd_pq_base	,	V_431
mec2_fw_version	,	V_379
gfx_v7_0_ring_set_wptr_gfx	,	F_104
rb_bitmap_width_per_sh	,	V_133
CP_HQD_PQ_CONTROL__QUEUE_SIZE_MASK	,	V_437
handle	,	V_671
AMD_CG_SUPPORT_GFX_MGLS	,	V_541
INDIRECT_BUFFER_VALID	,	V_279
pg_flags	,	V_562
mmCP_MEC_CNTL	,	V_368
rlc_fw_version	,	V_516
SE_MAP_MASK	,	V_116
amdgpu_irq_add_id	,	F_180
save_restore_obj	,	V_471
mmPA_CL_ENHANCE	,	V_214
mmSCRATCH_ADDR	,	V_351
RLC_AUTO_PG_CTRL__AUTO_PG_EN_MASK	,	V_577
DRM_INFO	,	F_63
CHIP_KAVERI	,	V_9
GFX7_NUM_GFX_RINGS	,	V_672
GRBM_STATUS__GDS_BUSY_MASK	,	V_740
PKR_XSEL	,	F_34
max_cu_per_sh	,	V_586
mmCP_SEM_WAIT_TIMER	,	V_347
GRBM_STATUS2__RLC_BUSY_MASK	,	V_750
SQ_IND_INDEX__THREAD_ID__SHIFT	,	V_646
ixSQ_WAVE_IB_STS	,	V_661
sh_per_se	,	V_102
gfx_v7_0_ring_set_wptr_compute	,	F_106
amd_clockgating_state	,	V_781
SE_PAIR_MAP_MASK	,	V_109
MEC_HPD_SIZE	,	V_390
rb_per_se	,	V_106
mmRLC_GPR_REG2	,	V_509
multi_gpu_tile_size	,	V_706
"(%d) create RLC sr bo failed\n"	,	L_37
amdgpu_cu_info	,	V_799
ucode_feature_version	,	V_309
err	,	V_5
rlc	,	V_332
"(%d) create RLC cp table bo failed\n"	,	L_43
mmCB_CGTT_SCLK_CTRL	,	V_539
wave_read_ind	,	F_167
amdgpu_gfx_parse_disable_cu	,	F_207
cp_table_size	,	V_483
gfx_v7_0_enable_cp_pg	,	F_154
PA_CL_ENHANCE__NUM_CLIP_SEQ__SHIFT	,	V_216
PACKET3_INDIRECT_BUFFER_CONST	,	V_275
PACKET3_SET_CONTEXT_REG	,	V_338
gfx_v7_0_priv_reg_irq_funcs	,	V_791
num_tile_mode_states	,	V_21
ce_ram_size	,	V_727
mmRLC_SERDES_NONCU_MASTER_BUSY	,	V_503
TILE_SPLIT	,	F_13
SE_PAIR_XSEL	,	F_37
gws	,	V_631
gfx_v7_0_ring_emit_hdp_flush	,	F_64
amdgpu_ring	,	V_230
se_mask	,	V_107
INDEX_STRIDE	,	V_176
RLC_LB_CNTL__LOAD_BALANCE_ENABLE_MASK	,	V_496
ADDR_SURF_THIN_MICRO_TILING	,	V_47
RLC_CNTL__RLC_ENABLE_F32_MASK	,	V_506
CP_HQD_PQ_CONTROL__ENDIAN_SWAP__SHIFT	,	V_439
"kaveri"	,	L_4
"gfx7: Failed to load firmware \"%s\"\n"	,	L_13
cp_int_cntl	,	V_756
pipe	,	V_243
use_doorbell	,	V_394
buffer	,	V_613
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_44
gfx_v7_0_init_gfx_cgpg	,	F_162
mmSPI_CONFIG_CNTL_1	,	V_191
ixSQ_WAVE_IB_DBG0	,	V_666
mmCP_HPD_EOP_VMID	,	V_405
"(%d) pin RLC sr bo failed\n"	,	L_38
gfx_v7_0_exit_rlc_safe_mode	,	F_142
amdgpu_ib	,	V_267
shader_engine_tile_size	,	V_704
"amdgpu: failed to get scratch reg (%ld).\n"	,	L_19
DIMM1ADDRMAP	,	V_699
"amdgpu: cp failed to lock ring (%d).\n"	,	L_25
cp_hqd_active	,	V_459
CGTS_SM_CTRL_REG__ON_MONITOR_ADD_EN_MASK	,	V_556
ADDR_SURF_P4_16x16	,	V_35
mmRLC_AUTO_PG_CTRL	,	V_576
gfx_v7_ring_emit_cntxcntl	,	F_83
mmRLC_GPM_STAT	,	V_507
mmRLC_GPU_CLOCK_COUNT_MSB	,	V_617
mmCP_RB0_RPTR_ADDR_HI	,	V_362
bonaire_mqd	,	V_400
tmp2	,	V_528
"SRBM_SOFT_RESET=0x%08X\n"	,	L_53
dst_ptr	,	V_475
GRBM_STATUS__SPI_BUSY_MASK	,	V_741
"radeon/%s_pfp.bin"	,	L_7
mem_row_size_in_kb	,	V_30
mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_468
mc_shared_chmap	,	V_678
mmRLC_MAX_PG_CU	,	V_590
se_num	,	V_76
"Failed to init MEC BOs!\n"	,	L_48
mmCP_HQD_PQ_DOORBELL_CONTROL	,	V_415
pfp_fw_version	,	V_304
dimm11_addr_map	,	V_683
CP_MEC_CNTL__MEC_ME2_HALT_MASK	,	V_370
SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT	,	V_142
gfx_v7_0_set_compute_eop_interrupt_state	,	F_196
sc_earlyz_tile_fifo_size	,	V_200
mmCP_HQD_PQ_RPTR	,	V_422
cs_ptr	,	V_492
RLC_SAVE_AND_RESTORE_STARTING_OFFSET	,	V_601
PACKET3_SET_CONTEXT_REG_START	,	V_341
AMDGPU_FENCE_FLAG_64BIT	,	V_259
GPU_HDP_FLUSH_DONE__CP6_MASK	,	V_244
ADDR_SURF_TILE_SPLIT_256B	,	V_39
mmDB_RENDER_CONTROL	,	V_578
ring	,	V_231
gfx_v7_0_get_csb_size	,	F_96
GRBM_SOFT_RESET__SOFT_RESET_RLC_MASK	,	V_513
amdgpu_ring_alloc	,	F_57
mmRLC_UCODE_CNTL	,	V_524
GRBM_STATUS__VGT_BUSY_MASK	,	V_737
gfx_v7_0_cp_compute_enable	,	F_108
mmCP_PFP_UCODE_DATA	,	V_315
cp_mqd_base_addr_hi	,	V_425
dimm00_addr_map	,	V_680
gfx_v7_0_ring_funcs_gfx	,	V_786
gfx_v7_0_wait_for_rlc_serdes	,	F_138
FIRST_COMPUTE_VMID	,	V_146
PACKET3	,	F_60
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP	,	V_717
state	,	V_755
ext	,	V_323
me_fw_version	,	V_307
mmRLC_GPM_SCRATCH_ADDR	,	V_598
vmid	,	V_618
"amdgpu: failed to get ib (%ld).\n"	,	L_20
mmRLC_SERDES_WR_NONCU_MASTER_MASK	,	V_532
asic_type	,	V_6
gfx_v7_0_init_cp_pg_table	,	F_136
gfx_v7_0_ring_emit_hdp_invalidate	,	F_71
"(%d) map MQD bo failed\n"	,	L_33
priv_reg_irq	,	V_676
"radeon/%s_mec2.bin"	,	L_11
RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE_MASK	,	V_597
cp_hqd_pq_rptr_report_addr	,	V_449
gfx_v7_0_set_user_cu_inactive_bitmap	,	F_157
cp_mqd_base_addr	,	V_424
max_backends_per_se	,	V_94
gfx_v7_0_cp_compute_load_microcode	,	F_109
gfx_v7_0_init_pg	,	F_148
cp_hqd_dequeue_request	,	V_417
mmVM_INVALIDATE_REQUEST	,	V_469
cu_info	,	V_588
pkr1_mask	,	V_114
gfx_v7_0_ring_emit_vgt_flush	,	F_68
GRBM_STATUS__CP_BUSY_MASK	,	V_746
GRBM_GFX_INDEX__SE_INDEX__SHIFT	,	V_86
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_OFFSET__SHIFT	,	V_454
mutex_unlock	,	F_47
active_rbs	,	V_132
BUG	,	F_3
CP_HPD_EOP_CONTROL__EOP_SIZE_MASK	,	V_407
gfx_v7_0_ring_get_wptr_compute	,	F_105
RLC_GPM_STAT__RLC_BUSY_MASK	,	V_508
num_gfx_rings	,	V_295
gfx_v7_0_rlc_funcs	,	V_675
cs_partition_size	,	V_795
macrotile_mode_array	,	V_25
CHIP_KABINI	,	V_10
MTYPE_UC	,	V_171
hpd_eop_gpu_addr	,	V_393
gfx_v7_0_init_ao_cu_mask	,	F_159
DRM_UDELAY	,	F_62
fw_data	,	V_302
"bonaire"	,	L_2
mmCP_HQD_PQ_WPTR_POLL_ADDR_HI	,	V_448
CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE_MASK	,	V_765
gfx_v7_0_rlc_init	,	F_132
MICRO_TILE_MODE_NEW	,	F_14
"invalid pipe %d\n"	,	L_54
split_equal_to_row_size	,	V_27
mutex_lock	,	F_45
mmCP_MQD_BASE_ADDR_HI	,	V_427
gfx_v7_0_ring_emit_ib_compute	,	F_82
mmCP_RB_VMID	,	V_350
mmCB_HW_CONTROL	,	V_190
gfx_v7_0_enable_gfx_dynamic_mgpg	,	F_161
mec_hdr	,	V_373
table_offset	,	V_570
mdelay	,	F_100
ucode_version	,	V_305
gds_gfx_bo	,	V_722
source	,	V_774
ARRAY_3D_TILED_XTHICK	,	V_55
gfx_v7_0_cp_enable	,	F_124
RASTER_CONFIG_SE_MAP_0	,	V_118
fw_size	,	V_303
RASTER_CONFIG_SE_MAP_3	,	V_117
tile	,	V_28
gfx_v7_0_hw_init	,	F_186
gfx_v7_0_eop_irq	,	F_200
gfx_v7_0_get_rb_active_bitmap	,	F_24
CP_HQD_PQ_CONTROL__RPTR_BLOCK_SIZE_MASK	,	V_438
mmRLC_CGCG_CGLS_CTRL	,	V_518
mmRLC_DRIVER_CPDMA_STATUS	,	V_527
sh_mem_config	,	V_138
ADDR_SURF_TILE_SPLIT_128B	,	V_38
mmCP_SEM_INCOMPLETE_TIMER_CNTL	,	V_348
mmGC_USER_SHADER_ARRAY_CONFIG	,	V_582
mmCP_HQD_DEQUEUE_REQUEST	,	V_421
ETIMEDOUT	,	V_289
amdgpu_bo_pin	,	F_120
amdgpu_bo_free_kernel	,	F_184
mmCP_HPD_EOP_BASE_ADDR_HI	,	V_404
name	,	V_712
mmRLC_PG_CNTL	,	V_561
ES_AND_GS_AUTO	,	V_210
mmSQ_IND_DATA	,	V_642
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SOURCE_MASK	,	V_455
"(%d) create RLC c bo failed\n"	,	L_40
WREG32	,	F_20
gpu_addr	,	V_278
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE3_EOP	,	V_773
wave	,	V_635
mmHDP_ADDR_CONFIG	,	V_161
mmRLC_LB_PARAMS	,	V_522
clear_state_obj	,	V_472
amdgpu_irq_put	,	F_188
mmRLC_JUMP_TABLE_RESTORE	,	V_604
raster_config	,	V_98
mmGB_MACROTILE_MODE0	,	V_70
amdgpu_ring_write	,	F_59
start	,	V_668
gfx_v7_0_cp_resume	,	F_127
ptr	,	V_287
mmSH_STATIC_MEM_CONFIG	,	V_182
__BIG_ENDIAN	,	F_81
__le32	,	T_4
"(%d) reserve MQD bo failed\n"	,	L_26
me_fw	,	V_16
hdr	,	V_515
free_mask	,	V_229
PACKET3_SET_UCONFIG_REG	,	V_233
gfx_v7_0_rlc_resume	,	F_146
gfx_firmware_header_v1_0	,	V_298
uint64_t	,	T_5
AMDGPU_GEM_DOMAIN_GWS	,	V_723
gfx_v7_0_tiling_mode_table_init	,	F_9
"(%d) map HDP EOP bo failed\n"	,	L_30
RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD_MASK	,	V_610
CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK	,	V_356
me_id	,	V_777
backend_enable_mask	,	V_136
mmSRBM_STATUS	,	V_751
PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE__SHIFT	,	V_195
gfx_v7_0_cp_compute_resume	,	F_123
gfx_v7_0_set_priv_inst_fault_state	,	F_198
ADDR_SURF_P16_32x32_16x16	,	V_71
PKR_MAP_MASK	,	V_119
CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK	,	V_440
PACKET3_PREAMBLE_CNTL	,	V_330
rb1_mask	,	V_123
mmCP_MAX_CONTEXT	,	V_324
RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PD_ENABLE_MASK	,	V_565
RLC_GPM_STAT__GFX_POWER_STATUS_MASK	,	V_510
wptr	,	V_357
compute_ring	,	V_372
mc_arb_ramcfg	,	V_679
SH_STATIC_MEM_CONFIG	,	V_173
reg_list	,	V_478
mmCGTS_SM_CTRL_REG	,	V_548
macrotile	,	V_29
mmSH_MEM_CONFIG	,	V_148
mmCP_MEC_ME1_UCODE_ADDR	,	V_376
mmRLC_CGTT_MGCG_OVERRIDE	,	V_545
ce_hdr	,	V_300
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE2_EOP	,	V_768
PAGE_SIZE	,	V_391
mmCP_HPD_EOP_BASE_ADDR	,	V_403
"(%d) create MQD bo failed\n"	,	L_31
rptr_offs	,	V_360
gfx_v7_0_get_csb_buffer	,	F_135
err2	,	V_288
RASTER_CONFIG_SE_PAIR_MAP_0	,	V_111
err1	,	V_286
gfx_v7_0_enable_gfx_static_mgpg	,	F_160
RASTER_CONFIG_SE_PAIR_MAP_3	,	V_110
flags	,	V_257
ixSQ_WAVE_TBA_HI	,	V_663
mec_int_cntl_reg	,	V_761
ARRAY_2D_TILED_THIN1	,	V_34
WRITE_DATA_DST_SEL	,	F_73
amdgpu_ring_test_ring	,	F_101
mmCP_HQD_VMID	,	V_458
ucode_array_offset_bytes	,	V_312
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_OFFSET_MASK	,	V_453
amdgpu_bo_kmap	,	F_121
"Illegal register access in command stream\n"	,	L_57
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE2_EOP	,	V_772
gfx_v7_0_priv_reg_irq	,	F_202
CHIP_HAWAII	,	V_8
RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK	,	V_538
ADDR_SURF_BANK_HEIGHT_1	,	V_62
gfx_v7_0_update_gfx_pg	,	F_163
jt_size	,	V_573
ADDR_SURF_BANK_HEIGHT_2	,	V_61
gfx_v7_0_late_init	,	F_175
ADDR_SURF_BANK_HEIGHT_4	,	V_58
mmCP_HQD_PQ_CONTROL	,	V_436
SE_XSEL	,	F_30
ADDR_SURF_BANK_HEIGHT_8	,	V_68
rb_bufsz	,	V_344
AMDGPU_DOORBELL_MEC_RING0	,	V_716
CE_PARTITION_BASE	,	V_329
mmGRBM_CNTL	,	V_157
DATA_SEL	,	F_76
mmCP_HQD_PQ_BASE	,	V_433
"\n"	,	L_1
VGT_FLUSH	,	V_251
table_size	,	V_571
EVENT_INDEX	,	F_70
gws_gfx_bo	,	V_724
GPU_HDP_FLUSH_DONE__CP0_MASK	,	V_245
num	,	V_645
GRBM_GFX_INDEX	,	V_80
section	,	V_334
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE1_EOP	,	V_767
gfx_v7_0_eop_irq_funcs	,	V_790
wptr_offs	,	V_366
CP_ME_TABLE_SIZE	,	V_484
mmCP_MEC_ME2_UCODE_DATA	,	V_382
RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE_MASK	,	V_595
MTYPE_NONCACHED	,	V_143
"(%d) reserve RLC cp table bo failed\n"	,	L_36
num_secondary_tile_mode_states	,	V_24
pd_addr	,	V_466
gfx_v7_0_enable_mgcg	,	F_150
"Illegal instruction in command stream\n"	,	L_58
CGTS_SM_CTRL_REG__LS_OVERRIDE_MASK	,	V_554
mec2_fw	,	V_19
mem_max_burst_length_bytes	,	V_695
CP_MEQ_THRESHOLDS__MEQ1_START__SHIFT	,	V_164
mmCP_RB0_CNTL	,	V_355
wb_gpu_addr	,	V_398
CP_INT_CNTL_RING0__CNTX_BUSY_INT_ENABLE_MASK	,	V_461
gfx_v7_0_ring_test_ib	,	F_84
AMD_PG_SUPPORT_RLC_SMU_HS	,	V_563
gfx_v7_0_get_cu_active_bitmap	,	F_158
amdgpu_ucode_print_rlc_hdr	,	F_147
clear_state_gpu_addr	,	V_491
max_tile_pipes	,	V_684
"amdgpu: fence wait failed (%ld).\n"	,	L_22
rlc_feature_version	,	V_517
gb_addr_config	,	V_160
gfx_v7_0_gpu_init	,	F_51
sr_ptr	,	V_489
AMDGPU_CP_IRQ_GFX_EOP	,	V_713
LAST_COMPUTE_VMID	,	V_147
mmCP_ME_CNTL	,	V_291
amdgpu_ib_free	,	F_88
gfx_v7_0_rlc_reset	,	F_145
WAIT_REG_MEM_ENGINE	,	F_67
gfx_v7_0_ring_get_rptr	,	F_102
rlc_fw	,	V_20
gfx_v7_0_priv_inst_irq	,	F_204
num_rb	,	V_101
WR_CONFIRM	,	V_253
mmRLC_PG_ALWAYS_ON_CU_MASK	,	V_587
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE1_EOP	,	V_771
addr	,	V_255
PACKET3_CONTEXT_CONTROL	,	V_282
mmRLC_PG_DELAY_2	,	V_609
WARN_ON	,	F_43
CP_RB0_CNTL__BUF_SWAP__SHIFT	,	V_354
GFX7_NUM_COMPUTE_RINGS	,	V_673
num_se	,	V_103
MACRO_TILE_ASPECT	,	F_18
mmSQ_CONFIG	,	V_186
min_t	,	F_42
mmRLC_GPM_UCODE_DATA	,	V_526
SAMPLE_SPLIT	,	F_15
funcs	,	V_239
mmCP_HQD_PQ_WPTR_POLL_ADDR	,	V_447
ixSQ_WAVE_TRAPSTS	,	V_660
SQ_IND_INDEX__SIMD_ID__SHIFT	,	V_639
extent	,	V_335
"amdgpu: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_24
cik_srbm_select	,	F_49
mmPA_SC_RASTER_CONFIG	,	V_128
mmCP_HQD_ACTIVE	,	V_420
CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK	,	V_544
num_compute_rings	,	V_371
upper_32_bits	,	F_75
CP_MEC_CNTL__MEC_ME1_HALT_MASK	,	V_369
"(%d) reserve RLC sr bo failed\n"	,	L_34
dev	,	V_14
ADDR_SURF_ROTATED_MICRO_TILING	,	V_56
RLC_GPM_STAT__GFX_CLOCK_STATUS_MASK	,	V_511
bitmap	,	V_579
GRBM_STATUS__IA_BUSY_MASK	,	V_742
ARRAY_SIZE	,	F_10
mmSCRATCH_UMSK	,	V_363
"(%d) pin MQD bo failed\n"	,	L_32
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE0_EOP	,	V_770
"(%d) map RLC cp table bo failed\n"	,	L_45
mmRLC_PG_DELAY	,	V_608
mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI	,	V_452
gfx_v7_0_mec_init	,	F_118
id_mgr	,	V_178
fence_drv	,	V_464
mmCC_GC_SHADER_ARRAY_CONFIG	,	V_583
AMD_IS_APU	,	V_477
mmGC_USER_RB_BACKEND_DISABLE	,	V_91
static_thread_mgmt23	,	V_409
adev	,	V_2
mmCP_ME1_PIPE0_INT_CNTL	,	V_762
gfx_v7_0_cp_gfx_resume	,	F_98
gfx_v7_0_scratch_init	,	F_54
PACKET3_SWITCH_BUFFER	,	V_273
mmPA_SC_ENHANCE	,	V_217
WDOORBELL32	,	F_107
INT_SEL	,	F_77
gws_base	,	V_621
dimm10_addr_map	,	V_682
CGTS_SM_CTRL_REG__ON_MONITOR_ADD__SHIFT	,	V_557
mmCP_ENDIAN_SWAP	,	V_326
ALIGNMENT_MODE	,	V_167
amdgpu_interrupt_state	,	V_754
rptr_addr	,	V_346
RB_XSEL2	,	F_28
ARRAY_PRT_TILED_THIN1	,	V_42
CP_HQD_PQ_CONTROL__KMD_QUEUE_MASK	,	V_444
gfx_v7_0_enable_cgcg	,	F_149
gds_size	,	V_620
hpd	,	V_386
cp_mqd_control	,	V_428
RLC_SERDES_WR_CTRL__CGLS_ENABLE_MASK	,	V_535
mmCP_MEQ_THRESHOLDS	,	V_163
seq	,	V_256
order_base_2	,	F_99
doorbell_index	,	V_367
amd_powergating_state	,	V_784
pfp_feature_version	,	V_311
mmRLC_CNTL	,	V_504
gfx_v7_0_ring_emit_ib_gfx	,	F_80
ce_fw	,	V_17
GRBM_STATUS__PA_BUSY_MASK	,	V_732
me_hdr	,	V_301
spectre_rlc_save_restore_register_list	,	V_479
rconf1	,	V_97
RB_MAP_PKR1_MASK	,	V_127
PACKET3_SET_UCONFIG_REG_START	,	V_234
mmRLC_MC_CNTL	,	V_523
amdgpu_bo_unreserve	,	F_115
mec_fw	,	V_18
usepfp	,	V_238
VC_AND_TC	,	V_208
amdgpu_bo_reserve	,	F_111
config	,	V_22
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_HIT_MASK	,	V_456
gfx_v7_0_read_wave_sgprs	,	F_170
oa_size	,	V_624
BANK_WIDTH	,	F_16
AMDGPU_GEM_CREATE_VRAM_CONTIGUOUS	,	V_487
gfx_v7_0_ring_emit_fence_compute	,	F_79
num_types	,	V_788
RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY_MASK	,	V_499
"(%d) reserve HPD EOP bo failed\n"	,	L_27
CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT	,	V_607
ADDR_SURF_8_BANK	,	V_64
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE3_EOP	,	V_769
kalindi_rlc_save_restore_register_list	,	V_481
amdgpu_ucode_print_gfx_hdr	,	F_92
count	,	V_612
clear_state_size	,	V_490
AMD_CG_SUPPORT_GFX_CGCG	,	V_530
CP_MEQ_THRESHOLDS__MEQ2_START__SHIFT	,	V_165
gfx_v7_0_cp_compute_fini	,	F_110
GPU_HDP_FLUSH_DONE__CP2_MASK	,	V_242
AMDGPU_GEM_DOMAIN_VRAM	,	V_485
DRM_ERROR	,	F_39
rb_mask	,	V_100
cs_data	,	V_333
CGTS_SM_CTRL_REG__SM_MODE__SHIFT	,	V_550
sh_num	,	V_77
cp_hqd_pq_control	,	V_435
ADDR_SURF_16_BANK	,	V_60
RLC_PG_CNTL__GFX_POWER_GATING_ENABLE_MASK	,	V_575
timeout	,	V_283
ixSQ_WAVE_TBA_LO	,	V_662
RLC_SERDES_WR_CTRL__MGCG_OVERRIDE_0_MASK	,	V_546
pkr0_mask	,	V_113
gfx_v7_0_gfx_funcs	,	V_674
MC_FUS_DRAM0_BANK_ADDR_MAPPING	,	V_697
"gfx"	,	L_49
mmPA_SC_LINE_STIPPLE_STATE	,	V_213
CP_PQ_WPTR_POLL_CNTL__EN_MASK	,	V_412
oa_gfx_bo	,	V_726
mmPA_SC_FIFO_SIZE	,	V_193
gfx_v7_0_ring_test_ring	,	F_55
RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PU_ENABLE_MASK	,	V_564
counter	,	V_796
gfx_v7_0_soft_reset	,	F_193
sh_static_mem_cfg	,	V_154
sync_seq	,	V_465
static_thread_mgmt01	,	V_408
WAIT_REG_MEM_MEM_SPACE	,	F_129
ci_cs_data	,	V_482
sc_prim_fifo_size_frontend	,	V_194
mmCP_DEVICE_ID	,	V_327
gate	,	V_782
mmCP_RB0_BASE	,	V_364
mmDMIF_ADDR_CALC	,	V_162
amdgpu_ring_commit	,	F_61
PACKET3_BASE_INDEX	,	F_97
"(%d) map RLC c bo failed\n"	,	L_42
fw_name	,	V_4
cp_hqd_pq_doorbell_control	,	V_414
CGTS_SM_CTRL_REG__OVERRIDE_MASK	,	V_552
INSTANCE_INDEX	,	V_82
RLC_SERDES_WR_CTRL__BPM_ADDR_MASK	,	V_533
AMDGPU_GWS_SHIFT	,	V_626
ixSQ_WAVE_M0	,	V_667
gfx_v7_0_suspend	,	F_189
PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE__SHIFT	,	V_197
gfx_v7_0_select_se_sh	,	F_21
"(%d) pin RLC c bo failed\n"	,	L_41
mmSH_MEM_APE1_LIMIT	,	V_150
vm_id	,	V_269
GRBM_GFX_INDEX__SH_INDEX__SHIFT	,	V_85
double_offchip_lds_buf	,	V_152
max_hw_contexts	,	V_325
gds_base	,	V_619
ib	,	V_268
id	,	V_336
gfx_v7_0_write_harvested_raster_configs	,	F_40
EOP_TCL1_ACTION_EN	,	V_263
wave_read_regs	,	F_168
BANK_HEIGHT	,	F_17
"invalid me %d\n"	,	L_55
gmc_v7_0_init_compute_vmid	,	F_48
PACKET3_EVENT_WRITE_EOP	,	V_262
PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE__SHIFT	,	V_199
ctx_switch	,	V_270
"amdgpu: ring %d test failed (scratch(0x%04X)=0x%08X)\n"	,	L_18
raster_config_1	,	V_99
mmTA_CNTL_AUX	,	V_184
cp_table_obj	,	V_473
amdgpu_bo_kunmap	,	F_122
GRBM_STATUS__GUI_ACTIVE_MASK	,	V_729
RB_MAP_PKR0_MASK	,	V_124
mmCC_RB_BACKEND_DISABLE	,	V_90
ARRAY_2D_TILED_XTHICK	,	V_54
MTYPE_NC	,	V_169
max_gs_threads	,	V_687
mmCP_INT_CNTL_RING0	,	V_460
ring_size	,	V_352
GRBM_GFX_INDEX__SE_BROADCAST_WRITES_MASK	,	V_84
cp_hqd_pq_wptr_poll_addr_hi	,	V_446
dimm01_addr_map	,	V_681
ALIGN	,	F_133
gfx_v7_0_setup_rb	,	F_44
num_mec	,	V_387
ixSQ_WAVE_STATUS	,	V_650
amdgpu_iv_entry	,	V_775
RLC_MAX_PG_CU__MAX_POWERED_UP_CU_MASK	,	V_591
gfx_v7_0_fini_pg	,	F_164
ao_bitmap	,	V_798
mmDB_DEBUG	,	V_187
cp_hqd_pq_wptr	,	V_419
gfx_v7_0_mec_fini	,	F_117
CC_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK	,	V_92
AMDGPU_HAVE_CTX_SWITCH	,	V_281
GRBM_STATUS__DB_BUSY_MASK	,	V_738
reg_offset	,	V_26
"(%d) pin RLC cp_table bo failed\n"	,	L_44
gws_size	,	V_622
AMDGPU_IRQ_STATE_DISABLE	,	V_757
GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT	,	V_580
mmCP_HPD_EOP_CONTROL	,	V_406
length_dw	,	V_277
ADDR_SURF_TILE_SPLIT_2KB	,	V_32
gfx_v7_0_set_powergating_state	,	F_206
gfx_v7_0_ring_get_wptr_gfx	,	F_103
gfx_v7_0_update_cg	,	F_151
GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK	,	V_581
instance	,	V_78
WAIT_REG_MEM_FUNCTION	,	F_66
"(%d) map RLC sr bo failed\n"	,	L_39
src_ptr	,	V_474
gfx_v7_0_gpu_early_init	,	F_177
GRBM_STATUS__SX_BUSY_MASK	,	V_735
AMD_PG_SUPPORT_GFX_DMG	,	V_596
mmRLC_GPU_CLOCK_COUNT_LSB	,	V_616
ixSQ_WAVE_PC_HI	,	V_652
cp_hqd_pq_wptr_poll_addr	,	V_445
"hawaii"	,	L_3
ARRAY_MODE	,	F_11
gfx_v7_0_ring_emit_vm_flush	,	F_130
MC_ARB_RAMCFG__NOOFCOLS__SHIFT	,	V_703
pdev	,	V_690
CGTS_SM_CTRL_REG__ON_MONITOR_ADD_MASK	,	V_555
u32	,	T_1
eop_gpu_addr	,	V_397
mc	,	V_180
amdgpu_bo_create	,	F_119
me	,	V_241
gfx_v7_0_get_gpu_clock_counter	,	F_165
GB_ADDR_CONFIG__ROW_SIZE__SHIFT	,	V_708
PA_SC_ENHANCE__ENABLE_PA_SC_OUT_OF_ORDER_MASK	,	V_218
gfx_v7_0_set_gds_init	,	F_174
num_pipe	,	V_388
gfx_v7_0_enable_gui_idle_interrupt	,	F_126
entry	,	V_776
PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_CLK_CNT__SHIFT	,	V_205
CP_HQD_PQ_CONTROL__PQ_VOLATILE_MASK	,	V_442
header	,	V_271
bo_offset	,	V_569
gfx_v7_0_config_init	,	F_50
mmGB_TILE_MODE0	,	V_69
cp_hqd_vmid	,	V_457
CHIP_BONAIRE	,	V_7
mmCP_CE_UCODE_DATA	,	V_317
gfx_v7_0_rlc_fini	,	F_131
dst	,	V_648
gfx_v7_0_hw_fini	,	F_187
mec	,	V_384
mmSQ_IND_INDEX	,	V_637
oa	,	V_633
mem	,	V_719
ADDR_SURF_DEPTH_MICRO_TILING	,	V_37
mmMC_FUS_DRAM1_BANK_ADDR_MAPPING	,	V_700
AMD_PG_SUPPORT_GFX_SMG	,	V_594
request_firmware	,	F_4
reg_base	,	V_227
SE_PAIR_YSEL	,	F_38
max_me	,	V_568
mmGRBM_STATUS2	,	V_749
AMDGPU_OA_SHIFT	,	V_627
gfx_v7_0_read_wave_data	,	F_169
CHIP_MULLINS	,	V_11
"radeon/%s_rlc.bin"	,	L_12
amdgpu_gfx_scratch_free	,	F_58
AMDGPU_IH_CLIENTID_LEGACY	,	V_709
mmDB_DEBUG3	,	V_189
ADDR_SURF_TILE_SPLIT_4KB	,	V_33
mmDB_DEBUG2	,	V_188
src	,	V_764
total_size	,	V_793
dev_warn	,	F_113
PKR_YSEL	,	F_35
control	,	V_272
thread	,	V_643
amdgpu_ucode_validate	,	F_5
srbm_mutex	,	V_145
u64	,	T_3
SQ_IND_INDEX__AUTO_INCR_MASK	,	V_647
me_feature_version	,	V_308
amdgpu_fence_process	,	F_201
dw2	,	V_280
RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK	,	V_501
SQIND_WAVE_SGPRS_OFFSET	,	V_670
mmSH_MEM_BASES	,	V_151
mmRLC_CAPTURE_GPU_CLOCK_COUNT	,	V_615
ixSQ_WAVE_PC_LO	,	V_651
cs_extent_def	,	V_322
VGT_CACHE_INVALIDATION__AUTO_INVLD_EN__SHIFT	,	V_211
gfx_v7_0_enable_lbpw	,	F_137
AMDGPU_MAX_COMPUTE_RINGS	,	V_715
ixSQ_WAVE_LDS_ALLOC	,	V_659
mmCP_MQD_BASE_ADDR	,	V_426
PKR_MAP	,	F_33
mec_int_cntl	,	V_760
srbm_soft_reset	,	V_731
AMD_PG_SUPPORT_GDS	,	V_567
RLC_SERDES_WR_CTRL__MGCG_OVERRIDE_1_MASK	,	V_560
AMDGPU_IRQ_STATE_ENABLE	,	V_759
jt_offset	,	V_572
mmRLC_SERDES_WR_CU_MASTER_MASK	,	V_531
CGTS_SM_CTRL_REG__SM_MODE_ENABLE_MASK	,	V_551
BONAIRE_GB_ADDR_CONFIG_GOLDEN	,	V_688
ADDR_SURF_THICK_MICRO_TILING	,	V_73
ELEMENT_SIZE	,	V_175
AMDGPU_GPU_PAGE_SIZE	,	V_353
amdgpu_irq_get	,	F_176
PA_CL_ENHANCE__CLIP_VTX_REORDER_ENA_MASK	,	V_215
"radeon/%s_me.bin"	,	L_8
device	,	V_691
"(%d) reserve RLC c bo failed\n"	,	L_35
PACKET3_RELEASE_MEM	,	V_266
mmMC_FUS_DRAM0_BANK_ADDR_MAPPING	,	V_696
RASTER_CONFIG_PKR_MAP_3	,	V_120
mmCP_RB0_BASE_HI	,	V_365
dws	,	V_476
gfx_v7_0_cp_gfx_load_microcode	,	F_91
RASTER_CONFIG_PKR_MAP_0	,	V_121
PACKET3_EVENT_WRITE	,	V_249
PACKET3_INDIRECT_BUFFER	,	V_276
cg_flags	,	V_529
ce_fw_version	,	V_306
"Failed to init rlc BOs!\n"	,	L_47
se	,	V_108
AMDGPU_GDS_SHIFT	,	V_625
simd	,	V_634
mmRLC_LB_CNTR_MAX	,	V_520
rb_per_pkr	,	V_105
CP_ME_CNTL__PFP_HALT_MASK	,	V_293
CP_HQD_PQ_CONTROL__PRIV_STATE_MASK	,	V_443
u8	,	T_6
mmRLC_GPM_SCRATCH_DATA	,	V_600
"IH: CP EOP\n"	,	L_56
gfx_v7_0_init_microcode	,	F_1
ixSQ_WAVE_EXEC_HI	,	V_654
hweight32	,	F_46
uint32_t	,	T_2
PACKET3_WAIT_REG_MEM	,	V_246
mmSPI_ARB_PRIORITY	,	V_219
reg_index	,	V_340
SECT_CONTEXT	,	V_337
mmRLC_SERDES_CU_MASTER_BUSY	,	V_498
chip_name	,	V_3
buf	,	V_399
ADDR_SURF_BANK_WIDTH_4	,	V_75
max_t	,	F_41
rb0_mask	,	V_122
orig	,	V_505
ADDR_SURF_BANK_WIDTH_2	,	V_67
sect	,	V_321
MC_ARB_RAMCFG__NOOFCOLS_MASK	,	V_702
ADDR_SURF_BANK_WIDTH_1	,	V_57
VS_PARTIAL_FLUSH	,	V_250
mmPA_SC_RASTER_CONFIG_1	,	V_129
ring_id	,	V_779
hqd_gpu_addr	,	V_395
EOP_TC_ACTION_EN	,	V_264
"ib test on ring %d succeeded\n"	,	L_23
CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT	,	V_585
APE1_MTYPE	,	V_170
ARRAY_1D_TILED_THIN1	,	V_41
AMD_CG_SUPPORT_GFX_CGTS	,	V_547
mmGRBM_SOFT_RESET	,	V_512
mmRLC_LB_INIT_CU_MASK	,	V_521
mmCP_RB0_RPTR_ADDR	,	V_361
"amdgpu: IB test timed out\n"	,	L_21
grbm_soft_reset	,	V_730
"mullins"	,	L_6
GRBM_STATUS__TA_BUSY_MASK	,	V_736
write64bit	,	V_258
max_gprs	,	V_686
ADDR_SURF_MACRO_ASPECT_2	,	V_63
ADDR_SURF_MACRO_ASPECT_1	,	V_65
ADDR_SURF_MACRO_ASPECT_4	,	V_59
bit_width	,	V_88
sh_mem_base	,	V_155
ADDR_SURF_TILE_SPLIT_1KB	,	V_31
ADDR_SURF_TILE_SPLIT_64B	,	V_36
idx	,	V_115
gfx_ring	,	V_296
num_ids	,	V_179
mec2_feature_version	,	V_380
amdgpu_bo_create_kernel	,	F_182
AMDGPU_CP_IRQ_LAST	,	V_789
NUM_BANKS	,	F_19
mmCP_HQD_PQ_RPTR_REPORT_ADDR	,	V_451
SE_YSEL	,	F_31
RLC_PG_CNTL__GFX_POWER_GATING_SRC_MASK	,	V_602
wb	,	V_359
mqd_gpu_addr	,	V_396
PACKET3_WRITE_DATA	,	V_252
DIMM0ADDRMAP	,	V_698
amdgpu_bo_unpin	,	F_114
ce_feature_version	,	V_310
cpu_to_le32	,	F_134
PACKET3_PFP_SYNC_ME	,	V_470
dma_fence_wait_timeout	,	F_87
mask	,	V_89
ixSQ_WAVE_EXEC_LO	,	V_653
mmCP_MEC_ME1_UCODE_DATA	,	V_377
GRBM_SOFT_RESET__SOFT_RESET_GFX_MASK	,	V_745
amdgpu_ib_get	,	F_85
mmGPU_HDP_FLUSH_REQ	,	V_247
SQ_IND_INDEX__WAVE_ID__SHIFT	,	V_638
release_firmware	,	F_7
tile_mode_array	,	V_23
dma_fence	,	V_284
SQ_IND_INDEX__FORCE_READ_MASK	,	V_641
priv_inst_irq	,	V_677
AMDGPU_GEM_DOMAIN_GDS	,	V_721
sh_mem_cfg	,	V_153
save_restore_gpu_addr	,	V_488
num_queue	,	V_389
ARRAY_LINEAR_ALIGNED	,	V_43
mmRLC_LB_CNTL	,	V_495
ixSQ_WAVE_HW_ID	,	V_655
mmVGT_CACHE_INVALIDATION	,	V_207
RB_MAP_PKR0	,	F_27
RB_MAP_PKR1	,	F_32
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_EN_MASK	,	V_416
INSTANCE_BROADCAST_WRITES	,	V_81
gfx_v7_0_priv_inst_irq_funcs	,	V_792
dev_info	,	F_194
shared_aperture_start	,	V_181
pipe_id	,	V_778
PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE__SHIFT	,	V_201
PACKET3_CLEAR_STATE	,	V_343
ARRAY_3D_TILED_THIN1	,	V_48
reg_count	,	V_339
dma_fence_put	,	F_89
DEFAULT_MTYPE	,	V_168
mmCP_MEM_SLP_CNTL	,	V_543
enable	,	V_290
mmCP_PERFMON_CNTL	,	V_203
mmCP_RB_WPTR_POLL_CNTL	,	V_605
VGT_CACHE_INVALIDATION__CACHE_INVALIDATION__SHIFT	,	V_209
disable_masks	,	V_800
regno	,	V_644
mmCP_ME_RAM_DATA	,	V_319
gfx_v7_0_cp_load_microcode	,	F_125
ARRAY_PRT_TILED_THICK	,	V_53
CP_INT_CNTL_RING0__CNTX_EMPTY_INT_ENABLE_MASK	,	V_462
CP_HQD_PQ_CONTROL__ROQ_PQ_IB_FLIP_MASK	,	V_441
mmCP_ME_RAM_WADDR	,	V_318
gfx_v7_0_set_gfx_eop_interrupt_state	,	F_195
gfx_v7_0_early_init	,	F_171
cp_table_ptr	,	V_494
mmCP_HQD_PQ_WPTR	,	V_423
gfx_v7_0_sw_fini	,	F_183
gds	,	V_718
eop_irq	,	V_710
RLC_CLEAR_STATE_DESCRIPTOR_OFFSET	,	V_599
mmRLC_SERDES_WR_CTRL	,	V_536
gfx_v7_0_enter_rlc_safe_mode	,	F_141
mqd	,	V_401
usec_timeout	,	V_235
PIPE_CONFIG	,	F_12
out	,	V_15
mmHDP_DEBUG0	,	V_254
mmCP_MQD_CONTROL	,	V_429
gfx_v7_0_wait_for_idle	,	F_192
cp_table_gpu_addr	,	V_493
"unknown asic: 0x%x\n"	,	L_14
SPI_ARB_PRIORITY	,	V_220
REG_GET_FIELD	,	F_178
mmCP_MEC_ME2_UCODE_ADDR	,	V_381
max_shader_engines	,	V_104
WRITE_DATA_ENGINE_SEL	,	F_72
GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT	,	V_93
mmSPI_CONFIG_CNTL	,	V_185
PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_REZ_CNT__SHIFT	,	V_206
ixSQ_WAVE_TMA_HI	,	V_665
mmGB_ADDR_CONFIG	,	V_159
pfp_hdr	,	V_299
ADDR_SURF_P2	,	V_74
EINVAL	,	V_236
vm_manager	,	V_177
GDS_GWS_VMID0__SIZE__SHIFT	,	V_632
GB_ADDR_CONFIG__ROW_SIZE_MASK	,	V_707
gfx	,	V_12
raster_config_se	,	V_112
udelay	,	F_53
GRBM_STATUS__IA_BUSY_NO_DMA_MASK	,	V_743
queue	,	V_410
gfx_v7_0_rlc_stop	,	F_143
data	,	V_79
le32_to_cpup	,	F_94
RASTER_CONFIG_RB_MAP_3	,	V_125
no_fields	,	V_649
grbm_idx_mutex	,	V_135
rb_addr	,	V_345
AMDGPU_RING_TYPE_COMPUTE	,	V_240
GRBM_SOFT_RESET__SOFT_RESET_CP_MASK	,	V_744
RASTER_CONFIG_RB_MAP_0	,	V_126
mmVGT_GS_VERTEX_REUSE	,	V_212
lower_32_bits	,	F_78
RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK	,	V_502
SH_MEM_CONFIG__DEFAULT_MTYPE__SHIFT	,	V_144
CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK	,	V_584
REG_SET_FIELD	,	F_22
mec_feature_version	,	V_375
ao_cu_mask	,	V_589
mmCP_PFP_UCODE_ADDR	,	V_314
ADDR_SURF_TILE_SPLIT_512B	,	V_40
mmRLC_MEM_SLP_CNTL	,	V_558
mmGRBM_STATUS	,	V_728
AMDGPU_FENCE_FLAG_INT	,	V_261
CGTS_SM_CTRL_REG__SM_MODE_MASK	,	V_549
PACKET3_SET_BASE	,	V_328
hpd_eop_obj	,	V_385
"radeon/%s_ce.bin"	,	L_9
gfx_partition_size	,	V_720
gfx_v7_0_ring_emit_pipeline_sync	,	F_128
CP_ME_CNTL__ME_HALT_MASK	,	V_292
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_331
gfx_v7_0_ring_funcs_compute	,	V_787
schedule_work	,	F_203
"GRBM_SOFT_RESET=0x%08X\n"	,	L_52
sc_hiz_tile_fifo_size	,	V_198
mmRLC_GPM_UCODE_ADDR	,	V_525
ixSQ_WAVE_GPR_ALLOC	,	V_658
ADDR_SURF_4_BANK	,	V_66
amdgpu_irq_src	,	V_763
gfx_v7_0_set_priv_reg_fault_state	,	F_197
ref_and_mask	,	V_237
mmSRBM_SOFT_RESET	,	V_753
ARRAY_1D_TILED_THICK	,	V_49
amdgpu_bo_unref	,	F_116
ready	,	V_297
SPI_CONFIG_CNTL_1__VTX_DONE_DELAY__SHIFT	,	V_192
rlc_firmware_header_v1_0	,	V_514
max_sh_per_se	,	V_95
oa_base	,	V_623
gfx_v7_0_ring_emit_gds_switch	,	F_166
gfx_v7_0_resume	,	F_190
amdgpu_device	,	V_1
mmCP_HQD_PQ_BASE_HI	,	V_434
SH_MEM_CONFIG	,	V_166
mem_base	,	V_629
gfx_v7_0_get_cu_info	,	F_52
ixSQ_WAVE_TMA_LO	,	V_664
ucode_size_bytes	,	V_313
mec2_hdr	,	V_378
mqd_obj	,	V_383
ixSQ_WAVE_INST_DW0	,	V_656
gfx_v7_0_raster_config	,	F_26
ixSQ_WAVE_INST_DW1	,	V_657
"amdgpu: cp failed to get scratch reg (%d).\n"	,	L_15
SH_MEM_ALIGNMENT_MODE_UNALIGNED	,	V_141
gfx_v7_0_update_rlc	,	F_139
gfx_v7_0_set_ring_funcs	,	F_172
ARRAY_PRT_2D_TILED_THIN1	,	V_72
