head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.22
	binutils-2_24-branchpoint:1.2
	binutils-2_21_1:1.2
	binutils-2_23_2:1.2
	binutils-2_23_1:1.2
	binutils-2_23:1.2
	binutils-2_23-branch:1.2.0.20
	binutils-2_23-branchpoint:1.2
	binutils-2_22_branch:1.2.0.18
	binutils-2_22:1.2
	binutils-2_22-branch:1.2.0.16
	binutils-2_22-branchpoint:1.2
	binutils-2_21:1.2
	binutils-2_21-branch:1.2.0.14
	binutils-2_21-branchpoint:1.2
	binutils-2_20_1:1.2
	binutils-2_20:1.2
	binutils-arc-20081103-branch:1.2.0.12
	binutils-arc-20081103-branchpoint:1.2
	binutils-2_20-branch:1.2.0.10
	binutils-2_20-branchpoint:1.2
	dje-cgen-play1-branch:1.2.0.8
	dje-cgen-play1-branchpoint:1.2
	arc-20081103-branch:1.2.0.6
	arc-20081103-branchpoint:1.2
	binutils-2_19_1:1.2
	binutils-2_19:1.2
	binutils-2_19-branch:1.2.0.4
	binutils-2_19-branchpoint:1.2
	binutils-2_18:1.2
	binutils-2_18-branch:1.2.0.2
	binutils-2_18-branchpoint:1.2
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2007.07.03.11.17.32;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	2007.06.29.14.09.31;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.2
log
@Add expected failures for CR16 tests
@
text
@#as:
#objdump:  -dr
#name:  cinv_test

.*: +file format .*

Disassembly of section .text:

00000000 <main>:
[ 	]*0:	0a 00[ 	]*cinv[ 	]*\[i\]
[ 	]*2:	0b 00[ 	]*cinv[ 	]*\[i,u\]
[ 	]*4:	0c 00[ 	]*cinv[ 	]*\[d\]
[ 	]*6:	0d 00[ 	]*cinv[ 	]*\[d,u\]
[ 	]*8:	0e 00[ 	]*cinv[ 	]*\[d,i\]
[ 	]*a:	0f 00[ 	]*cinv[ 	]*\[d,i,u\]
@


1.1
log
@New port: National Semiconductor's CR16
@
text
@d10 6
a15 6
   0:	0a 00       	cinv    \[i\]
   2:	0b 00       	cinv    \[i,u\]
   4:	0c 00       	cinv    \[d\]
   6:	0d 00       	cinv    \[d,u\]
   8:	0e 00       	cinv    \[d,i\]
   a:	0f 00       	cinv    \[d,i,u\]
@

