# Reading C:/Altera/modelsim_ase/tcl/vsim/pref.tcl
# do teatbench_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/Altera/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/Altera/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/Lab09_1 {E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/SubBytes.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:58:23 on Nov 07,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1" E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/SubBytes.sv 
# -- Compiling module SubBytes
# -- Compiling module InvSubBytes
# 
# Top level modules:
# 	SubBytes
# 	InvSubBytes
# End time: 17:58:23 on Nov 07,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/Lab09_1 {E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/InvShiftRows.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:58:23 on Nov 07,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1" E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/InvShiftRows.sv 
# -- Compiling module InvShiftRows
# 
# Top level modules:
# 	InvShiftRows
# End time: 17:58:23 on Nov 07,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/Lab09_1 {E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/InvMixColumns.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:58:23 on Nov 07,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1" E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/InvMixColumns.sv 
# -- Compiling module InvMixColumns
# -- Compiling package InvMixColumns_sv_unit
# -- Compiling module GF_Mul_9
# -- Compiling module GF_Mul_b
# -- Compiling module GF_Mul_d
# -- Compiling module GF_Mul_e
# 
# Top level modules:
# 	InvMixColumns
# End time: 17:58:23 on Nov 07,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/Lab09_1 {E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/InvAddRoundKey.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:58:23 on Nov 07,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1" E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/InvAddRoundKey.sv 
# -- Compiling module InvAddRoundKey
# 
# Top level modules:
# 	InvAddRoundKey
# End time: 17:58:23 on Nov 07,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/Lab09_1 {E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/aes_controller.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:58:23 on Nov 07,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1" E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/aes_controller.sv 
# -- Compiling module aes_controller
# 
# Top level modules:
# 	aes_controller
# End time: 17:58:23 on Nov 07,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/Lab09_1 {E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/KeyExpansion.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:58:23 on Nov 07,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1" E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/KeyExpansion.sv 
# -- Compiling module KeyExpansion
# -- Compiling module KeyExpansionOne
# 
# Top level modules:
# 	KeyExpansion
# End time: 17:58:23 on Nov 07,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/Lab09_1 {E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/AES.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:58:23 on Nov 07,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1" E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/AES.sv 
# -- Compiling module AES
# 
# Top level modules:
# 	AES
# End time: 17:58:23 on Nov 07,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/Lab09_test/../Lab09_1 {E:/School/University of Illinois/ECE 385/ECE_385/Lab09_test/../Lab09_1/TestBench.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:58:23 on Nov 07,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/Lab09_test/../Lab09_1" E:/School/University of Illinois/ECE 385/ECE_385/Lab09_test/../Lab09_1/TestBench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:58:23 on Nov 07,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -gui "+altera" -l msim_transcript -do "teatbench_run_msim_rtl_verilog.do" 
# Start time: 17:58:24 on Nov 07,2016
# Loading sv_std.std
# Loading work.testbench
# Loading work.AES
# Loading work.KeyExpansion
# Loading work.KeyExpansionOne
# Loading work.SubBytes
# Loading work.InvAddRoundKey
# Loading work.InvShiftRows
# Loading work.InvSubBytes
# Loading work.InvMixColumns
# Loading work.InvMixColumns_sv_unit
# Loading work.GF_Mul_9
# Loading work.GF_Mul_b
# Loading work.GF_Mul_d
# Loading work.GF_Mul_e
# ** Warning: (vsim-3017) E:/School/University of Illinois/ECE 385/ECE_385/Lab09_test/../Lab09_1/TestBench.sv(22): [TFMPC] - Too few port connections. Expected 7, found 6.
# 
#         Region: /testbench/aesp
# ** Warning: (vsim-3722) E:/School/University of Illinois/ECE 385/ECE_385/Lab09_test/../Lab09_1/TestBench.sv(22): [TFMPC] - Missing connection for port 'Reset'.
# 
# ** Warning: (vsim-3015) E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/AES.sv(47): [PCDPC] - Port size (128) does not match connection size (4) for port 'Cipherkey'. The port definition is at: E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/KeyExpansion.sv(12).
# 
#         Region: /testbench/aesp/keyexpansion_0
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
restart
# Loading sv_std.std
# Loading work.testbench
# Loading work.AES
# Loading work.KeyExpansion
# Loading work.KeyExpansionOne
# Loading work.SubBytes
# Loading work.InvAddRoundKey
# Loading work.InvShiftRows
# Loading work.InvSubBytes
# Loading work.InvMixColumns
# Loading work.InvMixColumns_sv_unit
# Loading work.GF_Mul_9
# Loading work.GF_Mul_b
# Loading work.GF_Mul_d
# Loading work.GF_Mul_e
# ** Warning: (vsim-3017) E:/School/University of Illinois/ECE 385/ECE_385/Lab09_test/../Lab09_1/TestBench.sv(22): [TFMPC] - Too few port connections. Expected 7, found 6.
# 
#         Region: /testbench/aesp
# ** Warning: (vsim-3722) E:/School/University of Illinois/ECE 385/ECE_385/Lab09_test/../Lab09_1/TestBench.sv(22): [TFMPC] - Missing connection for port 'Reset'.
# 
# ** Warning: (vsim-3015) E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/AES.sv(47): [PCDPC] - Port size (128) does not match connection size (4) for port 'Cipherkey'. The port definition is at: E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/KeyExpansion.sv(12).
# 
#         Region: /testbench/aesp/keyexpansion_0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/testbench/aesp/Plaintext \
sim:/testbench/aesp/Cipherkey \
sim:/testbench/aesp/Clk \
sim:/testbench/aesp/Reset \
sim:/testbench/aesp/Run \
sim:/testbench/aesp/Ciphertext \
sim:/testbench/aesp/Ready \
sim:/testbench/aesp/reset_n \
sim:/testbench/aesp/keyschedule \
sim:/testbench/aesp/keyS \
sim:/testbench/aesp/keySq \
sim:/testbench/aesp/cypherSq \
sim:/testbench/aesp/InvSubBytes_Out \
sim:/testbench/aesp/InvShiftRows_Out \
sim:/testbench/aesp/InvMixColumns_Out \
sim:/testbench/aesp/AddRoundKey_Out \
sim:/testbench/aesp/state \
sim:/testbench/aesp/next_state \
sim:/testbench/aesp/prev_state \
sim:/testbench/aesp/Cipherkey_0 \
sim:/testbench/aesp/Cipherkey_1 \
sim:/testbench/aesp/Cipherkey_2 \
sim:/testbench/aesp/Cipherkey_3
restart
# Loading sv_std.std
# Loading work.testbench
# Loading work.AES
# Loading work.KeyExpansion
# Loading work.KeyExpansionOne
# Loading work.SubBytes
# Loading work.InvAddRoundKey
# Loading work.InvShiftRows
# Loading work.InvSubBytes
# Loading work.InvMixColumns
# Loading work.InvMixColumns_sv_unit
# Loading work.GF_Mul_9
# Loading work.GF_Mul_b
# Loading work.GF_Mul_d
# Loading work.GF_Mul_e
# ** Warning: (vsim-3017) E:/School/University of Illinois/ECE 385/ECE_385/Lab09_test/../Lab09_1/TestBench.sv(22): [TFMPC] - Too few port connections. Expected 7, found 6.
# 
#         Region: /testbench/aesp
# ** Warning: (vsim-3722) E:/School/University of Illinois/ECE 385/ECE_385/Lab09_test/../Lab09_1/TestBench.sv(22): [TFMPC] - Missing connection for port 'Reset'.
# 
# ** Warning: (vsim-3015) E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/AES.sv(47): [PCDPC] - Port size (128) does not match connection size (4) for port 'Cipherkey'. The port definition is at: E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/KeyExpansion.sv(12).
# 
#         Region: /testbench/aesp/keyexpansion_0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# End time: 18:05:30 on Nov 07,2016, Elapsed time: 0:07:06
# Errors: 0, Warnings: 9
