    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; USBUART_1_bus_reset
USBUART_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_bus_reset__INTC_MASK EQU 0x01
USBUART_1_bus_reset__INTC_NUMBER EQU 0
USBUART_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
USBUART_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_arb_int
USBUART_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_arb_int__INTC_MASK EQU 0x400000
USBUART_1_arb_int__INTC_NUMBER EQU 22
USBUART_1_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_ord_int
USBUART_1_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ord_int__INTC_MASK EQU 0x2000000
USBUART_1_ord_int__INTC_NUMBER EQU 25
USBUART_1_ord_int__INTC_PRIOR_NUM EQU 7
USBUART_1_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBUART_1_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_sof_int
USBUART_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_sof_int__INTC_MASK EQU 0x20
USBUART_1_sof_int__INTC_NUMBER EQU 5
USBUART_1_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x01
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x02
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x02

; USBUART_1_Dp_1
USBUART_1_Dp_1__0__MASK EQU 0x40
USBUART_1_Dp_1__0__PC EQU CYREG_PRT15_PC6
USBUART_1_Dp_1__0__PORT EQU 15
USBUART_1_Dp_1__0__SHIFT EQU 6
USBUART_1_Dp_1__AG EQU CYREG_PRT15_AG
USBUART_1_Dp_1__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dp_1__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dp_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dp_1__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dp_1__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dp_1__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dp_1__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dp_1__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dp_1__DR EQU CYREG_PRT15_DR
USBUART_1_Dp_1__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dp_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dp_1__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dp_1__PORT EQU 15
USBUART_1_Dp_1__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dp_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dp_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dp_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dp_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dp_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dp_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dp_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dp_1__PS EQU CYREG_PRT15_PS
USBUART_1_Dp_1__SLW EQU CYREG_PRT15_SLW

; USBUART_1_ep_0
USBUART_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_0__INTC_MASK EQU 0x02
USBUART_1_ep_0__INTC_NUMBER EQU 1
USBUART_1_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBUART_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_ep_1
USBUART_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_1__INTC_MASK EQU 0x04
USBUART_1_ep_1__INTC_NUMBER EQU 2
USBUART_1_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_ep_2
USBUART_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_2__INTC_MASK EQU 0x08
USBUART_1_ep_2__INTC_NUMBER EQU 3
USBUART_1_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_ep_3
USBUART_1_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_3__INTC_MASK EQU 0x10
USBUART_1_ep_3__INTC_NUMBER EQU 4
USBUART_1_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_1_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_USB
USBUART_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_1_USB__CR0 EQU CYREG_USB_CR0
USBUART_1_USB__CR1 EQU CYREG_USB_CR1
USBUART_1_USB__CWA EQU CYREG_USB_CWA
USBUART_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_1_USB__OSCLK_DR0 EQU CYREG_USB_OSCLK_DR0
USBUART_1_USB__OSCLK_DR1 EQU CYREG_USB_OSCLK_DR1
USBUART_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_1_USB__PM_ACT_MSK EQU 0x01
USBUART_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_1_USB__PM_STBY_MSK EQU 0x01
USBUART_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_1_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_1_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1
USBUART_1_USB__USBIO_CR2 EQU CYREG_USB_USBIO_CR2
USBUART_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN

; UART_1_BUART
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB06_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB06_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB06_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB06_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB06_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB06_F1

; USBUART_1_Dm
USBUART_1_Dm__0__MASK EQU 0x80
USBUART_1_Dm__0__PC EQU CYREG_PRT15_PC7
USBUART_1_Dm__0__PORT EQU 15
USBUART_1_Dm__0__SHIFT EQU 7
USBUART_1_Dm__AG EQU CYREG_PRT15_AG
USBUART_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dm__DR EQU CYREG_PRT15_DR
USBUART_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dm__PORT EQU 15
USBUART_1_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dm__PS EQU CYREG_PRT15_PS
USBUART_1_Dm__SLW EQU CYREG_PRT15_SLW

; PrISM_10
PrISM_10_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
PrISM_10_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
PrISM_10_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
PrISM_10_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
PrISM_10_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PrISM_10_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
PrISM_10_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
PrISM_10_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
PrISM_10_sC8_PrISMdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
PrISM_10_sC8_PrISMdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
PrISM_10_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
PrISM_10_sC8_PrISMdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
PrISM_10_sC8_PrISMdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
PrISM_10_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PrISM_10_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
PrISM_10_sC8_PrISMdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
PrISM_10_sC8_PrISMdp_u0__F1_REG EQU CYREG_B0_UDB08_F1

; PrISM_11
PrISM_11_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PrISM_11_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PrISM_11_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PrISM_11_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PrISM_11_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PrISM_11_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PrISM_11_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PrISM_11_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PrISM_11_sC8_PrISMdp_u0__A0_REG EQU CYREG_B0_UDB03_A0
PrISM_11_sC8_PrISMdp_u0__A1_REG EQU CYREG_B0_UDB03_A1
PrISM_11_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PrISM_11_sC8_PrISMdp_u0__D0_REG EQU CYREG_B0_UDB03_D0
PrISM_11_sC8_PrISMdp_u0__D1_REG EQU CYREG_B0_UDB03_D1
PrISM_11_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PrISM_11_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PrISM_11_sC8_PrISMdp_u0__F0_REG EQU CYREG_B0_UDB03_F0
PrISM_11_sC8_PrISMdp_u0__F1_REG EQU CYREG_B0_UDB03_F1

; PrISM_12
PrISM_12_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
PrISM_12_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
PrISM_12_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
PrISM_12_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
PrISM_12_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PrISM_12_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
PrISM_12_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
PrISM_12_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
PrISM_12_sC8_PrISMdp_u0__A0_REG EQU CYREG_B0_UDB09_A0
PrISM_12_sC8_PrISMdp_u0__A1_REG EQU CYREG_B0_UDB09_A1
PrISM_12_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
PrISM_12_sC8_PrISMdp_u0__D0_REG EQU CYREG_B0_UDB09_D0
PrISM_12_sC8_PrISMdp_u0__D1_REG EQU CYREG_B0_UDB09_D1
PrISM_12_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PrISM_12_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
PrISM_12_sC8_PrISMdp_u0__F0_REG EQU CYREG_B0_UDB09_F0
PrISM_12_sC8_PrISMdp_u0__F1_REG EQU CYREG_B0_UDB09_F1

; PrISM_13
PrISM_13_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
PrISM_13_sC8_PrISMdp_u0__A0_REG EQU CYREG_B1_UDB11_A0
PrISM_13_sC8_PrISMdp_u0__A1_REG EQU CYREG_B1_UDB11_A1
PrISM_13_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
PrISM_13_sC8_PrISMdp_u0__D0_REG EQU CYREG_B1_UDB11_D0
PrISM_13_sC8_PrISMdp_u0__D1_REG EQU CYREG_B1_UDB11_D1
PrISM_13_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PrISM_13_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
PrISM_13_sC8_PrISMdp_u0__F0_REG EQU CYREG_B1_UDB11_F0
PrISM_13_sC8_PrISMdp_u0__F1_REG EQU CYREG_B1_UDB11_F1

; PrISM_14
PrISM_14_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
PrISM_14_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
PrISM_14_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
PrISM_14_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
PrISM_14_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PrISM_14_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
PrISM_14_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
PrISM_14_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
PrISM_14_sC8_PrISMdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
PrISM_14_sC8_PrISMdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
PrISM_14_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
PrISM_14_sC8_PrISMdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
PrISM_14_sC8_PrISMdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
PrISM_14_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PrISM_14_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
PrISM_14_sC8_PrISMdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
PrISM_14_sC8_PrISMdp_u0__F1_REG EQU CYREG_B1_UDB10_F1

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; PrISM_1
PrISM_1_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PrISM_1_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PrISM_1_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PrISM_1_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PrISM_1_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PrISM_1_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PrISM_1_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PrISM_1_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PrISM_1_sC8_PrISMdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
PrISM_1_sC8_PrISMdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
PrISM_1_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PrISM_1_sC8_PrISMdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
PrISM_1_sC8_PrISMdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
PrISM_1_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PrISM_1_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PrISM_1_sC8_PrISMdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
PrISM_1_sC8_PrISMdp_u0__F1_REG EQU CYREG_B0_UDB05_F1

; PrISM_2
PrISM_2_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PrISM_2_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PrISM_2_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PrISM_2_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PrISM_2_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PrISM_2_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PrISM_2_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PrISM_2_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PrISM_2_sC8_PrISMdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
PrISM_2_sC8_PrISMdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
PrISM_2_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PrISM_2_sC8_PrISMdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
PrISM_2_sC8_PrISMdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
PrISM_2_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PrISM_2_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PrISM_2_sC8_PrISMdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
PrISM_2_sC8_PrISMdp_u0__F1_REG EQU CYREG_B0_UDB07_F1

; PrISM_3
PrISM_3_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PrISM_3_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PrISM_3_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PrISM_3_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PrISM_3_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PrISM_3_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PrISM_3_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PrISM_3_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PrISM_3_sC8_PrISMdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
PrISM_3_sC8_PrISMdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
PrISM_3_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PrISM_3_sC8_PrISMdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
PrISM_3_sC8_PrISMdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
PrISM_3_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PrISM_3_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PrISM_3_sC8_PrISMdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
PrISM_3_sC8_PrISMdp_u0__F1_REG EQU CYREG_B0_UDB06_F1

; PrISM_4
PrISM_4_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PrISM_4_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PrISM_4_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PrISM_4_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PrISM_4_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PrISM_4_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PrISM_4_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PrISM_4_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PrISM_4_sC8_PrISMdp_u0__A0_REG EQU CYREG_B0_UDB11_A0
PrISM_4_sC8_PrISMdp_u0__A1_REG EQU CYREG_B0_UDB11_A1
PrISM_4_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PrISM_4_sC8_PrISMdp_u0__D0_REG EQU CYREG_B0_UDB11_D0
PrISM_4_sC8_PrISMdp_u0__D1_REG EQU CYREG_B0_UDB11_D1
PrISM_4_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PrISM_4_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PrISM_4_sC8_PrISMdp_u0__F0_REG EQU CYREG_B0_UDB11_F0
PrISM_4_sC8_PrISMdp_u0__F1_REG EQU CYREG_B0_UDB11_F1

; PrISM_5
PrISM_5_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PrISM_5_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PrISM_5_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PrISM_5_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PrISM_5_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PrISM_5_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PrISM_5_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PrISM_5_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PrISM_5_sC8_PrISMdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PrISM_5_sC8_PrISMdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PrISM_5_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PrISM_5_sC8_PrISMdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PrISM_5_sC8_PrISMdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PrISM_5_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PrISM_5_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PrISM_5_sC8_PrISMdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PrISM_5_sC8_PrISMdp_u0__F1_REG EQU CYREG_B1_UDB08_F1

; PrISM_6
PrISM_6_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PrISM_6_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PrISM_6_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PrISM_6_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PrISM_6_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PrISM_6_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PrISM_6_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PrISM_6_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PrISM_6_sC8_PrISMdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PrISM_6_sC8_PrISMdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PrISM_6_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PrISM_6_sC8_PrISMdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PrISM_6_sC8_PrISMdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PrISM_6_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PrISM_6_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PrISM_6_sC8_PrISMdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PrISM_6_sC8_PrISMdp_u0__F1_REG EQU CYREG_B0_UDB10_F1

; PrISM_7
PrISM_7_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
PrISM_7_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
PrISM_7_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
PrISM_7_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
PrISM_7_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PrISM_7_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
PrISM_7_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
PrISM_7_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
PrISM_7_sC8_PrISMdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
PrISM_7_sC8_PrISMdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
PrISM_7_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
PrISM_7_sC8_PrISMdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
PrISM_7_sC8_PrISMdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
PrISM_7_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PrISM_7_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
PrISM_7_sC8_PrISMdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
PrISM_7_sC8_PrISMdp_u0__F1_REG EQU CYREG_B0_UDB04_F1

; PrISM_8
PrISM_8_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PrISM_8_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PrISM_8_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PrISM_8_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PrISM_8_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PrISM_8_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PrISM_8_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PrISM_8_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PrISM_8_sC8_PrISMdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PrISM_8_sC8_PrISMdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PrISM_8_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PrISM_8_sC8_PrISMdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PrISM_8_sC8_PrISMdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PrISM_8_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PrISM_8_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PrISM_8_sC8_PrISMdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PrISM_8_sC8_PrISMdp_u0__F1_REG EQU CYREG_B0_UDB02_F1

; PrISM_9
PrISM_9_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PrISM_9_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PrISM_9_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PrISM_9_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PrISM_9_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PrISM_9_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PrISM_9_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PrISM_9_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PrISM_9_sC8_PrISMdp_u0__A0_REG EQU CYREG_B1_UDB09_A0
PrISM_9_sC8_PrISMdp_u0__A1_REG EQU CYREG_B1_UDB09_A1
PrISM_9_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PrISM_9_sC8_PrISMdp_u0__D0_REG EQU CYREG_B1_UDB09_D0
PrISM_9_sC8_PrISMdp_u0__D1_REG EQU CYREG_B1_UDB09_D1
PrISM_9_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PrISM_9_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PrISM_9_sC8_PrISMdp_u0__F0_REG EQU CYREG_B1_UDB09_F0
PrISM_9_sC8_PrISMdp_u0__F1_REG EQU CYREG_B1_UDB09_F1

; Pin_10
Pin_10__0__MASK EQU 0x02
Pin_10__0__PC EQU CYREG_PRT2_PC1
Pin_10__0__PORT EQU 2
Pin_10__0__SHIFT EQU 1
Pin_10__AG EQU CYREG_PRT2_AG
Pin_10__AMUX EQU CYREG_PRT2_AMUX
Pin_10__BIE EQU CYREG_PRT2_BIE
Pin_10__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_10__BYP EQU CYREG_PRT2_BYP
Pin_10__CTL EQU CYREG_PRT2_CTL
Pin_10__DM0 EQU CYREG_PRT2_DM0
Pin_10__DM1 EQU CYREG_PRT2_DM1
Pin_10__DM2 EQU CYREG_PRT2_DM2
Pin_10__DR EQU CYREG_PRT2_DR
Pin_10__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_10__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_10__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_10__MASK EQU 0x02
Pin_10__PORT EQU 2
Pin_10__PRT EQU CYREG_PRT2_PRT
Pin_10__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_10__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_10__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_10__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_10__PS EQU CYREG_PRT2_PS
Pin_10__SHIFT EQU 1
Pin_10__SLW EQU CYREG_PRT2_SLW

; Pin_11
Pin_11__0__MASK EQU 0x04
Pin_11__0__PC EQU CYREG_PRT1_PC2
Pin_11__0__PORT EQU 1
Pin_11__0__SHIFT EQU 2
Pin_11__AG EQU CYREG_PRT1_AG
Pin_11__AMUX EQU CYREG_PRT1_AMUX
Pin_11__BIE EQU CYREG_PRT1_BIE
Pin_11__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_11__BYP EQU CYREG_PRT1_BYP
Pin_11__CTL EQU CYREG_PRT1_CTL
Pin_11__DM0 EQU CYREG_PRT1_DM0
Pin_11__DM1 EQU CYREG_PRT1_DM1
Pin_11__DM2 EQU CYREG_PRT1_DM2
Pin_11__DR EQU CYREG_PRT1_DR
Pin_11__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_11__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_11__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_11__MASK EQU 0x04
Pin_11__PORT EQU 1
Pin_11__PRT EQU CYREG_PRT1_PRT
Pin_11__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_11__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_11__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_11__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_11__PS EQU CYREG_PRT1_PS
Pin_11__SHIFT EQU 2
Pin_11__SLW EQU CYREG_PRT1_SLW

; Pin_12
Pin_12__0__MASK EQU 0x01
Pin_12__0__PC EQU CYREG_PRT3_PC0
Pin_12__0__PORT EQU 3
Pin_12__0__SHIFT EQU 0
Pin_12__AG EQU CYREG_PRT3_AG
Pin_12__AMUX EQU CYREG_PRT3_AMUX
Pin_12__BIE EQU CYREG_PRT3_BIE
Pin_12__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_12__BYP EQU CYREG_PRT3_BYP
Pin_12__CTL EQU CYREG_PRT3_CTL
Pin_12__DM0 EQU CYREG_PRT3_DM0
Pin_12__DM1 EQU CYREG_PRT3_DM1
Pin_12__DM2 EQU CYREG_PRT3_DM2
Pin_12__DR EQU CYREG_PRT3_DR
Pin_12__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_12__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_12__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_12__MASK EQU 0x01
Pin_12__PORT EQU 3
Pin_12__PRT EQU CYREG_PRT3_PRT
Pin_12__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_12__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_12__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_12__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_12__PS EQU CYREG_PRT3_PS
Pin_12__SHIFT EQU 0
Pin_12__SLW EQU CYREG_PRT3_SLW

; Pin_13
Pin_13__0__MASK EQU 0x20
Pin_13__0__PC EQU CYREG_PRT3_PC5
Pin_13__0__PORT EQU 3
Pin_13__0__SHIFT EQU 5
Pin_13__AG EQU CYREG_PRT3_AG
Pin_13__AMUX EQU CYREG_PRT3_AMUX
Pin_13__BIE EQU CYREG_PRT3_BIE
Pin_13__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_13__BYP EQU CYREG_PRT3_BYP
Pin_13__CTL EQU CYREG_PRT3_CTL
Pin_13__DM0 EQU CYREG_PRT3_DM0
Pin_13__DM1 EQU CYREG_PRT3_DM1
Pin_13__DM2 EQU CYREG_PRT3_DM2
Pin_13__DR EQU CYREG_PRT3_DR
Pin_13__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_13__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_13__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_13__PORT EQU 3
Pin_13__PRT EQU CYREG_PRT3_PRT
Pin_13__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_13__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_13__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_13__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_13__PS EQU CYREG_PRT3_PS
Pin_13__SLW EQU CYREG_PRT3_SLW

; Pin_14
Pin_14__0__MASK EQU 0x40
Pin_14__0__PC EQU CYREG_PRT3_PC6
Pin_14__0__PORT EQU 3
Pin_14__0__SHIFT EQU 6
Pin_14__AG EQU CYREG_PRT3_AG
Pin_14__AMUX EQU CYREG_PRT3_AMUX
Pin_14__BIE EQU CYREG_PRT3_BIE
Pin_14__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_14__BYP EQU CYREG_PRT3_BYP
Pin_14__CTL EQU CYREG_PRT3_CTL
Pin_14__DM0 EQU CYREG_PRT3_DM0
Pin_14__DM1 EQU CYREG_PRT3_DM1
Pin_14__DM2 EQU CYREG_PRT3_DM2
Pin_14__DR EQU CYREG_PRT3_DR
Pin_14__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_14__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_14__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_14__PORT EQU 3
Pin_14__PRT EQU CYREG_PRT3_PRT
Pin_14__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_14__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_14__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_14__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_14__PS EQU CYREG_PRT3_PS
Pin_14__SLW EQU CYREG_PRT3_SLW

; Pin_15
Pin_15__0__MASK EQU 0x01
Pin_15__0__PC EQU CYREG_PRT2_PC0
Pin_15__0__PORT EQU 2
Pin_15__0__SHIFT EQU 0
Pin_15__AG EQU CYREG_PRT2_AG
Pin_15__AMUX EQU CYREG_PRT2_AMUX
Pin_15__BIE EQU CYREG_PRT2_BIE
Pin_15__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_15__BYP EQU CYREG_PRT2_BYP
Pin_15__CTL EQU CYREG_PRT2_CTL
Pin_15__DM0 EQU CYREG_PRT2_DM0
Pin_15__DM1 EQU CYREG_PRT2_DM1
Pin_15__DM2 EQU CYREG_PRT2_DM2
Pin_15__DR EQU CYREG_PRT2_DR
Pin_15__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_15__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_15__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_15__MASK EQU 0x01
Pin_15__PORT EQU 2
Pin_15__PRT EQU CYREG_PRT2_PRT
Pin_15__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_15__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_15__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_15__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_15__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_15__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_15__PS EQU CYREG_PRT2_PS
Pin_15__SHIFT EQU 0
Pin_15__SLW EQU CYREG_PRT2_SLW

; Pin_16
Pin_16__0__MASK EQU 0x80
Pin_16__0__PC EQU CYREG_PRT1_PC7
Pin_16__0__PORT EQU 1
Pin_16__0__SHIFT EQU 7
Pin_16__AG EQU CYREG_PRT1_AG
Pin_16__AMUX EQU CYREG_PRT1_AMUX
Pin_16__BIE EQU CYREG_PRT1_BIE
Pin_16__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_16__BYP EQU CYREG_PRT1_BYP
Pin_16__CTL EQU CYREG_PRT1_CTL
Pin_16__DM0 EQU CYREG_PRT1_DM0
Pin_16__DM1 EQU CYREG_PRT1_DM1
Pin_16__DM2 EQU CYREG_PRT1_DM2
Pin_16__DR EQU CYREG_PRT1_DR
Pin_16__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_16__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_16__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_16__MASK EQU 0x80
Pin_16__PORT EQU 1
Pin_16__PRT EQU CYREG_PRT1_PRT
Pin_16__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_16__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_16__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_16__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_16__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_16__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_16__PS EQU CYREG_PRT1_PS
Pin_16__SHIFT EQU 7
Pin_16__SLW EQU CYREG_PRT1_SLW

; Pin_17
Pin_17__0__MASK EQU 0x20
Pin_17__0__PC EQU CYREG_PRT1_PC5
Pin_17__0__PORT EQU 1
Pin_17__0__SHIFT EQU 5
Pin_17__AG EQU CYREG_PRT1_AG
Pin_17__AMUX EQU CYREG_PRT1_AMUX
Pin_17__BIE EQU CYREG_PRT1_BIE
Pin_17__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_17__BYP EQU CYREG_PRT1_BYP
Pin_17__CTL EQU CYREG_PRT1_CTL
Pin_17__DM0 EQU CYREG_PRT1_DM0
Pin_17__DM1 EQU CYREG_PRT1_DM1
Pin_17__DM2 EQU CYREG_PRT1_DM2
Pin_17__DR EQU CYREG_PRT1_DR
Pin_17__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_17__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_17__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_17__MASK EQU 0x20
Pin_17__PORT EQU 1
Pin_17__PRT EQU CYREG_PRT1_PRT
Pin_17__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_17__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_17__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_17__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_17__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_17__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_17__PS EQU CYREG_PRT1_PS
Pin_17__SHIFT EQU 5
Pin_17__SLW EQU CYREG_PRT1_SLW

; Pin_18
Pin_18__0__MASK EQU 0x10
Pin_18__0__PC EQU CYREG_PRT3_PC4
Pin_18__0__PORT EQU 3
Pin_18__0__SHIFT EQU 4
Pin_18__AG EQU CYREG_PRT3_AG
Pin_18__AMUX EQU CYREG_PRT3_AMUX
Pin_18__BIE EQU CYREG_PRT3_BIE
Pin_18__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_18__BYP EQU CYREG_PRT3_BYP
Pin_18__CTL EQU CYREG_PRT3_CTL
Pin_18__DM0 EQU CYREG_PRT3_DM0
Pin_18__DM1 EQU CYREG_PRT3_DM1
Pin_18__DM2 EQU CYREG_PRT3_DM2
Pin_18__DR EQU CYREG_PRT3_DR
Pin_18__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_18__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_18__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_18__MASK EQU 0x10
Pin_18__PORT EQU 3
Pin_18__PRT EQU CYREG_PRT3_PRT
Pin_18__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_18__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_18__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_18__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_18__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_18__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_18__PS EQU CYREG_PRT3_PS
Pin_18__SHIFT EQU 4
Pin_18__SLW EQU CYREG_PRT3_SLW

; Pin_19
Pin_19__0__MASK EQU 0x10
Pin_19__0__PC EQU CYREG_PRT1_PC4
Pin_19__0__PORT EQU 1
Pin_19__0__SHIFT EQU 4
Pin_19__AG EQU CYREG_PRT1_AG
Pin_19__AMUX EQU CYREG_PRT1_AMUX
Pin_19__BIE EQU CYREG_PRT1_BIE
Pin_19__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_19__BYP EQU CYREG_PRT1_BYP
Pin_19__CTL EQU CYREG_PRT1_CTL
Pin_19__DM0 EQU CYREG_PRT1_DM0
Pin_19__DM1 EQU CYREG_PRT1_DM1
Pin_19__DM2 EQU CYREG_PRT1_DM2
Pin_19__DR EQU CYREG_PRT1_DR
Pin_19__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_19__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_19__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_19__MASK EQU 0x10
Pin_19__PORT EQU 1
Pin_19__PRT EQU CYREG_PRT1_PRT
Pin_19__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_19__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_19__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_19__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_19__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_19__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_19__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_19__PS EQU CYREG_PRT1_PS
Pin_19__SHIFT EQU 4
Pin_19__SLW EQU CYREG_PRT1_SLW

; Pin_20
Pin_20__0__MASK EQU 0x01
Pin_20__0__PC EQU CYREG_PRT0_PC0
Pin_20__0__PORT EQU 0
Pin_20__0__SHIFT EQU 0
Pin_20__AG EQU CYREG_PRT0_AG
Pin_20__AMUX EQU CYREG_PRT0_AMUX
Pin_20__BIE EQU CYREG_PRT0_BIE
Pin_20__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_20__BYP EQU CYREG_PRT0_BYP
Pin_20__CTL EQU CYREG_PRT0_CTL
Pin_20__DM0 EQU CYREG_PRT0_DM0
Pin_20__DM1 EQU CYREG_PRT0_DM1
Pin_20__DM2 EQU CYREG_PRT0_DM2
Pin_20__DR EQU CYREG_PRT0_DR
Pin_20__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_20__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_20__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_20__MASK EQU 0x01
Pin_20__PORT EQU 0
Pin_20__PRT EQU CYREG_PRT0_PRT
Pin_20__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_20__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_20__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_20__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_20__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_20__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_20__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_20__PS EQU CYREG_PRT0_PS
Pin_20__SHIFT EQU 0
Pin_20__SLW EQU CYREG_PRT0_SLW

; Pin_21
Pin_21__0__MASK EQU 0x10
Pin_21__0__PC EQU CYREG_PRT0_PC4
Pin_21__0__PORT EQU 0
Pin_21__0__SHIFT EQU 4
Pin_21__AG EQU CYREG_PRT0_AG
Pin_21__AMUX EQU CYREG_PRT0_AMUX
Pin_21__BIE EQU CYREG_PRT0_BIE
Pin_21__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_21__BYP EQU CYREG_PRT0_BYP
Pin_21__CTL EQU CYREG_PRT0_CTL
Pin_21__DM0 EQU CYREG_PRT0_DM0
Pin_21__DM1 EQU CYREG_PRT0_DM1
Pin_21__DM2 EQU CYREG_PRT0_DM2
Pin_21__DR EQU CYREG_PRT0_DR
Pin_21__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_21__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_21__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_21__MASK EQU 0x10
Pin_21__PORT EQU 0
Pin_21__PRT EQU CYREG_PRT0_PRT
Pin_21__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_21__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_21__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_21__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_21__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_21__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_21__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_21__PS EQU CYREG_PRT0_PS
Pin_21__SHIFT EQU 4
Pin_21__SLW EQU CYREG_PRT0_SLW

; Pin_22
Pin_22__0__MASK EQU 0x40
Pin_22__0__PC EQU CYREG_PRT1_PC6
Pin_22__0__PORT EQU 1
Pin_22__0__SHIFT EQU 6
Pin_22__AG EQU CYREG_PRT1_AG
Pin_22__AMUX EQU CYREG_PRT1_AMUX
Pin_22__BIE EQU CYREG_PRT1_BIE
Pin_22__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_22__BYP EQU CYREG_PRT1_BYP
Pin_22__CTL EQU CYREG_PRT1_CTL
Pin_22__DM0 EQU CYREG_PRT1_DM0
Pin_22__DM1 EQU CYREG_PRT1_DM1
Pin_22__DM2 EQU CYREG_PRT1_DM2
Pin_22__DR EQU CYREG_PRT1_DR
Pin_22__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_22__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_22__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_22__MASK EQU 0x40
Pin_22__PORT EQU 1
Pin_22__PRT EQU CYREG_PRT1_PRT
Pin_22__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_22__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_22__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_22__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_22__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_22__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_22__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_22__PS EQU CYREG_PRT1_PS
Pin_22__SHIFT EQU 6
Pin_22__SLW EQU CYREG_PRT1_SLW

; Pin_23
Pin_23__0__MASK EQU 0x08
Pin_23__0__PC EQU CYREG_PRT0_PC3
Pin_23__0__PORT EQU 0
Pin_23__0__SHIFT EQU 3
Pin_23__AG EQU CYREG_PRT0_AG
Pin_23__AMUX EQU CYREG_PRT0_AMUX
Pin_23__BIE EQU CYREG_PRT0_BIE
Pin_23__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_23__BYP EQU CYREG_PRT0_BYP
Pin_23__CTL EQU CYREG_PRT0_CTL
Pin_23__DM0 EQU CYREG_PRT0_DM0
Pin_23__DM1 EQU CYREG_PRT0_DM1
Pin_23__DM2 EQU CYREG_PRT0_DM2
Pin_23__DR EQU CYREG_PRT0_DR
Pin_23__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_23__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_23__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_23__MASK EQU 0x08
Pin_23__PORT EQU 0
Pin_23__PRT EQU CYREG_PRT0_PRT
Pin_23__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_23__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_23__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_23__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_23__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_23__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_23__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_23__PS EQU CYREG_PRT0_PS
Pin_23__SHIFT EQU 3
Pin_23__SLW EQU CYREG_PRT0_SLW

; Pin_24
Pin_24__0__MASK EQU 0x40
Pin_24__0__PC EQU CYREG_PRT0_PC6
Pin_24__0__PORT EQU 0
Pin_24__0__SHIFT EQU 6
Pin_24__AG EQU CYREG_PRT0_AG
Pin_24__AMUX EQU CYREG_PRT0_AMUX
Pin_24__BIE EQU CYREG_PRT0_BIE
Pin_24__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_24__BYP EQU CYREG_PRT0_BYP
Pin_24__CTL EQU CYREG_PRT0_CTL
Pin_24__DM0 EQU CYREG_PRT0_DM0
Pin_24__DM1 EQU CYREG_PRT0_DM1
Pin_24__DM2 EQU CYREG_PRT0_DM2
Pin_24__DR EQU CYREG_PRT0_DR
Pin_24__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_24__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_24__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_24__MASK EQU 0x40
Pin_24__PORT EQU 0
Pin_24__PRT EQU CYREG_PRT0_PRT
Pin_24__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_24__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_24__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_24__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_24__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_24__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_24__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_24__PS EQU CYREG_PRT0_PS
Pin_24__SHIFT EQU 6
Pin_24__SLW EQU CYREG_PRT0_SLW

; Pin_25
Pin_25__0__MASK EQU 0x04
Pin_25__0__PC EQU CYREG_PRT0_PC2
Pin_25__0__PORT EQU 0
Pin_25__0__SHIFT EQU 2
Pin_25__AG EQU CYREG_PRT0_AG
Pin_25__AMUX EQU CYREG_PRT0_AMUX
Pin_25__BIE EQU CYREG_PRT0_BIE
Pin_25__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_25__BYP EQU CYREG_PRT0_BYP
Pin_25__CTL EQU CYREG_PRT0_CTL
Pin_25__DM0 EQU CYREG_PRT0_DM0
Pin_25__DM1 EQU CYREG_PRT0_DM1
Pin_25__DM2 EQU CYREG_PRT0_DM2
Pin_25__DR EQU CYREG_PRT0_DR
Pin_25__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_25__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_25__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_25__MASK EQU 0x04
Pin_25__PORT EQU 0
Pin_25__PRT EQU CYREG_PRT0_PRT
Pin_25__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_25__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_25__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_25__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_25__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_25__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_25__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_25__PS EQU CYREG_PRT0_PS
Pin_25__SHIFT EQU 2
Pin_25__SLW EQU CYREG_PRT0_SLW

; Pin_26
Pin_26__0__MASK EQU 0x02
Pin_26__0__PC EQU CYREG_PRT0_PC1
Pin_26__0__PORT EQU 0
Pin_26__0__SHIFT EQU 1
Pin_26__AG EQU CYREG_PRT0_AG
Pin_26__AMUX EQU CYREG_PRT0_AMUX
Pin_26__BIE EQU CYREG_PRT0_BIE
Pin_26__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_26__BYP EQU CYREG_PRT0_BYP
Pin_26__CTL EQU CYREG_PRT0_CTL
Pin_26__DM0 EQU CYREG_PRT0_DM0
Pin_26__DM1 EQU CYREG_PRT0_DM1
Pin_26__DM2 EQU CYREG_PRT0_DM2
Pin_26__DR EQU CYREG_PRT0_DR
Pin_26__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_26__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_26__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_26__MASK EQU 0x02
Pin_26__PORT EQU 0
Pin_26__PRT EQU CYREG_PRT0_PRT
Pin_26__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_26__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_26__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_26__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_26__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_26__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_26__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_26__PS EQU CYREG_PRT0_PS
Pin_26__SHIFT EQU 1
Pin_26__SLW EQU CYREG_PRT0_SLW

; Pin_27
Pin_27__0__MASK EQU 0x20
Pin_27__0__PC EQU CYREG_PRT0_PC5
Pin_27__0__PORT EQU 0
Pin_27__0__SHIFT EQU 5
Pin_27__AG EQU CYREG_PRT0_AG
Pin_27__AMUX EQU CYREG_PRT0_AMUX
Pin_27__BIE EQU CYREG_PRT0_BIE
Pin_27__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_27__BYP EQU CYREG_PRT0_BYP
Pin_27__CTL EQU CYREG_PRT0_CTL
Pin_27__DM0 EQU CYREG_PRT0_DM0
Pin_27__DM1 EQU CYREG_PRT0_DM1
Pin_27__DM2 EQU CYREG_PRT0_DM2
Pin_27__DR EQU CYREG_PRT0_DR
Pin_27__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_27__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_27__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_27__MASK EQU 0x20
Pin_27__PORT EQU 0
Pin_27__PRT EQU CYREG_PRT0_PRT
Pin_27__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_27__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_27__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_27__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_27__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_27__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_27__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_27__PS EQU CYREG_PRT0_PS
Pin_27__SHIFT EQU 5
Pin_27__SLW EQU CYREG_PRT0_SLW

; Pin_28
Pin_28__0__MASK EQU 0x80
Pin_28__0__PC EQU CYREG_PRT0_PC7
Pin_28__0__PORT EQU 0
Pin_28__0__SHIFT EQU 7
Pin_28__AG EQU CYREG_PRT0_AG
Pin_28__AMUX EQU CYREG_PRT0_AMUX
Pin_28__BIE EQU CYREG_PRT0_BIE
Pin_28__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_28__BYP EQU CYREG_PRT0_BYP
Pin_28__CTL EQU CYREG_PRT0_CTL
Pin_28__DM0 EQU CYREG_PRT0_DM0
Pin_28__DM1 EQU CYREG_PRT0_DM1
Pin_28__DM2 EQU CYREG_PRT0_DM2
Pin_28__DR EQU CYREG_PRT0_DR
Pin_28__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_28__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_28__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_28__MASK EQU 0x80
Pin_28__PORT EQU 0
Pin_28__PRT EQU CYREG_PRT0_PRT
Pin_28__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_28__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_28__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_28__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_28__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_28__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_28__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_28__PS EQU CYREG_PRT0_PS
Pin_28__SHIFT EQU 7
Pin_28__SLW EQU CYREG_PRT0_SLW

; Pin_1
Pin_1__0__MASK EQU 0x08
Pin_1__0__PC EQU CYREG_PRT3_PC3
Pin_1__0__PORT EQU 3
Pin_1__0__SHIFT EQU 3
Pin_1__AG EQU CYREG_PRT3_AG
Pin_1__AMUX EQU CYREG_PRT3_AMUX
Pin_1__BIE EQU CYREG_PRT3_BIE
Pin_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_1__BYP EQU CYREG_PRT3_BYP
Pin_1__CTL EQU CYREG_PRT3_CTL
Pin_1__DM0 EQU CYREG_PRT3_DM0
Pin_1__DM1 EQU CYREG_PRT3_DM1
Pin_1__DM2 EQU CYREG_PRT3_DM2
Pin_1__DR EQU CYREG_PRT3_DR
Pin_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_1__MASK EQU 0x08
Pin_1__PORT EQU 3
Pin_1__PRT EQU CYREG_PRT3_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_1__PS EQU CYREG_PRT3_PS
Pin_1__SHIFT EQU 3
Pin_1__SLW EQU CYREG_PRT3_SLW

; Pin_2
Pin_2__0__MASK EQU 0x02
Pin_2__0__PC EQU CYREG_PRT3_PC1
Pin_2__0__PORT EQU 3
Pin_2__0__SHIFT EQU 1
Pin_2__AG EQU CYREG_PRT3_AG
Pin_2__AMUX EQU CYREG_PRT3_AMUX
Pin_2__BIE EQU CYREG_PRT3_BIE
Pin_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_2__BYP EQU CYREG_PRT3_BYP
Pin_2__CTL EQU CYREG_PRT3_CTL
Pin_2__DM0 EQU CYREG_PRT3_DM0
Pin_2__DM1 EQU CYREG_PRT3_DM1
Pin_2__DM2 EQU CYREG_PRT3_DM2
Pin_2__DR EQU CYREG_PRT3_DR
Pin_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_2__MASK EQU 0x02
Pin_2__PORT EQU 3
Pin_2__PRT EQU CYREG_PRT3_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_2__PS EQU CYREG_PRT3_PS
Pin_2__SHIFT EQU 1
Pin_2__SLW EQU CYREG_PRT3_SLW

; Pin_3
Pin_3__0__MASK EQU 0x10
Pin_3__0__PC EQU CYREG_PRT2_PC4
Pin_3__0__PORT EQU 2
Pin_3__0__SHIFT EQU 4
Pin_3__AG EQU CYREG_PRT2_AG
Pin_3__AMUX EQU CYREG_PRT2_AMUX
Pin_3__BIE EQU CYREG_PRT2_BIE
Pin_3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_3__BYP EQU CYREG_PRT2_BYP
Pin_3__CTL EQU CYREG_PRT2_CTL
Pin_3__DM0 EQU CYREG_PRT2_DM0
Pin_3__DM1 EQU CYREG_PRT2_DM1
Pin_3__DM2 EQU CYREG_PRT2_DM2
Pin_3__DR EQU CYREG_PRT2_DR
Pin_3__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_3__MASK EQU 0x10
Pin_3__PORT EQU 2
Pin_3__PRT EQU CYREG_PRT2_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_3__PS EQU CYREG_PRT2_PS
Pin_3__SHIFT EQU 4
Pin_3__SLW EQU CYREG_PRT2_SLW

; Pin_4
Pin_4__0__MASK EQU 0x04
Pin_4__0__PC EQU CYREG_PRT3_PC2
Pin_4__0__PORT EQU 3
Pin_4__0__SHIFT EQU 2
Pin_4__AG EQU CYREG_PRT3_AG
Pin_4__AMUX EQU CYREG_PRT3_AMUX
Pin_4__BIE EQU CYREG_PRT3_BIE
Pin_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_4__BYP EQU CYREG_PRT3_BYP
Pin_4__CTL EQU CYREG_PRT3_CTL
Pin_4__DM0 EQU CYREG_PRT3_DM0
Pin_4__DM1 EQU CYREG_PRT3_DM1
Pin_4__DM2 EQU CYREG_PRT3_DM2
Pin_4__DR EQU CYREG_PRT3_DR
Pin_4__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_4__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_4__MASK EQU 0x04
Pin_4__PORT EQU 3
Pin_4__PRT EQU CYREG_PRT3_PRT
Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_4__PS EQU CYREG_PRT3_PS
Pin_4__SHIFT EQU 2
Pin_4__SLW EQU CYREG_PRT3_SLW

; Pin_5
Pin_5__0__MASK EQU 0x04
Pin_5__0__PC EQU CYREG_PRT2_PC2
Pin_5__0__PORT EQU 2
Pin_5__0__SHIFT EQU 2
Pin_5__AG EQU CYREG_PRT2_AG
Pin_5__AMUX EQU CYREG_PRT2_AMUX
Pin_5__BIE EQU CYREG_PRT2_BIE
Pin_5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_5__BYP EQU CYREG_PRT2_BYP
Pin_5__CTL EQU CYREG_PRT2_CTL
Pin_5__DM0 EQU CYREG_PRT2_DM0
Pin_5__DM1 EQU CYREG_PRT2_DM1
Pin_5__DM2 EQU CYREG_PRT2_DM2
Pin_5__DR EQU CYREG_PRT2_DR
Pin_5__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_5__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_5__MASK EQU 0x04
Pin_5__PORT EQU 2
Pin_5__PRT EQU CYREG_PRT2_PRT
Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_5__PS EQU CYREG_PRT2_PS
Pin_5__SHIFT EQU 2
Pin_5__SLW EQU CYREG_PRT2_SLW

; Pin_6
Pin_6__0__MASK EQU 0x20
Pin_6__0__PC EQU CYREG_PRT2_PC5
Pin_6__0__PORT EQU 2
Pin_6__0__SHIFT EQU 5
Pin_6__AG EQU CYREG_PRT2_AG
Pin_6__AMUX EQU CYREG_PRT2_AMUX
Pin_6__BIE EQU CYREG_PRT2_BIE
Pin_6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_6__BYP EQU CYREG_PRT2_BYP
Pin_6__CTL EQU CYREG_PRT2_CTL
Pin_6__DM0 EQU CYREG_PRT2_DM0
Pin_6__DM1 EQU CYREG_PRT2_DM1
Pin_6__DM2 EQU CYREG_PRT2_DM2
Pin_6__DR EQU CYREG_PRT2_DR
Pin_6__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_6__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_6__MASK EQU 0x20
Pin_6__PORT EQU 2
Pin_6__PRT EQU CYREG_PRT2_PRT
Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_6__PS EQU CYREG_PRT2_PS
Pin_6__SHIFT EQU 5
Pin_6__SLW EQU CYREG_PRT2_SLW

; Pin_7
Pin_7__0__MASK EQU 0x80
Pin_7__0__PC EQU CYREG_PRT2_PC7
Pin_7__0__PORT EQU 2
Pin_7__0__SHIFT EQU 7
Pin_7__AG EQU CYREG_PRT2_AG
Pin_7__AMUX EQU CYREG_PRT2_AMUX
Pin_7__BIE EQU CYREG_PRT2_BIE
Pin_7__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_7__BYP EQU CYREG_PRT2_BYP
Pin_7__CTL EQU CYREG_PRT2_CTL
Pin_7__DM0 EQU CYREG_PRT2_DM0
Pin_7__DM1 EQU CYREG_PRT2_DM1
Pin_7__DM2 EQU CYREG_PRT2_DM2
Pin_7__DR EQU CYREG_PRT2_DR
Pin_7__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_7__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_7__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_7__MASK EQU 0x80
Pin_7__PORT EQU 2
Pin_7__PRT EQU CYREG_PRT2_PRT
Pin_7__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_7__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_7__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_7__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_7__PS EQU CYREG_PRT2_PS
Pin_7__SHIFT EQU 7
Pin_7__SLW EQU CYREG_PRT2_SLW

; Pin_8
Pin_8__0__MASK EQU 0x08
Pin_8__0__PC EQU CYREG_PRT2_PC3
Pin_8__0__PORT EQU 2
Pin_8__0__SHIFT EQU 3
Pin_8__AG EQU CYREG_PRT2_AG
Pin_8__AMUX EQU CYREG_PRT2_AMUX
Pin_8__BIE EQU CYREG_PRT2_BIE
Pin_8__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_8__BYP EQU CYREG_PRT2_BYP
Pin_8__CTL EQU CYREG_PRT2_CTL
Pin_8__DM0 EQU CYREG_PRT2_DM0
Pin_8__DM1 EQU CYREG_PRT2_DM1
Pin_8__DM2 EQU CYREG_PRT2_DM2
Pin_8__DR EQU CYREG_PRT2_DR
Pin_8__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_8__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_8__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_8__MASK EQU 0x08
Pin_8__PORT EQU 2
Pin_8__PRT EQU CYREG_PRT2_PRT
Pin_8__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_8__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_8__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_8__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_8__PS EQU CYREG_PRT2_PS
Pin_8__SHIFT EQU 3
Pin_8__SLW EQU CYREG_PRT2_SLW

; Pin_9
Pin_9__0__MASK EQU 0x40
Pin_9__0__PC EQU CYREG_PRT2_PC6
Pin_9__0__PORT EQU 2
Pin_9__0__SHIFT EQU 6
Pin_9__AG EQU CYREG_PRT2_AG
Pin_9__AMUX EQU CYREG_PRT2_AMUX
Pin_9__BIE EQU CYREG_PRT2_BIE
Pin_9__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_9__BYP EQU CYREG_PRT2_BYP
Pin_9__CTL EQU CYREG_PRT2_CTL
Pin_9__DM0 EQU CYREG_PRT2_DM0
Pin_9__DM1 EQU CYREG_PRT2_DM1
Pin_9__DM2 EQU CYREG_PRT2_DM2
Pin_9__DR EQU CYREG_PRT2_DR
Pin_9__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_9__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_9__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_9__MASK EQU 0x40
Pin_9__PORT EQU 2
Pin_9__PRT EQU CYREG_PRT2_PRT
Pin_9__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_9__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_9__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_9__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_9__PS EQU CYREG_PRT2_PS
Pin_9__SHIFT EQU 6
Pin_9__SLW EQU CYREG_PRT2_SLW

; Rx_1
Rx_1__0__MASK EQU 0x08
Rx_1__0__PC EQU CYREG_PRT5_PC3
Rx_1__0__PORT EQU 5
Rx_1__0__SHIFT EQU 3
Rx_1__AG EQU CYREG_PRT5_AG
Rx_1__AMUX EQU CYREG_PRT5_AMUX
Rx_1__BIE EQU CYREG_PRT5_BIE
Rx_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rx_1__BYP EQU CYREG_PRT5_BYP
Rx_1__CTL EQU CYREG_PRT5_CTL
Rx_1__DM0 EQU CYREG_PRT5_DM0
Rx_1__DM1 EQU CYREG_PRT5_DM1
Rx_1__DM2 EQU CYREG_PRT5_DM2
Rx_1__DR EQU CYREG_PRT5_DR
Rx_1__INP_DIS EQU CYREG_PRT5_INP_DIS
Rx_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT5_LCD_EN
Rx_1__MASK EQU 0x08
Rx_1__PORT EQU 5
Rx_1__PRT EQU CYREG_PRT5_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rx_1__PS EQU CYREG_PRT5_PS
Rx_1__SHIFT EQU 3
Rx_1__SLW EQU CYREG_PRT5_SLW

; Tx_1
Tx_1__0__MASK EQU 0x02
Tx_1__0__PC EQU CYREG_PRT5_PC1
Tx_1__0__PORT EQU 5
Tx_1__0__SHIFT EQU 1
Tx_1__AG EQU CYREG_PRT5_AG
Tx_1__AMUX EQU CYREG_PRT5_AMUX
Tx_1__BIE EQU CYREG_PRT5_BIE
Tx_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Tx_1__BYP EQU CYREG_PRT5_BYP
Tx_1__CTL EQU CYREG_PRT5_CTL
Tx_1__DM0 EQU CYREG_PRT5_DM0
Tx_1__DM1 EQU CYREG_PRT5_DM1
Tx_1__DM2 EQU CYREG_PRT5_DM2
Tx_1__DR EQU CYREG_PRT5_DR
Tx_1__INP_DIS EQU CYREG_PRT5_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT5_LCD_EN
Tx_1__MASK EQU 0x02
Tx_1__PORT EQU 5
Tx_1__PRT EQU CYREG_PRT5_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Tx_1__PS EQU CYREG_PRT5_PS
Tx_1__SHIFT EQU 1
Tx_1__SLW EQU CYREG_PRT5_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PANTHER
BCLK__BUS_CLK__HZ EQU 33000000
BCLK__BUS_CLK__KHZ EQU 33000
BCLK__BUS_CLK__MHZ EQU 33
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x0E13C069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PANTHER_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DATA_CACHE_ENABLED EQU 0
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DBG_DBE
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
