{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "apply_defaults_to_fp_fields": false,
        "apply_defaults_to_fp_shapes": false,
        "apply_defaults_to_fp_text": false,
        "board_outline_line_width": 0.05,
        "copper_line_width": 0.2,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.05,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.1,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.1,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.0,
          "height": 0.95,
          "width": 0.9
        },
        "silk_line_width": 0.1,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.1,
        "silk_text_upright": false,
        "zones": {
          "min_clearance": 0.1
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "connection_width": "warning",
        "copper_edge_clearance": "error",
        "copper_sliver": "warning",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint": "error",
        "footprint_symbol_mismatch": "warning",
        "footprint_type_mismatch": "ignore",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "holes_co_located": "warning",
        "invalid_outline": "error",
        "isolated_copper": "warning",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "lib_footprint_issues": "warning",
        "lib_footprint_mismatch": "warning",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "warning",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_edge_clearance": "warning",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "solder_mask_bridge": "error",
        "starved_thermal": "error",
        "text_height": "warning",
        "text_thickness": "warning",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zones_intersect": "error"
      },
      "rules": {
        "max_error": 0.005,
        "min_clearance": 0.1,
        "min_connection": 0.1,
        "min_copper_edge_clearance": 0.5,
        "min_hole_clearance": 0.15,
        "min_hole_to_hole": 0.15,
        "min_microvia_diameter": 0.2,
        "min_microvia_drill": 0.1,
        "min_resolved_spokes": 2,
        "min_silk_clearance": 0.0,
        "min_text_height": 0.8,
        "min_text_thickness": 0.08,
        "min_through_hole_diameter": 0.3,
        "min_track_width": 0.1,
        "min_via_annular_width": 0.05,
        "min_via_diameter": 0.4,
        "solder_mask_to_copper_clearance": 0.005,
        "use_height_for_length_calcs": true
      },
      "teardrop_options": [
        {
          "td_onpadsmd": true,
          "td_onroundshapesonly": false,
          "td_ontrackend": false,
          "td_onviapad": true
        }
      ],
      "teardrop_parameters": [
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_round_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_rect_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_track_end",
          "td_width_to_size_filter_ratio": 0.9
        }
      ],
      "track_widths": [
        0.0,
        0.1,
        0.2,
        0.3
      ],
      "tuning_pattern_settings": {
        "diff_pair_defaults": {
          "corner_radius_percentage": 80,
          "corner_style": 1,
          "max_amplitude": 1.0,
          "min_amplitude": 0.2,
          "single_sided": false,
          "spacing": 1.0
        },
        "diff_pair_skew_defaults": {
          "corner_radius_percentage": 80,
          "corner_style": 1,
          "max_amplitude": 1.0,
          "min_amplitude": 0.2,
          "single_sided": false,
          "spacing": 0.6
        },
        "single_track_defaults": {
          "corner_radius_percentage": 80,
          "corner_style": 1,
          "max_amplitude": 1.0,
          "min_amplitude": 0.2,
          "single_sided": false,
          "spacing": 0.6
        }
      },
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.4,
          "drill": 0.3
        }
      ],
      "zones_allow_external_fillets": false
    },
    "ipc2581": {
      "dist": "",
      "distpn": "",
      "internal_id": "",
      "mfg": "",
      "mpn": ""
    },
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "conflicting_netclasses": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "endpoint_off_grid": "warning",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "missing_bidi_pin": "warning",
      "missing_input_pin": "warning",
      "missing_power_pin": "error",
      "missing_unit": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "simulation_model_issue": "ignore",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [
      "SPI2TTL"
    ],
    "pinned_symbol_libs": [
      "spi2ttl"
    ]
  },
  "meta": {
    "filename": "SPI2TTL.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "+12V8",
        "pcb_color": "rgb(255, 119, 118)",
        "schematic_color": "rgb(255, 119, 118)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "+1V0",
        "pcb_color": "rgb(255, 196, 128)",
        "schematic_color": "rgb(255, 196, 128)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "+1V8",
        "pcb_color": "rgb(255, 253, 118)",
        "schematic_color": "rgb(255, 253, 118)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "+3V3",
        "pcb_color": "rgb(165, 255, 128)",
        "schematic_color": "rgb(165, 255, 128)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "+5V",
        "pcb_color": "rgb(135, 255, 197)",
        "schematic_color": "rgb(135, 255, 197)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DISP_B",
        "pcb_color": "rgb(90, 66, 255)",
        "schematic_color": "rgb(90, 66, 255)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DISP_CTRL",
        "pcb_color": "rgb(255, 107, 240)",
        "schematic_color": "rgb(255, 107, 240)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DISP_G",
        "pcb_color": "rgb(98, 255, 116)",
        "schematic_color": "rgb(98, 255, 116)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DISP_R",
        "pcb_color": "rgb(255, 76, 83)",
        "schematic_color": "rgb(255, 76, 83)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "FPGA_CONF",
        "pcb_color": "rgb(145, 226, 255)",
        "schematic_color": "rgb(145, 226, 255)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "FPGA_IO",
        "pcb_color": "rgb(134, 128, 255)",
        "schematic_color": "rgb(134, 128, 255)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "GND",
        "pcb_color": "rgb(104, 100, 138)",
        "schematic_color": "rgb(104, 100, 138)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "JTAG",
        "pcb_color": "rgb(94, 255, 253)",
        "schematic_color": "rgb(94, 255, 253)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "MCU_IO",
        "pcb_color": "rgb(255, 128, 203)",
        "schematic_color": "rgb(255, 128, 203)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "MEM_0",
        "pcb_color": "rgb(255, 205, 172)",
        "schematic_color": "rgb(255, 205, 172)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "MEM_1",
        "pcb_color": "rgb(210, 255, 195)",
        "schematic_color": "rgb(210, 255, 195)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "QSPI",
        "pcb_color": "rgb(199, 193, 255)",
        "schematic_color": "rgb(199, 193, 255)",
        "track_width": 0.1,
        "via_diameter": 0.4,
        "via_drill": 0.3,
        "wire_width": 6
      }
    ],
    "meta": {
      "version": 3
    },
    "net_colors": null,
    "netclass_assignments": null,
    "netclass_patterns": [
      {
        "netclass": "MCU_IO",
        "pattern": "/FPGA/OSPI*"
      },
      {
        "netclass": "QSPI",
        "pattern": "/FPGA/QSPI*"
      },
      {
        "netclass": "MEM_1",
        "pattern": "/FPGA/DQ1*"
      },
      {
        "netclass": "MEM_1",
        "pattern": "/FPGA/CS1"
      },
      {
        "netclass": "MEM_1",
        "pattern": "/FPGA/CK1_*"
      },
      {
        "netclass": "MEM_1",
        "pattern": "/FPGA/RST1#"
      },
      {
        "netclass": "MEM_1",
        "pattern": "/FPGA/CS1#"
      },
      {
        "netclass": "FPGA_IO",
        "pattern": "/FPGA/BTTN_*"
      },
      {
        "netclass": "FPGA_IO",
        "pattern": "/FPGA/LED_*"
      },
      {
        "netclass": "FPGA_IO",
        "pattern": "/FPGA/SYS_CLK"
      },
      {
        "netclass": "FPGA_CONF",
        "pattern": "/FPGA/FPGA_PUDC*"
      },
      {
        "netclass": "JTAG",
        "pattern": "/FPGA/JTAG*"
      },
      {
        "netclass": "GND",
        "pattern": "GND"
      },
      {
        "netclass": "FPGA_CONF",
        "pattern": "/FPGA/FPGA_*"
      },
      {
        "netclass": "MEM_0",
        "pattern": "/FPGA/DQ0*"
      },
      {
        "netclass": "MEM_0",
        "pattern": "/FPGA/CS0"
      },
      {
        "netclass": "MEM_0",
        "pattern": "/FPGA/CK0_*"
      },
      {
        "netclass": "MEM_0",
        "pattern": "/FPGA/RST0#"
      },
      {
        "netclass": "MEM_0",
        "pattern": "/FPGA/CS0#"
      },
      {
        "netclass": "DISP_CTRL",
        "pattern": "/FPGA/TP*"
      },
      {
        "netclass": "DISP_CTRL",
        "pattern": "/FPGA/DISP_RST"
      },
      {
        "netclass": "DISP_CTRL",
        "pattern": "/FPGA/DISP_TE"
      },
      {
        "netclass": "DISP_CTRL",
        "pattern": "/FPGA/DISP_PWM"
      },
      {
        "netclass": "DISP_CTRL",
        "pattern": "/FPGA/DISP_MOSI"
      },
      {
        "netclass": "DISP_CTRL",
        "pattern": "/FPGA/DISP_SCK"
      },
      {
        "netclass": "DISP_CTRL",
        "pattern": "/FPGA/DISP_CS"
      },
      {
        "netclass": "DISP_CTRL",
        "pattern": "/FPGA/DISP_PCLK"
      },
      {
        "netclass": "DISP_CTRL",
        "pattern": "/FPGA/DISP_DE"
      },
      {
        "netclass": "DISP_CTRL",
        "pattern": "/FPGA/DISP_VSYNC"
      },
      {
        "netclass": "DISP_CTRL",
        "pattern": "/FPGA/DISP_HSYNC"
      },
      {
        "netclass": "DISP_B",
        "pattern": "/FPGA/DISP_D0"
      },
      {
        "netclass": "DISP_B",
        "pattern": "/FPGA/DISP_D1"
      },
      {
        "netclass": "DISP_B",
        "pattern": "/FPGA/DISP_D2"
      },
      {
        "netclass": "DISP_B",
        "pattern": "/FPGA/DISP_D3"
      },
      {
        "netclass": "DISP_B",
        "pattern": "/FPGA/DISP_D4"
      },
      {
        "netclass": "DISP_B",
        "pattern": "/FPGA/DISP_D5"
      },
      {
        "netclass": "DISP_G",
        "pattern": "/FPGA/DISP_D6"
      },
      {
        "netclass": "DISP_G",
        "pattern": "/FPGA/DISP_D7"
      },
      {
        "netclass": "DISP_G",
        "pattern": "/FPGA/DISP_D8"
      },
      {
        "netclass": "DISP_G",
        "pattern": "/FPGA/DISP_D9"
      },
      {
        "netclass": "DISP_G",
        "pattern": "/FPGA/DISP_D10"
      },
      {
        "netclass": "DISP_G",
        "pattern": "/FPGA/DISP_D11"
      },
      {
        "netclass": "DISP_R",
        "pattern": "/FPGA/DISP_D12"
      },
      {
        "netclass": "DISP_R",
        "pattern": "/FPGA/DISP_D13"
      },
      {
        "netclass": "DISP_R",
        "pattern": "/FPGA/DISP_D14"
      },
      {
        "netclass": "DISP_R",
        "pattern": "/FPGA/DISP_D15"
      },
      {
        "netclass": "DISP_R",
        "pattern": "/FPGA/DISP_D16"
      },
      {
        "netclass": "DISP_R",
        "pattern": "/FPGA/DISP_D17"
      },
      {
        "netclass": "+5V",
        "pattern": "/Power/5V0"
      },
      {
        "netclass": "+5V",
        "pattern": "/Power/+5V"
      },
      {
        "netclass": "+3V3",
        "pattern": "/Power/3V3"
      },
      {
        "netclass": "+1V8",
        "pattern": "/Power/1V8"
      },
      {
        "netclass": "+1V0",
        "pattern": "/Power/1V0"
      },
      {
        "netclass": "+12V8",
        "pattern": "/Power/12V8"
      },
      {
        "netclass": "+5V",
        "pattern": "+5V"
      },
      {
        "netclass": "+3V3",
        "pattern": "+3V3"
      },
      {
        "netclass": "+1V8",
        "pattern": "+1V8"
      },
      {
        "netclass": "+1V0",
        "pattern": "+1V0"
      },
      {
        "netclass": "+12V8",
        "pattern": "+12V8"
      },
      {
        "netclass": "FPGA_IO",
        "pattern": "/FPGA/SYS_CLK_RC"
      },
      {
        "netclass": "MEM_0",
        "pattern": "/FPGA/RWDS0"
      },
      {
        "netclass": "MEM_1",
        "pattern": "/FPGA/RWDS1"
      },
      {
        "netclass": "MEM_0",
        "pattern": "/DQ0_*"
      },
      {
        "netclass": "MEM_0",
        "pattern": "/CK0_*"
      },
      {
        "netclass": "MEM_0",
        "pattern": "/RWDS0"
      },
      {
        "netclass": "MEM_0",
        "pattern": "/RST0#"
      },
      {
        "netclass": "MEM_0",
        "pattern": "/CS0#"
      },
      {
        "netclass": "MEM_1",
        "pattern": "/CS1#"
      },
      {
        "netclass": "MEM_1",
        "pattern": "/RST1#"
      },
      {
        "netclass": "MEM_1",
        "pattern": "/RWDS1"
      },
      {
        "netclass": "MEM_1",
        "pattern": "/CK1_P"
      },
      {
        "netclass": "MEM_1",
        "pattern": "/CK1_N"
      },
      {
        "netclass": "MEM_1",
        "pattern": "/DQ1_*"
      },
      {
        "netclass": "MEM_0",
        "pattern": "/Frame Memory/DQ0_*"
      },
      {
        "netclass": "MEM_0",
        "pattern": "/Frame Memory/RWDS0"
      },
      {
        "netclass": "MEM_0",
        "pattern": "/Frame Memory/CK0_*"
      },
      {
        "netclass": "MEM_0",
        "pattern": "/Frame Memory/RST0#"
      },
      {
        "netclass": "MEM_0",
        "pattern": "/Frame Memory/CS0#"
      },
      {
        "netclass": "MEM_1",
        "pattern": "/Frame Memory/DQ1_*"
      },
      {
        "netclass": "MEM_1",
        "pattern": "/Frame Memory/RWDS1"
      },
      {
        "netclass": "MEM_1",
        "pattern": "/Frame Memory/CK1_P"
      },
      {
        "netclass": "MEM_1",
        "pattern": "/Frame Memory/CK1_N"
      },
      {
        "netclass": "MEM_1",
        "pattern": "/Frame Memory/RST1#"
      },
      {
        "netclass": "MEM_1",
        "pattern": "/Frame Memory/CS1#"
      }
    ]
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "plot": "",
      "pos_files": "",
      "specctra_dsn": "",
      "step": "",
      "svg": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "bom_export_filename": "",
    "bom_fmt_presets": [],
    "bom_fmt_settings": {
      "field_delimiter": ",",
      "keep_line_breaks": false,
      "keep_tabs": false,
      "name": "CSV",
      "ref_delimiter": ",",
      "ref_range_delimiter": "",
      "string_delimiter": "\""
    },
    "bom_presets": [],
    "bom_settings": {
      "exclude_dnp": false,
      "fields_ordered": [
        {
          "group_by": false,
          "label": "Reference",
          "name": "Reference",
          "show": true
        },
        {
          "group_by": true,
          "label": "Value",
          "name": "Value",
          "show": true
        },
        {
          "group_by": false,
          "label": "Datasheet",
          "name": "Datasheet",
          "show": true
        },
        {
          "group_by": false,
          "label": "Footprint",
          "name": "Footprint",
          "show": true
        },
        {
          "group_by": false,
          "label": "Qty",
          "name": "${QUANTITY}",
          "show": true
        },
        {
          "group_by": true,
          "label": "DNP",
          "name": "${DNP}",
          "show": true
        }
      ],
      "filter_string": "",
      "group_symbols": true,
      "name": "Grouped By Value",
      "sort_asc": true,
      "sort_field": "Reference"
    },
    "connection_grid_size": 50.0,
    "drawing": {
      "dashed_lines_dash_length_ratio": 12.0,
      "dashed_lines_gap_length_ratio": 3.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.375,
      "operating_point_overlay_i_precision": 3,
      "operating_point_overlay_i_range": "~A",
      "operating_point_overlay_v_precision": 3,
      "operating_point_overlay_v_range": "~V",
      "overbar_offset_ratio": 1.23,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.15
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "page_layout_descr_file": "",
    "plot_directory": "",
    "spice_current_sheet_as_root": false,
    "spice_external_command": "spice \"%I\"",
    "spice_model_current_sheet_as_root": true,
    "spice_save_all_currents": false,
    "spice_save_all_dissipations": false,
    "spice_save_all_voltages": false,
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "e6284752-f1e5-41c2-b5d4-19e38f55fcc5",
      "Root"
    ],
    [
      "c8a0351a-bcb6-40fc-83ca-a3585e02876b",
      "FPGA"
    ],
    [
      "749c9687-3655-40ec-97c1-b5d4d3457574",
      "Frame Memory"
    ],
    [
      "cf00982a-f086-484e-bd59-eee731402de8",
      "Power"
    ]
  ],
  "text_variables": {}
}
