### WORKING ON THIS PAGE -- SORRY 


- ðŸ”­ Iâ€™m currently working on UFSC UNI.
- ðŸŒ± Iâ€™m currently learning DSP
- ðŸ‘¯ Iâ€™m looking to collaborate on science
- ðŸ¤” Iâ€™m looking for help with Society
- ðŸ’¬ Ask me about HDL, Verilog, SystemVerilog and Microcontrollers
- ðŸ“« How to reach me: @rgopereira (Insta) | pereira.rodrigo@ufsc.br
- âš¡ Fun fact: I'm also a gardener 
 <p align="center">
  Â·
  <a href="/docs/readme_en.md">English</a>
  Â·
  <a href="/docs/readme_hb.md">×¢Ö´×‘×¨Ö´×™×ª</a>
  Â·
  <a href="/docs/readme_de.md">Deutsch</a>
 </p>

<div>
 [![Anurag's GitHub stats](https://github-readme-stats.vercel.app/api?username=adelfi172)](https://github.com/adelfi172/github-readme-stats)
</div>
