stage: simulation
tool: verilator
id: settle_region_did_not_converge
title: Settle region did not converge
examples:
  - settle_region_did_not_converge_v1:
      first_found: 10.12.2024
      minified_example: |
        module a(output int o1);
          nand g1(o1, o1, o1);
        endmodule: a
      full_error: |
        %Error: top.sv:3: Settle region did not converge.
      full_example: |
        module k
          (output bit [3:0] w, output integer mqutvy [1:3][2:3], input bit [1:0] ngudydmn [3:3], input logic [0:2] fcdsbpubz);
          
          xor puymgiy(brw, fcdsbpubz, jq);
          
        endmodule: k

        module cbez
          (output int zqgmgv, input integer cu [0:1]);
          
          nand lx(zqgmgv, zqgmgv, zqgmgv);
          
        endmodule: cbez

        module mpluunotd
          (output bit [1:3] joujyru, output int tkxui, output logic vzm [3:3][0:1], output logic [0:2][2:3] eidpbxyp);
            
        endmodule: mpluunotd

