--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Org_Lab1.twx Org_Lab1.ncd -o Org_Lab1.twr Org_Lab1.pcf
-ucf ok.ucf

Design file:              Org_Lab1.ncd
Physical constraint file: Org_Lab1.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15448 paths analyzed, 1291 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.162ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_39 (SLICE_X44Y54.A4), 229 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.230ns (Levels of Logic = 5)
  Clock Path Skew:      -0.316ns (0.997 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO14  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y54.B6      net (fanout=1)        0.587   XLXN_50<14>
    SLICE_X47Y54.B       Tilo                  0.043   Disp_num<12>
                                                       U5/MUX1_DispData/Mmux_o62
    SLICE_X47Y55.B4      net (fanout=15)       0.471   Disp_num<14>
    SLICE_X47Y55.B       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X47Y55.C3      net (fanout=2)        0.714   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X47Y55.C       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X44Y54.B6      net (fanout=1)        0.263   U6/XLXN_390<39>
    SLICE_X44Y54.B       Tilo                  0.043   U6/M2/buffer<40>
                                                       U6/M2/mux9611
    SLICE_X44Y54.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X44Y54.CLK     Tas                  -0.021   U6/M2/buffer<40>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.230ns (1.951ns logic, 2.279ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.122ns (Levels of Logic = 5)
  Clock Path Skew:      -0.316ns (0.997 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO12  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y54.D6      net (fanout=1)        0.622   XLXN_50<12>
    SLICE_X47Y54.D       Tilo                  0.043   Disp_num<12>
                                                       U5/MUX1_DispData/Mmux_o42
    SLICE_X47Y55.B6      net (fanout=15)       0.328   Disp_num<12>
    SLICE_X47Y55.B       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X47Y55.C3      net (fanout=2)        0.714   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X47Y55.C       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X44Y54.B6      net (fanout=1)        0.263   U6/XLXN_390<39>
    SLICE_X44Y54.B       Tilo                  0.043   U6/M2/buffer<40>
                                                       U6/M2/mux9611
    SLICE_X44Y54.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X44Y54.CLK     Tas                  -0.021   U6/M2/buffer<40>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.122ns (1.951ns logic, 2.171ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.109ns (Levels of Logic = 5)
  Clock Path Skew:      -0.316ns (0.997 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO13  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y52.B6      net (fanout=1)        0.465   XLXN_50<13>
    SLICE_X47Y52.B       Tilo                  0.043   U6/XLXN_390<7>
                                                       U5/MUX1_DispData/Mmux_o52
    SLICE_X47Y55.B3      net (fanout=14)       0.472   Disp_num<13>
    SLICE_X47Y55.B       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X47Y55.C3      net (fanout=2)        0.714   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X47Y55.C       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X44Y54.B6      net (fanout=1)        0.263   U6/XLXN_390<39>
    SLICE_X44Y54.B       Tilo                  0.043   U6/M2/buffer<40>
                                                       U6/M2/mux9611
    SLICE_X44Y54.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X44Y54.CLK     Tas                  -0.021   U6/M2/buffer<40>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.109ns (1.951ns logic, 2.158ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_47 (SLICE_X46Y60.A4), 233 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.151ns (Levels of Logic = 5)
  Clock Path Skew:      -0.319ns (0.994 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO9   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y52.B5      net (fanout=1)        0.550   XLXN_50<9>
    SLICE_X45Y52.B       Tilo                  0.043   Disp_num<9>
                                                       U5/MUX1_DispData/Mmux_o322
    SLICE_X47Y56.A5      net (fanout=14)       0.451   Disp_num<9>
    SLICE_X47Y56.A       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_8
    SLICE_X47Y57.B3      net (fanout=1)        0.618   U6/SM1/HTS5/MSEG/XLXN_28
    SLICE_X47Y57.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/SM1/HTS5/MSEG/XLXI_47
    SLICE_X46Y60.B5      net (fanout=1)        0.337   U6/XLXN_390<47>
    SLICE_X46Y60.B       Tilo                  0.043   U6/M2/buffer<48>
                                                       U6/M2/mux10511
    SLICE_X46Y60.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<47>
    SLICE_X46Y60.CLK     Tas                  -0.021   U6/M2/buffer<48>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      4.151ns (1.951ns logic, 2.200ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.140ns (Levels of Logic = 5)
  Clock Path Skew:      -0.319ns (0.994 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO10  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y53.B6      net (fanout=1)        0.516   XLXN_50<10>
    SLICE_X46Y53.B       Tilo                  0.043   U6/XLXN_390<3>
                                                       U5/MUX1_DispData/Mmux_o22
    SLICE_X47Y56.A6      net (fanout=15)       0.474   Disp_num<10>
    SLICE_X47Y56.A       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_8
    SLICE_X47Y57.B3      net (fanout=1)        0.618   U6/SM1/HTS5/MSEG/XLXN_28
    SLICE_X47Y57.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/SM1/HTS5/MSEG/XLXI_47
    SLICE_X46Y60.B5      net (fanout=1)        0.337   U6/XLXN_390<47>
    SLICE_X46Y60.B       Tilo                  0.043   U6/M2/buffer<48>
                                                       U6/M2/mux10511
    SLICE_X46Y60.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<47>
    SLICE_X46Y60.CLK     Tas                  -0.021   U6/M2/buffer<48>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      4.140ns (1.951ns logic, 2.189ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.319ns (0.994 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO8   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y54.B6      net (fanout=1)        0.603   XLXN_50<8>
    SLICE_X46Y54.B       Tilo                  0.043   U6/XLXN_390<6>
                                                       U5/MUX1_DispData/Mmux_o312
    SLICE_X47Y56.A4      net (fanout=15)       0.367   Disp_num<8>
    SLICE_X47Y56.A       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_8
    SLICE_X47Y57.B3      net (fanout=1)        0.618   U6/SM1/HTS5/MSEG/XLXN_28
    SLICE_X47Y57.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/SM1/HTS5/MSEG/XLXI_47
    SLICE_X46Y60.B5      net (fanout=1)        0.337   U6/XLXN_390<47>
    SLICE_X46Y60.B       Tilo                  0.043   U6/M2/buffer<48>
                                                       U6/M2/mux10511
    SLICE_X46Y60.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<47>
    SLICE_X46Y60.CLK     Tas                  -0.021   U6/M2/buffer<48>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      4.120ns (1.951ns logic, 2.169ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_36 (SLICE_X46Y57.A4), 178 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.149ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.996 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO14  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y54.B6      net (fanout=1)        0.587   XLXN_50<14>
    SLICE_X47Y54.B       Tilo                  0.043   Disp_num<12>
                                                       U5/MUX1_DispData/Mmux_o62
    SLICE_X47Y55.B4      net (fanout=15)       0.471   Disp_num<14>
    SLICE_X47Y55.B       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X47Y56.C5      net (fanout=2)        0.513   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X47Y56.C       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X47Y56.B6      net (fanout=1)        0.099   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X47Y56.B       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X46Y57.B5      net (fanout=1)        0.241   U6/XLXN_390<36>
    SLICE_X46Y57.B       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/M2/mux9311
    SLICE_X46Y57.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X46Y57.CLK     Tas                  -0.021   U6/M2/buffer<44>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.149ns (1.994ns logic, 2.155ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.041ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.996 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO12  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y54.D6      net (fanout=1)        0.622   XLXN_50<12>
    SLICE_X47Y54.D       Tilo                  0.043   Disp_num<12>
                                                       U5/MUX1_DispData/Mmux_o42
    SLICE_X47Y55.B6      net (fanout=15)       0.328   Disp_num<12>
    SLICE_X47Y55.B       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X47Y56.C5      net (fanout=2)        0.513   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X47Y56.C       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X47Y56.B6      net (fanout=1)        0.099   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X47Y56.B       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X46Y57.B5      net (fanout=1)        0.241   U6/XLXN_390<36>
    SLICE_X46Y57.B       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/M2/mux9311
    SLICE_X46Y57.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X46Y57.CLK     Tas                  -0.021   U6/M2/buffer<44>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.041ns (1.994ns logic, 2.047ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.028ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.996 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO13  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y52.B6      net (fanout=1)        0.465   XLXN_50<13>
    SLICE_X47Y52.B       Tilo                  0.043   U6/XLXN_390<7>
                                                       U5/MUX1_DispData/Mmux_o52
    SLICE_X47Y55.B3      net (fanout=14)       0.472   Disp_num<13>
    SLICE_X47Y55.B       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X47Y56.C5      net (fanout=2)        0.513   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X47Y56.C       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X47Y56.B6      net (fanout=1)        0.099   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X47Y56.B       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X46Y57.B5      net (fanout=1)        0.241   U6/XLXN_390<36>
    SLICE_X46Y57.B       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/M2/mux9311
    SLICE_X46Y57.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X46Y57.CLK     Tas                  -0.021   U6/M2/buffer<44>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.028ns (1.994ns logic, 2.034ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U7/P2S_led/buffer_8 (SLICE_X64Y55.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U7/P2S_led/buffer_9 (FF)
  Destination:          U7/P2S_led/buffer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 1)
  Clock Path Skew:      0.195ns (0.676 - 0.481)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U7/P2S_led/buffer_9 to U7/P2S_led/buffer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y55.AQ      Tcko                  0.118   U7/P2S_led/buffer<12>
                                                       U7/P2S_led/buffer_9
    SLICE_X64Y55.D6      net (fanout=1)        0.245   U7/P2S_led/buffer<9>
    SLICE_X64Y55.CLK     Tah         (-Th)     0.059   U7/P2S_led/buffer<8>
                                                       U7/P2S_led/mux3011
                                                       U7/P2S_led/buffer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.059ns logic, 0.245ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point U7/P2S_led/buffer_12 (SLICE_X54Y55.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U7/P2S_led/buffer_13 (FF)
  Destination:          U7/P2S_led/buffer_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 1)
  Clock Path Skew:      0.190ns (0.672 - 0.482)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U7/P2S_led/buffer_13 to U7/P2S_led/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y50.AQ      Tcko                  0.100   U7/P2S_led/buffer<14>
                                                       U7/P2S_led/buffer_13
    SLICE_X54Y55.D3      net (fanout=1)        0.290   U7/P2S_led/buffer<13>
    SLICE_X54Y55.CLK     Tah         (-Th)     0.059   U7/P2S_led/buffer<12>
                                                       U7/P2S_led/mux1911
                                                       U7/P2S_led/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.041ns logic, 0.290ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point M4/Ai_11 (SLICE_X40Y24.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M4/Ai_7 (FF)
  Destination:          M4/Ai_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.313 - 0.285)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M4/Ai_7 to M4/Ai_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y25.AQ      Tcko                  0.100   Ai<7>
                                                       M4/Ai_7
    SLICE_X40Y24.A6      net (fanout=4)        0.133   Ai<7>
    SLICE_X40Y24.CLK     Tah         (-Th)     0.059   Ai<11>
                                                       M4/Mmux_Ai[31]_Ai[31]_mux_48_OUT3
                                                       M4/Ai_11
    -------------------------------------------------  ---------------------------
    Total                                      0.174ns (0.041ns logic, 0.133ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y9.CLKARDCLKL
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y9.CLKARDCLKU
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y9.CLKBWRCLKL
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    5.597|    4.581|    2.559|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15448 paths, 0 nets, and 3116 connections

Design statistics:
   Minimum period:   9.162ns{1}   (Maximum frequency: 109.146MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 05 14:18:13 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5104 MB



