0.7
2020.2
Feb  8 2024
23:58:30
/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.sim/sim_1/synth/func/xsim/RAM_unit_test_bench_func_synth.v,1710090511,verilog,,/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.srcs/sim_1/new/RAM_unit_test_bench.v,,RAM_unit;glbl,,,,,,,,
/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.srcs/sim_1/new/RAM_unit_test_bench.v,1710090939,verilog,,,,RAM_unit_test_bench,,,,,,,,
