# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../LSI_template.srcs/sources_1/bd/main_design/ipshared/ec67/hdl" --include "../../../../LSI_template.srcs/sources_1/bd/main_design/ipshared/8cdf/hdl" --include "../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../LSI_template.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1_pkg.sv" \
"../../../../LSI_template.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1.sv" \
"../../../../../../Downloads/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
