Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Mar 21 16:46:09 2024
| Host         : lapdune2 running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file ./output/post_route_timing.rpt
| Design       : DAPHNE2
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
gen_spy_afe[2].gen_spy_bit[2].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[2]
                                                              -0.124        
rx_addr_reg_reg[28]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[1]
                                                              -0.115        
rx_addr_reg_reg[28]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[0]
                                                              -0.100        
gen_spy_afe[4].gen_spy_bit[0].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[15]
                                                              -0.069        
gen_spy_afe[2].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[5]
                                                              -0.033        
gen_spy_afe[2].gen_spy_bit[0].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[9]
                                                              0.007         
gen_spy_afe[2].gen_spy_bit[0].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[11]
                                                              0.010         
gen_spy_afe[4].gen_spy_bit[2].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[12]
                                                              0.056         
gen_spy_afe[1].gen_spy_bit[8].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[7]
                                                              0.077         
gen_spy_afe[2].gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[10]
                                                              0.080         
gen_spy_afe[2].gen_spy_bit[0].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[13]
                                                              0.100         
gen_spy_afe[2].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[6]
                                                              0.137         
gen_spy_afe[2].gen_spy_bit[6].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[14]
                                                              0.181         
gen_spy_afe[2].gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[3]
                                                              0.195         
gen_spy_afe[2].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[4]
                                                              0.219         
gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[8]
                                                              0.290         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep/C
                               ts_spy_gen[3].ts_spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
                                                              0.341         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep/C
                               ts_spy_gen[3].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
                                                              0.341         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep__0/C
                               gen_spy_afe[0].gen_spy_bit[0].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
                                                              0.521         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/FSM_sequential_state_reg[1]/D
                                                              0.555         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[20]/D
                                                              0.562         
core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[2].stc_inst/genfifo[1].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/selc_reg[1]/D
                                                              0.621         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep/C
                               ts_spy_gen[3].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
                                                              0.637         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep/C
                               ts_spy_gen[3].ts_spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
                                                              0.637         
rx_addr_reg_reg[23]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[18]
                                                              0.652         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[19]/D
                                                              0.652         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep/C
                               spi_inst/cmd_fifo_inst/bl.fifo_18_inst_bl.fifo_18_bl/WREN
                                                              0.671         
rx_addr_reg_reg[23]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[22]
                                                              0.672         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__3/C
                               gen_spy_afe[4].gen_spy_bit[0].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.672         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[15]/D
                                                              0.674         
rx_addr_reg_reg[23]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[33]
                                                              0.711         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[11]_rep__1/C
                               gen_spy_afe[2].gen_spy_bit[2].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[13]
                                                              0.746         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]/C
                               gen_spy_afe[0].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
                                                              0.752         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[17]/D
                                                              0.768         
rx_addr_reg_reg[23]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[17]
                                                              0.774         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[23]/D
                                                              0.802         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep__0/C
                               gen_spy_afe[0].gen_spy_bit[5].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
                                                              0.811         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]/C
                               gen_spy_afe[0].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
                                                              0.811         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[24]/D
                                                              0.818         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[10]/D
                                                              0.819         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[14]/D
                                                              0.819         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]/C
                               gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
                                                              0.820         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]/C
                               gen_spy_afe[0].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
                                                              0.829         
core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[2].stc_inst/genfifo[1].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/selc_reg[0]/D
                                                              0.830         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[11]_rep__1/C
                               gen_spy_afe[0].gen_spy_bit[8].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[13]
                                                              0.830         
rx_addr_reg_reg[23]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[26]
                                                              0.843         
eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/dataout_reg[5]/D
                                                              0.850         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                                                              0.864         
rx_addr_reg_reg[23]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[23]
                                                              0.880         
eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/dataout_reg[3]/D
                                                              0.882         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__1/C
                               gen_spy_afe[4].gen_spy_bit[0].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.884         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__1/C
                               gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.885         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep__2/C
                               ts_spy_gen[1].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[4]
                                                              0.885         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep__3/C
                               gen_spy_afe[0].gen_spy_bit[8].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
                                                              0.885         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[26]/D
                                                              0.886         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[22]/D
                                                              0.889         
core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[2].stc_inst/genfifo[1].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/selc_reg[2]/D
                                                              0.898         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__0/C
                               gen_spy_afe[0].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.910         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__0/C
                               gen_spy_afe[0].gen_spy_bit[8].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.910         
rx_addr_reg_reg[23]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[24]
                                                              0.927         
rx_addr_reg_reg[23]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[21]
                                                              0.931         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[17]/R
                                                              0.932         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep__4/R
                                                              0.932         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep/R
                                                              0.932         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep__4/R
                                                              0.932         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[11]/C
                               gen_spy_afe[1].gen_spy_bit[5].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[13]
                                                              0.934         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep/C
                               spi_inst/res_fifo_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
                                                              0.934         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep__1/C
                               gen_spy_afe[2].gen_spy_bit[0].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
                                                              0.942         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__4/C
                               gen_spy_afe[1].gen_spy_bit[7].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.944         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[11]/C
                               gen_spy_afe[1].gen_spy_bit[7].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[13]
                                                              0.948         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[11]_rep__4/C
                               gen_spy_afe[1].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[13]
                                                              0.949         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[18]/D
                                                              0.957         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep__5/C
                               gen_spy_afe[1].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[4]
                                                              0.958         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep__2/C
                               core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[4]
                                                              0.967         
rx_addr_reg_reg[23]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[19]
                                                              0.970         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__3/C
                               gen_spy_afe[4].gen_spy_bit[0].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.971         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__3/C
                               gen_spy_afe[4].gen_spy_bit[1].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.971         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep__3/C
                               gen_spy_afe[4].gen_spy_bit[4].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
                                                              0.975         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[16]/D
                                                              0.978         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep__5/C
                               gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[4]
                                                              0.979         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[12]/D
                                                              0.984         
eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/dataout_reg[0]/D
                                                              0.991         
ts_spy_gen[2].ts_spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[37]
                                                              0.991         
rx_addr_reg_reg[23]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[25]
                                                              0.996         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[11]/C
                               gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[13]
                                                              1.000         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]/C
                               gen_spy_afe[0].gen_spy_bit[4].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              1.003         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__4/C
                               gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              1.003         
rx_addr_reg_reg[23]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[29]
                                                              1.004         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__3/C
                               gen_spy_afe[0].gen_spy_bit[8].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              1.010         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__3/C
                               gen_spy_afe[4].gen_spy_bit[2].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              1.010         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[11]_rep__4/C
                               gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[13]
                                                              1.014         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[13]/D
                                                              1.015         
eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/dataout_reg[2]/D
                                                              1.018         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]/C
                               gen_spy_afe[0].gen_spy_bit[4].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
                                                              1.023         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep__4/C
                               gen_spy_afe[0].gen_spy_bit[8].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
                                                              1.031         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]/C
                               gen_spy_afe[1].gen_spy_bit[7].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[4]
                                                              1.032         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[29]/D
                                                              1.040         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[11]_rep__2/C
                               gen_spy_afe[0].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[13]
                                                              1.045         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[11]_rep__2/C
                               gen_spy_afe[0].gen_spy_bit[8].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[13]
                                                              1.045         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]/C
                               gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[4]
                                                              1.045         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/sctr_reg[1]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/D
                                                              1.047         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[8]/D
                                                              1.047         
eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                               eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/dataout_reg[6]/D
                                                              1.048         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]/C
                               gen_spy_afe[0].gen_spy_bit[4].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              1.049         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]/C
                               gen_spy_afe[0].gen_spy_bit[6].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              1.049         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[7]_rep/R
                                                              1.050         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__3/C
                               gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              1.053         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep__1/C
                               gen_spy_afe[2].gen_spy_bit[1].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
                                                              1.061         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep__5/C
                               gen_spy_afe[1].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[4]
                                                              1.066         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[6]_rep__18/C
                               gen_spy_afe[0].gen_spy_bit[0].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[8]
                                                              1.069         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[11]_rep__4/C
                               gen_spy_afe[1].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[13]
                                                              1.072         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[11]/D
                                                              1.076         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/FSM_onehot_Sreg0_reg[70]/R
                                                              1.080         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/FSM_onehot_Sreg0_reg[80]/R
                                                              1.080         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/FSM_onehot_Sreg0_reg[82]/R
                                                              1.080         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/FSM_onehot_Sreg0_reg[83]/R
                                                              1.080         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/FSM_onehot_Sreg0_reg[84]/R
                                                              1.080         
ts_spy_gen[2].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[34]
                                                              1.081         
ts_spy_gen[2].ts_spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[38]
                                                              1.085         
rx_addr_reg_reg[23]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[28]
                                                              1.097         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep__0/C
                               gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[4]
                                                              1.102         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]/C
                               gen_spy_afe[1].gen_spy_bit[5].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[4]
                                                              1.103         
rx_addr_reg_reg[23]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[30]
                                                              1.105         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[9]/D
                                                              1.109         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[27]/D
                                                              1.118         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[0]/S
                                                              1.139         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[1]/S
                                                              1.139         
core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[2].stc_inst/genfifo[1].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/sela_reg[2]/D
                                                              1.173         
core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[2].stc_inst/genfifo[1].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/sela_reg[0]/D
                                                              1.181         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/kout_reg_reg[1]/D
                                                              1.189         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[28]/D
                                                              1.203         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[7]/D
                                                              1.231         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg/D
                                                              1.247         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[30]/D
                                                              1.264         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[1]/D
                                                              1.267         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/S
                                                              1.288         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[10]/CE
                                                              1.290         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[11]/CE
                                                              1.290         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[8]/CE
                                                              1.290         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[9]/CE
                                                              1.290         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                                                              1.324         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                                                              1.324         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                                                              1.324         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                                                              1.324         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[14]/PRE
                                                              1.327         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[6]/PRE
                                                              1.327         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                                                              1.340         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
                                                              1.340         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
                                                              1.340         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
                                                              1.340         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]/CE
                                                              1.366         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[1]/CE
                                                              1.366         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[2]/CE
                                                              1.366         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/CE
                                                              1.366         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[0]/CE
                                                              1.377         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[1]/CE
                                                              1.377         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[2]/CE
                                                              1.377         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[3]/CE
                                                              1.377         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]/R
                                                              1.383         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[1]/R
                                                              1.383         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[2]/R
                                                              1.383         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/R
                                                              1.383         
core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[2].stc_inst/genfifo[1].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/FSM_sequential_state_reg[0]/D
                                                              1.389         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[25]/D
                                                              1.390         
core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[2].stc_inst/genfifo[1].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/sela_reg[1]/D
                                                              1.390         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/wb_reg[0]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg/D
                                                              1.394         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[4]/CE
                                                              1.413         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[5]/CE
                                                              1.413         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/CE
                                                              1.413         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[7]/CE
                                                              1.413         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[6]/D
                                                              1.426         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                                                              1.435         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                                                              1.435         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
                                                              1.435         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
                                                              1.435         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[4]/CE
                                                              1.440         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/CE
                                                              1.440         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/CE
                                                              1.440         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[7]/CE
                                                              1.440         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[21]/D
                                                              1.444         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[11]/PRE
                                                              1.452         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[13]/PRE
                                                              1.452         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[1]/PRE
                                                              1.452         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[21]/PRE
                                                              1.452         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[22]/PRE
                                                              1.452         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[3]/PRE
                                                              1.452         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[9]/PRE
                                                              1.452         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[4]/D
                                                              1.455         
core_inst/st40_sender_inst/sela_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[2]/D
                                                              1.461         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[12]/CE
                                                              1.482         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[13]/CE
                                                              1.482         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[14]/CE
                                                              1.482         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/CE
                                                              1.482         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[4]/R
                                                              1.491         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/R
                                                              1.491         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/R
                                                              1.491         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[7]/R
                                                              1.491         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[10]/CE
                                                              1.495         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[11]/CE
                                                              1.495         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[8]/CE
                                                              1.495         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[9]/CE
                                                              1.495         
core_inst/st40_sender_inst/dout_reg_reg[17]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[17]
                                                              1.497         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[12]/R
                                                              1.500         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[13]/R
                                                              1.500         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[14]/R
                                                              1.500         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/R
                                                              1.500         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[10]/CE
                                                              1.527         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[11]/CE
                                                              1.527         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[8]/CE
                                                              1.527         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[9]/CE
                                                              1.527         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[12]/CE
                                                              1.529         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[13]/CE
                                                              1.529         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[14]/CE
                                                              1.529         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/CE
                                                              1.529         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[0]/CE
                                                              1.531         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[1]/CE
                                                              1.531         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[2]/CE
                                                              1.531         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[3]/CE
                                                              1.531         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/R
                                                              1.543         
core_inst/st40_sender_inst/dout_reg_reg[25]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[25]
                                                              1.561         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]/R
                                                              1.569         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[0]/PRE
                                                              1.577         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[16]/PRE
                                                              1.577         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[20]/PRE
                                                              1.577         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[24]/PRE
                                                              1.577         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[28]/PRE
                                                              1.577         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[29]/PRE
                                                              1.577         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[30]/PRE
                                                              1.577         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[8]/PRE
                                                              1.577         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[31]/D
                                                              1.583         
core_inst/st40_sender_inst/dout_reg_reg[29]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[29]
                                                              1.583         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                                                              1.590         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                                                              1.590         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                                                              1.590         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                                                              1.590         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[12]/CE
                                                              1.593         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[13]/CE
                                                              1.593         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/CE
                                                              1.593         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[15]/CE
                                                              1.593         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[0]/CE
                                                              1.602         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[1]/CE
                                                              1.602         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[2]/CE
                                                              1.602         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/CE
                                                              1.602         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/kout_reg_reg[0]/D
                                                              1.602         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[4]/CE
                                                              1.602         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[5]/CE
                                                              1.602         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[6]/CE
                                                              1.602         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/CE
                                                              1.602         
core_inst/st40_sender_inst/dout_reg_reg[25]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[25]
                                                              1.605         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[10]/R
                                                              1.611         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[11]/R
                                                              1.611         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[8]/R
                                                              1.611         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[9]/R
                                                              1.611         
core_inst/st40_sender_inst/dout_reg_reg[30]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[30]
                                                              1.612         
core_inst/st40_sender_inst/dout_reg_reg[12]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[12]
                                                              1.629         
core_inst/st40_sender_inst/dout_reg_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[5]
                                                              1.631         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[0]/D
                                                              1.638         
core_inst/st40_sender_inst/dout_reg_reg[4]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[4]
                                                              1.649         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]/R
                                                              1.655         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/R
                                                              1.655         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/R
                                                              1.655         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/R
                                                              1.655         
core_inst/st40_sender_inst/dout_reg_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[2]
                                                              1.662         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/R
                                                              1.663         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[11]/R
                                                              1.663         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[8]/R
                                                              1.663         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[9]/R
                                                              1.663         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[10]/CE
                                                              1.667         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[11]/CE
                                                              1.667         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[8]/CE
                                                              1.667         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[9]/CE
                                                              1.667         
core_inst/st40_sender_inst/dout_reg_reg[1]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[1]
                                                              1.668         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[0]/CE
                                                              1.678         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[1]/CE
                                                              1.678         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[2]/CE
                                                              1.678         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[3]/CE
                                                              1.678         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[4]/CE
                                                              1.681         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[5]/CE
                                                              1.681         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[6]/CE
                                                              1.681         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[7]/CE
                                                              1.681         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[5]/D
                                                              1.683         
core_inst/st40_sender_inst/dout_reg_reg[1]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[1]
                                                              1.691         
core_inst/st40_sender_inst/dout_reg_reg[19]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[19]
                                                              1.693         
core_inst/st40_sender_inst/dout_reg_reg[18]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[18]
                                                              1.695         
core_inst/st40_sender_inst/dout_reg_reg[26]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[26]
                                                              1.698         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[12]/CE
                                                              1.702         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[13]/CE
                                                              1.702         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[14]/CE
                                                              1.702         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[15]/CE
                                                              1.702         
core_inst/st40_sender_inst/dout_reg_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[7]
                                                              1.703         
core_inst/gen_stream_sender[3].stream_sender_inst/kout_reg_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXCHARISK[0]
                                                              1.704         
core_inst/st40_sender_inst/dout_reg_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[6]
                                                              1.721         
core_inst/gen_stream_sender[3].stream_sender_inst/dout_reg_reg[28]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[28]
                                                              1.730         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[10]/PRE
                                                              1.733         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[12]/PRE
                                                              1.733         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[17]/PRE
                                                              1.733         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[18]/PRE
                                                              1.733         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[19]/PRE
                                                              1.733         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[26]/PRE
                                                              1.733         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[2]/PRE
                                                              1.733         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[4]/PRE
                                                              1.733         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[3]/D
                                                              1.739         
core_inst/st40_sender_inst/dout_reg_reg[21]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[21]
                                                              1.740         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_reg/D
                                                              1.741         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/R
                                                              1.744         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/R
                                                              1.744         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/R
                                                              1.744         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/R
                                                              1.744         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/R
                                                              1.748         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/R
                                                              1.748         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/R
                                                              1.748         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[3]/R
                                                              1.748         
core_inst/st40_sender_inst/dout_reg_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[6]
                                                              1.751         
core_inst/st40_sender_inst/dout_reg_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[3]
                                                              1.764         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/R
                                                              1.769         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[1]/R
                                                              1.769         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[2]/R
                                                              1.769         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/R
                                                              1.769         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]/R
                                                              1.771         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[5]/R
                                                              1.771         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[6]/R
                                                              1.771         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[7]/R
                                                              1.771         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                                                              1.785         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[4]/CE
                                                              1.788         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[5]/CE
                                                              1.788         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[6]/CE
                                                              1.788         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[7]/CE
                                                              1.788         
core_inst/st40_sender_inst/dout_reg_reg[13]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[13]
                                                              1.789         
core_inst/st40_sender_inst/dout_reg_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[7]
                                                              1.793         
core_inst/st40_sender_inst/dout_reg_reg[24]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[24]
                                                              1.797         
core_inst/st40_sender_inst/dout_reg_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[2]
                                                              1.798         
core_inst/st40_sender_inst/dout_reg_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[14]
                                                              1.805         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_time_cnt_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                                                              1.810         
core_inst/st40_sender_inst/dout_reg_reg[4]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[4]
                                                              1.811         
core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[5].stc_inst/genfifo[3].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/kout_reg_reg[3]/D
                                                              1.812         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]/R
                                                              1.813         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[2]/R
                                                              1.813         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[3]/R
                                                              1.813         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/R
                                                              1.813         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[5]/R
                                                              1.813         
core_inst/gen_stream_sender[0].stream_sender_inst/dout_reg_reg[26]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[26]
                                                              1.815         
core_inst/st40_sender_inst/dout_reg_reg[1]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[1]
                                                              1.820         
core_inst/st40_sender_inst/dout_reg_reg[9]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[9]
                                                              1.824         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                                                              1.834         
core_inst/st40_sender_inst/dout_reg_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[0]
                                                              1.843         
core_inst/st40_sender_inst/dout_reg_reg[19]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[19]
                                                              1.844         
core_inst/st40_sender_inst/dout_reg_reg[23]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[23]
                                                              1.846         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_time_cnt_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                                                              1.846         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_time_cnt_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                                                              1.846         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_time_cnt_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                                                              1.846         
core_inst/st40_sender_inst/dout_reg_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[15]
                                                              1.850         
core_inst/st40_sender_inst/dout_reg_reg[27]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[27]
                                                              1.852         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_wait_bypass_reg/D
                                                              1.857         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[19]/PRE
                                                              1.857         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[1]/PRE
                                                              1.857         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[27]/PRE
                                                              1.857         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[10]/CE
                                                              1.864         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/CE
                                                              1.864         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[8]/CE
                                                              1.864         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[9]/CE
                                                              1.864         
core_inst/st40_sender_inst/dout_reg_reg[8]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[8]
                                                              1.867         
core_inst/st40_sender_inst/dout_reg_reg[28]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[28]
                                                              1.869         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                                                              1.877         
core_inst/st40_sender_inst/dout_reg_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[3]
                                                              1.879         
core_inst/st40_sender_inst/dout_reg_reg[31]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[31]
                                                              1.882         
core_inst/st40_sender_inst/dout_reg_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[11]
                                                              1.886         
core_inst/st40_sender_inst/dout_reg_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[0]
                                                              1.888         
core_inst/st40_sender_inst/dout_reg_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[2]
                                                              1.899         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[4]/R
                                                              1.913         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[5]/R
                                                              1.913         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[6]/R
                                                              1.913         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/R
                                                              1.913         
core_inst/st40_sender_inst/dout_reg_reg[23]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[23]
                                                              1.917         
core_inst/st40_sender_inst/dout_reg_reg[8]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[8]
                                                              1.923         
core_inst/st40_sender_inst/dout_reg_reg[24]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[24]
                                                              1.924         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[20]/CE
                                                              1.925         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[21]/CE
                                                              1.925         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[22]/CE
                                                              1.925         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[23]/CE
                                                              1.925         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_reclocked_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                                                              1.926         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_reclocked_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                                                              1.926         
core_inst/gen_stream_sender[3].stream_sender_inst/dout_reg_reg[30]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[30]
                                                              1.930         
core_inst/gen_stream_sender[0].stream_sender_inst/dout_reg_reg[28]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[28]
                                                              1.951         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[12]/CE
                                                              1.951         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/CE
                                                              1.951         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[14]/CE
                                                              1.951         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[15]/CE
                                                              1.951         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/CE
                                                              1.952         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[29]/CE
                                                              1.952         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[30]/CE
                                                              1.952         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[31]/CE
                                                              1.952         
core_inst/st40_sender_inst/dout_reg_reg[23]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[23]
                                                              1.957         
core_inst/st40_sender_inst/dout_reg_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[7]
                                                              1.958         
core_inst/st40_sender_inst/dout_reg_reg[26]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[26]
                                                              1.958         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[24]/CE
                                                              1.959         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[25]/CE
                                                              1.959         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[26]/CE
                                                              1.959         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[27]/CE
                                                              1.959         
core_inst/st40_sender_inst/dout_reg_reg[29]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[29]
                                                              1.960         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/gttxreset_i_reg/R
                                                              1.971         
core_inst/st40_sender_inst/dout_reg_reg[4]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[4]
                                                              1.993         
core_inst/st40_sender_inst/dout_reg_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[5]
                                                              1.996         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/R
                                                              2.004         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/R
                                                              2.004         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/R
                                                              2.004         
core_inst/st40_sender_inst/dout_reg_reg[13]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[13]
                                                              2.023         
core_inst/st40_sender_inst/dout_reg_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[7]
                                                              2.030         
core_inst/st40_sender_inst/dout_reg_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[14]
                                                              2.030         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/core_gt_common_reset_i/COMMON_RESET_reg/R
                                                              2.042         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/core_gt_common_reset_i/common_reset_asserted_reg/R
                                                              2.042         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/core_gt_common_reset_i/state_reg/R
                                                              2.042         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/R
                                                              2.042         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/TXUSERRDY_reg/R
                                                              2.042         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[16]/CE
                                                              2.050         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[17]/CE
                                                              2.050         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[18]/CE
                                                              2.050         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[19]/CE
                                                              2.050         
core_inst/st40_sender_inst/dout_reg_reg[20]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[20]
                                                              2.053         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_reclocked_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                                                              2.053         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_reclocked_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
                                                              2.053         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/R
                                                              2.075         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/R
                                                              2.085         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/R
                                                              2.085         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]/R
                                                              2.085         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/R
                                                              2.085         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_reg/D
                                                              2.091         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[10]/R
                                                              2.112         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[11]/R
                                                              2.112         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[8]/R
                                                              2.112         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[9]/R
                                                              2.112         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[17]/PRE
                                                              2.124         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[25]/PRE
                                                              2.124         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                                                              2.132         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg/R
                                                              2.135         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_reclocked_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/D
                                                              2.138         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[12]/R
                                                              2.147         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[13]/R
                                                              2.147         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[14]/R
                                                              2.147         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/R
                                                              2.147         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[14]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[16]/CE
                                                              2.170         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[14]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[17]/CE
                                                              2.170         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[14]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[18]/CE
                                                              2.170         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_tlock_max_reg/D
                                                              2.187         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[14]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[12]/CE
                                                              2.239         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[14]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[13]/CE
                                                              2.239         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[14]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[14]/CE
                                                              2.239         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[14]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[15]/CE
                                                              2.239         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/R
                                                              2.244         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/CE
                                                              2.250         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[1]/CE
                                                              2.250         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[2]/CE
                                                              2.250         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/CE
                                                              2.250         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[62]/D
                                                              2.287         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[62]/D
                                                              2.287         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[14]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[10]/CE
                                                              2.291         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[14]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[11]/CE
                                                              2.291         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[14]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/CE
                                                              2.291         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[14]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[9]/CE
                                                              2.291         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[62]/D
                                                              2.307         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[62]/D
                                                              2.307         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/D
                                                              2.309         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                                                              2.330         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[63]/D
                                                              2.352         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[63]/D
                                                              2.352         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[61]/D
                                                              2.371         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[61]/D
                                                              2.371         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[63]/D
                                                              2.372         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[63]/D
                                                              2.372         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                                                              2.383         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[58]/D
                                                              2.385         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[58]/D
                                                              2.385         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[60]/D
                                                              2.390         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[60]/D
                                                              2.390         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[61]/D
                                                              2.391         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[61]/D
                                                              2.391         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[58]/D
                                                              2.404         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[58]/D
                                                              2.404         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[60]/D
                                                              2.409         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[60]/D
                                                              2.409         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[59]/D
                                                              2.450         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[59]/D
                                                              2.450         
fe_inst/gen_afe[3].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKDIV
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[0].stc_inst/baseline_inst/sum_reg_reg[15]/D
                                                              2.456         
fe_inst/gen_afe[3].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKDIV
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[0].stc_inst/baseline_inst/sum_reg_reg[15]/D
                                                              2.456         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[57]/D
                                                              2.469         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[57]/D
                                                              2.469         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[59]/D
                                                              2.469         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[59]/D
                                                              2.469         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[54]/D
                                                              2.485         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[54]/D
                                                              2.485         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[57]/D
                                                              2.488         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[57]/D
                                                              2.488         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[56]/D
                                                              2.490         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[56]/D
                                                              2.490         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[54]/D
                                                              2.501         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[54]/D
                                                              2.501         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[56]/D
                                                              2.506         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[56]/D
                                                              2.506         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                                                              2.522         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                                                              2.523         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[1]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[1]/D
                                                              2.534         
fe_inst/gen_afe[3].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKDIV
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[0].stc_inst/baseline_inst/sum_reg_reg[14]/D
                                                              2.537         
fe_inst/gen_afe[3].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKDIV
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[0].stc_inst/baseline_inst/sum_reg_reg[14]/D
                                                              2.537         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[55]/D
                                                              2.550         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[55]/D
                                                              2.550         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[55]/D
                                                              2.566         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[55]/D
                                                              2.566         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[53]/D
                                                              2.569         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[53]/D
                                                              2.569         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                                                              2.571         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                                                              2.571         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                                                              2.571         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                                                              2.571         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/RST
                                                              2.574         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/RST
                                                              2.574         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[50]/D
                                                              2.584         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[50]/D
                                                              2.584         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[53]/D
                                                              2.585         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[53]/D
                                                              2.585         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[52]/D
                                                              2.589         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[52]/D
                                                              2.589         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[50]/D
                                                              2.597         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[50]/D
                                                              2.597         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[52]/D
                                                              2.602         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[52]/D
                                                              2.602         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                                                              2.610         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                                                              2.644         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                                                              2.644         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[51]/D
                                                              2.649         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[51]/D
                                                              2.649         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[51]/D
                                                              2.662         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[51]/D
                                                              2.662         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[62]/D
                                                              2.663         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[62]/D
                                                              2.663         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[49]/D
                                                              2.668         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[49]/D
                                                              2.668         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[6].dfebit_inst/iserdese2_slave_inst/RST
                                                              2.681         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[6].dfebit_inst/iserdese2_slave_inst/RST
                                                              2.681         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[49]/D
                                                              2.681         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[49]/D
                                                              2.681         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[46]/D
                                                              2.683         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[46]/D
                                                              2.683         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[48]/D
                                                              2.688         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[48]/D
                                                              2.688         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[46]/D
                                                              2.695         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[46]/D
                                                              2.695         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[48]/D
                                                              2.700         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[48]/D
                                                              2.700         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[63]/D
                                                              2.728         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[63]/D
                                                              2.728         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[61]/D
                                                              2.747         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[61]/D
                                                              2.747         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[3].stc_inst/ts_reg_reg[62]/D
                                                              2.748         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[3].stc_inst/ts_reg_reg[62]/D
                                                              2.748         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[47]/D
                                                              2.748         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[47]/D
                                                              2.748         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[47]/D
                                                              2.760         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[47]/D
                                                              2.760         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[58]/D
                                                              2.762         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[58]/D
                                                              2.762         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                                                              2.762         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[60]/D
                                                              2.767         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[60]/D
                                                              2.767         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[45]/D
                                                              2.767         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[45]/D
                                                              2.767         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[45]/D
                                                              2.779         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[45]/D
                                                              2.779         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[42]/D
                                                              2.782         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[42]/D
                                                              2.782         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[44]/D
                                                              2.787         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[44]/D
                                                              2.787         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[42]/D
                                                              2.791         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[42]/D
                                                              2.791         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[44]/D
                                                              2.796         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[44]/D
                                                              2.796         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[7].dfebit_inst/iserdese2_master_inst/RST
                                                              2.798         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[7].dfebit_inst/iserdese2_master_inst/RST
                                                              2.798         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[3].stc_inst/ts_reg_reg[63]/D
                                                              2.806         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[3].stc_inst/ts_reg_reg[63]/D
                                                              2.806         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                                                              2.823         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[59]/D
                                                              2.827         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[59]/D
                                                              2.827         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[3].stc_inst/ts_reg_reg[61]/D
                                                              2.827         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[3].stc_inst/ts_reg_reg[61]/D
                                                              2.827         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[3].stc_inst/ts_reg_reg[60]/D
                                                              2.843         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[3].stc_inst/ts_reg_reg[60]/D
                                                              2.843         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[57]/D
                                                              2.846         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[57]/D
                                                              2.846         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[43]/D
                                                              2.847         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[43]/D
                                                              2.847         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[3].stc_inst/ts_reg_reg[58]/D
                                                              2.848         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[3].stc_inst/ts_reg_reg[58]/D
                                                              2.848         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[43]/D
                                                              2.856         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[43]/D
                                                              2.856         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[54]/D
                                                              2.860         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[54]/D
                                                              2.860         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[56]/D
                                                              2.865         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[56]/D
                                                              2.865         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[41]/D
                                                              2.866         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[41]/D
                                                              2.866         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[41]/D
                                                              2.875         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[41]/D
                                                              2.875         
fe_inst/gen_afe[4].afe_inst/genfebit[7].dfebit_inst/iserdese2_master_inst/CLKDIV
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/baseline_inst/sum_reg_reg[15]/D
                                                              2.876         
fe_inst/gen_afe[4].afe_inst/genfebit[7].dfebit_inst/iserdese2_master_inst/CLKDIV
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/baseline_inst/sum_reg_reg[15]/D
                                                              2.876         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[38]/D
                                                              2.881         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[38]/D
                                                              2.881         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[40]/D
                                                              2.886         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[40]/D
                                                              2.886         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[38]/D
                                                              2.888         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[38]/D
                                                              2.888         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[40]/D
                                                              2.893         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[40]/D
                                                              2.893         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[3].stc_inst/ts_reg_reg[59]/D
                                                              2.906         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[3].stc_inst/ts_reg_reg[59]/D
                                                              2.906         
fe_inst/gen_afe[3].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKDIV
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[0].stc_inst/baseline_inst/sum_reg_reg[21]/D
                                                              2.910         
fe_inst/gen_afe[3].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKDIV
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[0].stc_inst/baseline_inst/sum_reg_reg[21]/D
                                                              2.910         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[7].dfebit_inst/iserdese2_slave_inst/RST
                                                              2.915         
reset_inst/reset_fe_mclk_reg_reg/C
                               fe_inst/gen_afe[4].afe_inst/genfebit[7].dfebit_inst/iserdese2_slave_inst/RST
                                                              2.915         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[55]/D
                                                              2.925         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[55]/D
                                                              2.925         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[3].stc_inst/ts_reg_reg[57]/D
                                                              2.927         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[3].stc_inst/ts_reg_reg[57]/D
                                                              2.927         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[6].stc_inst/ts_reg_reg[62]/D
                                                              2.940         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[6].stc_inst/ts_reg_reg[62]/D
                                                              2.940         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[3].stc_inst/ts_reg_reg[56]/D
                                                              2.942         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[3].stc_inst/ts_reg_reg[56]/D
                                                              2.942         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[53]/D
                                                              2.944         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[53]/D
                                                              2.944         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[39]/D
                                                              2.946         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[39]/D
                                                              2.946         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[3].stc_inst/ts_reg_reg[54]/D
                                                              2.947         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[3].stc_inst/ts_reg_reg[54]/D
                                                              2.947         
fe_inst/gen_afe[4].afe_inst/genfebit[7].dfebit_inst/iserdese2_master_inst/CLKDIV
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/baseline_inst/sum_reg_reg[14]/D
                                                              2.952         
fe_inst/gen_afe[4].afe_inst/genfebit[7].dfebit_inst/iserdese2_master_inst/CLKDIV
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/baseline_inst/sum_reg_reg[14]/D
                                                              2.952         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[39]/D
                                                              2.953         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[39]/D
                                                              2.953         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[50]/D
                                                              2.959         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[50]/D
                                                              2.959         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[52]/D
                                                              2.964         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[52]/D
                                                              2.964         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[37]/D
                                                              2.965         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[37]/D
                                                              2.965         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[37]/D
                                                              2.972         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[37]/D
                                                              2.972         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[34]/D
                                                              2.979         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[34]/D
                                                              2.979         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[1].stc_inst/ts_reg_reg[62]/D
                                                              2.980         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[1].stc_inst/ts_reg_reg[62]/D
                                                              2.980         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[36]/D
                                                              2.984         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[36]/D
                                                              2.984         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[0].stc_inst/ts_reg_reg[62]/D
                                                              2.989         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[0].stc_inst/ts_reg_reg[62]/D
                                                              2.989         
fe_inst/gen_afe[3].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKDIV
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[0].stc_inst/baseline_inst/sum_reg_reg[20]/D
                                                              2.989         
fe_inst/gen_afe[3].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKDIV
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[0].stc_inst/baseline_inst/sum_reg_reg[20]/D
                                                              2.989         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[34]/D
                                                              2.995         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[34]/D
                                                              2.995         
fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/CLKDIV
                               core_inst/gen_stream_sender[3].stream_sender_inst/ch1_3_reg_reg[2]/D
                                                              2.998         
fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/CLKDIV
                               core_inst/gen_stream_sender[3].stream_sender_inst/ch1_3_reg_reg[2]/D
                                                              2.998         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[36]/D
                                                              3.000         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[2].stc_inst/ts_reg_reg[36]/D
                                                              3.000         
fe_inst/gen_afe[3].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKDIV
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[0].stc_inst/baseline_inst/sum_reg_reg[19]/D
                                                              3.004         
fe_inst/gen_afe[3].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKDIV
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[0].stc_inst/baseline_inst/sum_reg_reg[19]/D
                                                              3.004         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[6].stc_inst/ts_reg_reg[63]/D
                                                              3.005         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[6].stc_inst/ts_reg_reg[63]/D
                                                              3.005         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[3].stc_inst/ts_reg_reg[55]/D
                                                              3.005         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[3].stc_inst/ts_reg_reg[55]/D
                                                              3.005         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/D
                                                              3.006         
fe_inst/gen_afe[3].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKDIV
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[0].stc_inst/baseline_inst/sum_reg_reg[17]/D
                                                              3.009         
fe_inst/gen_afe[3].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKDIV
                               core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[0].stc_inst/baseline_inst/sum_reg_reg[17]/D
                                                              3.009         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/D
                                                              3.018         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[0]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[0]/D
                                                              3.019         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[6].stc_inst/ts_reg_reg[61]/D
                                                              3.024         
endpoint_inst/timestamp_reg_reg[12]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[6].stc_inst/ts_reg_reg[61]/D
                                                              3.024         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[51]/D
                                                              3.024         
endpoint_inst/timestamp_reg_reg[3]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[4].stc_inst/ts_reg_reg[51]/D
                                                              3.024         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                                                              3.299         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                                                              3.320         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                                                              3.324         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                                                              3.324         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                                                              3.328         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                                                              3.328         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                                                              3.328         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                                                              3.328         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                                                              3.328         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]/PRE
                                                              3.709         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[16]/PRE
                                                              3.709         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[8]/PRE
                                                              3.709         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[11]/PRE
                                                              3.859         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[18]/PRE
                                                              3.859         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[26]/PRE
                                                              3.859         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[3]/PRE
                                                              3.859         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[4]/PRE
                                                              3.859         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[15]/PRE
                                                              3.874         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[23]/PRE
                                                              3.874         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[9]/PRE
                                                              3.874         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[25]/PRE
                                                              4.094         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[5]/PRE
                                                              4.094         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[7]/PRE
                                                              4.094         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[14]/PRE
                                                              4.167         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[20]/PRE
                                                              4.167         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[21]/PRE
                                                              4.167         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[28]/PRE
                                                              4.167         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[15]/PRE
                                                              4.212         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[23]/PRE
                                                              4.212         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[27]/PRE
                                                              4.212         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[31]/PRE
                                                              4.212         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPCOMMAALIGNEN
                                                              4.303         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
                                                              4.446         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[24]/PRE
                                                              4.594         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[5]/PRE
                                                              4.594         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[6]/PRE
                                                              4.594         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/CE
                                                              4.681         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/CE
                                                              4.681         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]/CE
                                                              4.681         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/CE
                                                              4.681         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]/CE
                                                              4.681         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]/CE
                                                              4.681         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[22]/PRE
                                                              4.690         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[30]/PRE
                                                              4.690         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[31]/PRE
                                                              4.690         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[10]/PRE
                                                              4.853         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[12]/PRE
                                                              4.853         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[13]/PRE
                                                              4.853         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[29]/PRE
                                                              4.853         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[2]/PRE
                                                              4.853         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[7]/PRE
                                                              4.853         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CE
                                                              5.028         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CE
                                                              5.028         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[4]/CE
                                                              5.059         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[5]/CE
                                                              5.059         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]/CE
                                                              5.059         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[7]/CE
                                                              5.059         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/CE
                                                              5.091         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/CE
                                                              5.091         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
                                                              5.113         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
                                                              5.113         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/D
                                                              5.121         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/CE
                                                              5.147         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/CE
                                                              5.147         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/CE
                                                              5.147         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/CE
                                                              5.147         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/CE
                                                              5.203         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/CE
                                                              5.203         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]/CE
                                                              5.203         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/CE
                                                              5.203         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/D
                                                              5.252         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/D
                                                              5.253         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CE
                                                              5.258         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CE
                                                              5.258         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CE
                                                              5.258         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CE
                                                              5.258         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CE
                                                              5.258         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CE
                                                              5.258         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/D
                                                              5.269         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/D
                                                              5.294         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/CE
                                                              5.306         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/CE
                                                              5.306         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/CE
                                                              5.306         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/CE
                                                              5.306         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/D
                                                              5.320         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[7]/D
                                                              5.339         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/CLR
                                                              5.367         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/CLR
                                                              5.367         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/D
                                                              5.399         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/D
                                                              5.407         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/D
                                                              5.411         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/D
                                                              5.431         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[8]
                                                              5.432         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/D
                                                              5.441         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/D
                                                              5.442         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/D
                                                              5.448         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/D
                                                              5.480         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/D
                                                              5.495         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[5]/D
                                                              5.515         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/D
                                                              5.533         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[13]
                                                              5.534         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]/D
                                                              5.550         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/D
                                                              5.556         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/D
                                                              5.557         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[4]/D
                                                              5.559         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/D
                                                              5.560         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[10]
                                                              5.569         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[9]
                                                              5.569         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]/D
                                                              5.573         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/D
                                                              5.574         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
                                                              5.603         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
                                                              5.603         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
                                                              5.603         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
                                                              5.603         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
                                                              5.603         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
                                                              5.603         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]/D
                                                              5.611         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/D
                                                              5.613         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                                                              5.623         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                                                              5.636         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[6]
                                                              5.640         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                                                              5.653         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/D
                                                              5.663         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[4]
                                                              5.663         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                                                              5.664         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                                                              5.677         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                                                              5.686         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[15]
                                                              5.693         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/D
                                                              5.700         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/D
                                                              5.710         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]/D
                                                              5.725         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]/D
                                                              5.725         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[14]
                                                              5.726         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[7]
                                                              5.727         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                                                              5.739         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                                                              5.741         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                                                              5.748         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                                                              5.748         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                                                              5.749         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[5]
                                                              5.750         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                                                              5.767         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                                                              5.767         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[12]/R
                                                              5.775         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[13]/R
                                                              5.775         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[14]/R
                                                              5.775         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[15]/R
                                                              5.775         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                                                              5.776         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                                                              5.779         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                                                              5.779         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                                                              5.800         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
                                                              5.809         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                                                              5.821         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                                                              5.824         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/D
                                                              5.832         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[0]
                                                              5.846         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[12]
                                                              5.865         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[11]
                                                              5.879         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                                                              5.881         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPADDR[4]
                                                              5.883         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/D
                                                              5.904         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
                                                              5.910         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPADDR[0]
                                                              5.923         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/D
                                                              5.933         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPWE
                                                              5.956         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPEN
                                                              5.963         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[10]/R
                                                              6.008         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[11]/R
                                                              6.008         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[8]/R
                                                              6.008         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[9]/R
                                                              6.008         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[2]
                                                              6.009         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[0]/R
                                                              6.024         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[1]/R
                                                              6.024         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[2]/R
                                                              6.024         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[3]/R
                                                              6.024         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/D
                                                              6.029         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/D
                                                              6.034         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/D
                                                              6.049         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[1]
                                                              6.067         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/D
                                                              6.106         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[4]/R
                                                              6.125         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[5]/R
                                                              6.125         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[6]/R
                                                              6.125         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[7]/R
                                                              6.125         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[3]
                                                              6.192         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_sys_clk_p/s1/q_reg[0]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[0]/D
                                                              6.281         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/D
                                                              6.314         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                                                              6.403         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                                                              6.403         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                                                              6.403         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[0]/CE
                                                              6.423         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[1]/CE
                                                              6.423         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[2]/CE
                                                              6.423         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/CE
                                                              6.423         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                                                              6.503         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                                                              6.520         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                                                              6.520         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                                                              6.520         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                                                              6.520         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[10]/CE
                                                              6.522         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[11]/CE
                                                              6.522         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[8]/CE
                                                              6.522         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[9]/CE
                                                              6.522         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                                                              6.522         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/D
                                                              6.571         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/D
                                                              6.576         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[16]/CE
                                                              6.625         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[17]/CE
                                                              6.625         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[4]/CE
                                                              6.632         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[5]/CE
                                                              6.632         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[6]/CE
                                                              6.632         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[7]/CE
                                                              6.632         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_sys_clk_p/s1/q_reg[1]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[1]/R
                                                              6.650         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[0]/CE
                                                              6.654         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[1]/CE
                                                              6.654         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/CE
                                                              6.654         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[3]/CE
                                                              6.654         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[16]/CE
                                                              6.662         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[17]/CE
                                                              6.662         
phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
                               phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[95]/D
                                                              6.692         
phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
                               phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[127]/D
                                                              6.692         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_reg/D
                                                              6.695         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_sys_clk/q_reg[0]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[2]/D
                                                              6.703         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                                                              6.717         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                                                              6.717         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                                                              6.717         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                                                              6.717         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[0]/CE
                                                              6.717         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[1]/CE
                                                              6.717         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[2]/CE
                                                              6.717         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/CE
                                                              6.717         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[4]/CE
                                                              6.735         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[5]/CE
                                                              6.735         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[6]/CE
                                                              6.735         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[7]/CE
                                                              6.735         
spi_inst/cmd_fifo_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                               spi_inst/cmd_fifo_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
                                                              6.740         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[10]/CE
                                                              6.764         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[11]/CE
                                                              6.764         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[8]/CE
                                                              6.764         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[9]/CE
                                                              6.764         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_2ms_reg/D
                                                              6.765         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[12]/CE
                                                              6.772         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[13]/CE
                                                              6.772         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[14]/CE
                                                              6.772         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[15]/CE
                                                              6.772         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[12]/CE
                                                              6.780         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[13]/CE
                                                              6.780         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[14]/CE
                                                              6.780         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[15]/CE
                                                              6.780         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                                                              6.785         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                                                              6.785         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                                                              6.785         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[16]/CE
                                                              6.800         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[17]/CE
                                                              6.800         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[16]/CE
                                                              6.822         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[17]/CE
                                                              6.822         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_sys_clk_p/s1/q_reg[1]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/R
                                                              6.826         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[12]/CE
                                                              6.840         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[13]/CE
                                                              6.840         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[14]/CE
                                                              6.840         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[15]/CE
                                                              6.840         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[10]/CE
                                                              6.844         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[11]/CE
                                                              6.844         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[8]/CE
                                                              6.844         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[9]/CE
                                                              6.844         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_sys_clk/q_reg[0]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/D
                                                              6.849         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[10]/CE
                                                              6.910         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[11]/CE
                                                              6.910         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[8]/CE
                                                              6.910         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[9]/CE
                                                              6.910         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[4]/CE
                                                              6.910         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[5]/CE
                                                              6.910         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[6]/CE
                                                              6.910         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[7]/CE
                                                              6.910         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[12]/CE
                                                              6.933         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/D
                                                              6.970         
phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
                               phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/D
                                                              6.971         
phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
                               phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/D
                                                              6.971         
core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                                                              7.009         
core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                                                              7.009         
core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                                                              7.288         
core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                                                              7.288         
core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                                                              7.291         
core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                                                              7.306         
core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                                                              7.306         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[0]/R
                                                              8.934         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[1]/R
                                                              8.934         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[2]/R
                                                              8.934         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[3]/R
                                                              8.934         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[4]/R
                                                              8.934         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[4]/R
                                                              8.937         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[5]/R
                                                              8.937         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[6]/R
                                                              8.937         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[7]/R
                                                              8.937         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/pkt/trans_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/enc/q_reg[4]/D
                                                              8.963         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[10]/R
                                                              8.970         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[11]/R
                                                              8.970         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[8]/R
                                                              8.970         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[9]/R
                                                              8.970         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[0]/R
                                                              9.046         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[1]/R
                                                              9.046         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[2]/R
                                                              9.046         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[3]/R
                                                              9.046         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[12]/R
                                                              9.066         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[13]/R
                                                              9.066         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[14]/R
                                                              9.066         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[15]/R
                                                              9.066         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[16]/R
                                                              9.098         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[17]/R
                                                              9.098         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[18]/R
                                                              9.098         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[19]/R
                                                              9.098         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[20]/R
                                                              9.203         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[21]/R
                                                              9.203         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[22]/R
                                                              9.203         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[23]/R
                                                              9.203         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[0]/CE
                                                              9.223         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[1]/CE
                                                              9.223         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[2]/CE
                                                              9.223         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[3]/CE
                                                              9.223         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[24]/R
                                                              9.237         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[25]/R
                                                              9.237         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[26]/R
                                                              9.237         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[27]/R
                                                              9.237         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[60]/CE
                                                              9.238         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[61]/CE
                                                              9.238         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[62]/CE
                                                              9.238         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[63]/CE
                                                              9.238         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[4]/CE
                                                              9.332         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[5]/CE
                                                              9.332         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[6]/CE
                                                              9.332         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[7]/CE
                                                              9.332         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[28]/R
                                                              9.342         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[29]/R
                                                              9.342         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[30]/R
                                                              9.342         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[31]/R
                                                              9.342         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[56]/CE
                                                              9.348         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[57]/CE
                                                              9.348         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[58]/CE
                                                              9.348         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[59]/CE
                                                              9.348         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[32]/R
                                                              9.374         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[33]/R
                                                              9.374         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[34]/R
                                                              9.374         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[35]/R
                                                              9.374         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[52]/R
                                                              9.383         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[53]/R
                                                              9.383         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[54]/R
                                                              9.383         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[55]/R
                                                              9.383         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[60]/R
                                                              9.394         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[61]/R
                                                              9.394         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[62]/R
                                                              9.394         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[63]/R
                                                              9.394         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[16]/CE
                                                              9.449         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[17]/CE
                                                              9.449         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[18]/CE
                                                              9.449         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[19]/CE
                                                              9.449         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[10]/CE
                                                              9.449         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[11]/CE
                                                              9.449         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[8]/CE
                                                              9.449         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[9]/CE
                                                              9.449         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/err_i_reg/D
                                                              9.463         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[52]/CE
                                                              9.466         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[53]/CE
                                                              9.466         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[54]/CE
                                                              9.466         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[6]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[55]/CE
                                                              9.466         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[56]/R
                                                              9.497         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[57]/R
                                                              9.497         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[58]/R
                                                              9.497         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/locked_i_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[59]/R
                                                              9.497         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                                                              12.563        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                                                              12.649        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                                                              12.649        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                                                              12.649        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                                                              12.649        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                                                              12.737        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                                                              12.737        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                                                              12.737        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                                                              12.737        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                                                              12.767        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
                                                              12.767        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
                                                              12.767        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
                                                              12.767        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                                                              12.886        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                                                              12.886        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
                                                              12.886        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
                                                              12.886        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                                                              13.039        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                                                              13.171        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                                                              13.171        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                                                              13.171        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                                                              13.171        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/R
                                                              13.195        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]/R
                                                              13.195        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/R
                                                              13.195        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/R
                                                              13.195        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                                                              13.242        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
                                                              13.242        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
                                                              13.242        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
                                                              13.242        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                                                              13.267        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
                                                              13.267        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
                                                              13.267        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
                                                              13.267        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/R
                                                              13.312        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/R
                                                              13.427        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/R
                                                              13.427        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]/R
                                                              13.427        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[9]/R
                                                              13.427        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                                                              13.506        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                                                              13.538        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/R
                                                              13.538        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/R
                                                              13.538        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/R
                                                              13.538        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/R
                                                              13.538        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/R
                                                              13.731        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]/R
                                                              13.731        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/R
                                                              13.731        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/R
                                                              13.731        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/R
                                                              13.779        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/D
                                                              13.780        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/D
                                                              13.800        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[0]
                                                              13.860        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/R
                                                              13.891        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/R
                                                              13.891        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/R
                                                              13.891        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/R
                                                              13.891        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/D
                                                              13.891        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPMODE[0]
                                                              13.913        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/D
                                                              13.918        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPVAL[0]
                                                              13.952        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/D
                                                              13.965        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/D
                                                              13.973        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/D
                                                              13.977        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/D
                                                              13.986        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/D
                                                              13.996        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/R
                                                              14.010        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/R
                                                              14.010        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/R
                                                              14.010        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/R
                                                              14.010        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARISK[1]
                                                              14.024        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[1]
                                                              14.033        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/D
                                                              14.034        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[15]
                                                              14.036        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/D
                                                              14.036        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/D
                                                              14.038        



