<!DOCTYPE html>



  


<html class="theme-next gemini use-motion" lang="zh-Hans">
<head>
  <meta charset="UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=edge" />
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"/>
<meta name="theme-color" content="#222">









<meta http-equiv="Cache-Control" content="no-transform" />
<meta http-equiv="Cache-Control" content="no-siteapp" />
















  
  
  <link href="/lib/fancybox/source/jquery.fancybox.css?v=2.1.5" rel="stylesheet" type="text/css" />







<link href="/lib/font-awesome/css/font-awesome.min.css?v=4.6.2" rel="stylesheet" type="text/css" />

<link href="/css/main.css?v=5.1.4" rel="stylesheet" type="text/css" />


  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png?v=5.1.4">


  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png?v=5.1.4">


  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png?v=5.1.4">


  <link rel="mask-icon" href="/images/logo.svg?v=5.1.4" color="#222">





  <meta name="keywords" content="IC数字," />










<meta name="description" content="在来自高通的一位大佬同学的建议下，我还是决定将IC验证的学习提上日程，嗯，，为找到工作献出心脏">
<meta property="og:type" content="article">
<meta property="og:title" content="verilog基础">
<meta property="og:url" content="http://yoursite.com/2020/10/06/IC%E9%AA%8C%E8%AF%81-verilog/index.html">
<meta property="og:site_name" content="悦来客栈">
<meta property="og:description" content="在来自高通的一位大佬同学的建议下，我还是决定将IC验证的学习提上日程，嗯，，为找到工作献出心脏">
<meta property="og:image" content="https://gitee.com/biongd/img/raw/master/img/20201215102451.jpg">
<meta property="og:image" content="https://gitee.com/biongd/img/raw/master/img/20201215205924.jpg">
<meta property="article:published_time" content="2020-10-06T06:25:30.000Z">
<meta property="article:modified_time" content="2021-07-12T00:30:19.989Z">
<meta property="article:author" content="xujunjie&#39;blog">
<meta property="article:tag" content="IC数字">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://gitee.com/biongd/img/raw/master/img/20201215102451.jpg">



<script type="text/javascript" id="hexo.configurations">
  var NexT = window.NexT || {};
  var CONFIG = {
    root: '/',
    scheme: 'Gemini',
    version: '5.1.4',
    sidebar: {"position":"left","display":"post","display_updated":true,"offset":12,"b2t":true,"scrollpercent":false,"onmobile":false},
    fancybox: true,
    tabs: true,
    motion: {"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},
    duoshuo: {
      userId: '0',
      author: '博主'
    },
    algolia: {
      applicationID: '',
      apiKey: '',
      indexName: '',
      hits: {"per_page":10},
      labels: {"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}
    }
  };
</script>



  <link rel="canonical" href="http://yoursite.com/2020/10/06/IC验证-verilog/"/>





  <title>verilog基础 | 悦来客栈</title>
  








<meta name="generator" content="Hexo 4.2.1"></head>

<body itemscope itemtype="http://schema.org/WebPage" lang="zh-Hans">

  
  
    
  

  <div class="container sidebar-position-left page-post-detail">
    <div class="headband"></div>

    <header id="header" class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-wrapper">
  <div class="site-meta ">
    

    <div class="custom-logo-site-title">
      <a href="/"  class="brand" rel="start">
        <span class="logo-line-before"><i></i></span>
        <span class="site-title">悦来客栈</span>
        <span class="logo-line-after"><i></i></span>
      </a>
    </div>
      
        <p class="site-subtitle">learn and better</p>
      
  </div>

  <div class="site-nav-toggle">
    <button>
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
    </button>
  </div>
</div>

<nav class="site-nav">
  

  
    <ul id="menu" class="menu">
      
        
        <li class="menu-item menu-item-home">
          <a href="/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-home"></i> <br />
            
            首页
          </a>
        </li>
      
        
        <li class="menu-item menu-item-tags">
          <a href="/tags/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-tags"></i> <br />
            
            标签
          </a>
        </li>
      
        
        <li class="menu-item menu-item-categories">
          <a href="/categories/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-th"></i> <br />
            
            分类
          </a>
        </li>
      
        
        <li class="menu-item menu-item-archives">
          <a href="/archives/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-archive"></i> <br />
            
            归档
          </a>
        </li>
      

      
        <li class="menu-item menu-item-search">
          
            <a href="javascript:;" class="popup-trigger">
          
            
              <i class="menu-item-icon fa fa-search fa-fw"></i> <br />
            
            搜索
          </a>
        </li>
      
    </ul>
  

  
    <div class="site-search">
      
  <div class="popup search-popup local-search-popup">
  <div class="local-search-header clearfix">
    <span class="search-icon">
      <i class="fa fa-search"></i>
    </span>
    <span class="popup-btn-close">
      <i class="fa fa-times-circle"></i>
    </span>
    <div class="local-search-input-wrapper">
      <input autocomplete="off"
             placeholder="搜索..." spellcheck="false"
             type="text" id="local-search-input">
    </div>
  </div>
  <div id="local-search-result"></div>
</div>



    </div>
  
</nav>



 </div>
    </header>

    <main id="main" class="main">
      <div class="main-inner">
        <div class="content-wrap">
          <div id="content" class="content">
            

  <div id="posts" class="posts-expand">
    

  

  
  
  

  <article class="post post-type-normal" itemscope itemtype="http://schema.org/Article">
  
  
  
  <div class="post-block">
    <link itemprop="mainEntityOfPage" href="http://yoursite.com/2020/10/06/IC%E9%AA%8C%E8%AF%81-verilog/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="name" content="xujunjie'blog">
      <meta itemprop="description" content="">
      <meta itemprop="image" content="/images/avatar.png">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="悦来客栈">
    </span>

    
      <header class="post-header">

        
        
          <h1 class="post-title" itemprop="name headline">verilog基础</h1>
        

        <div class="post-meta">
          <span class="post-time">
              
            
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              
                <span class="post-meta-item-text">发表于</span>
              
              <time title="创建于" itemprop="dateCreated datePublished" datetime="2020-10-06T14:25:30+08:00">
                2020-10-06
              </time>
            
            
                <span class="post-updated">
                     &nbsp; | &nbsp; 更新于
                     <time itemprop="dateUpdated" datetime="2021-07-12T08:30:19+08:00" content="2021-07-12">
                          2021-07-12
                     </time>
                 </span>
             

            

            
          </span>

          
            <span class="post-category" >
            
              <span class="post-meta-divider">|</span>
            
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              
                <span class="post-meta-item-text">分类于</span>
              
              
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/%E6%95%B0%E5%AD%97-SystemVerilog-verilog%E5%9F%BA%E7%A1%80/" itemprop="url" rel="index">
                    <span itemprop="name">数字-SystemVerilog.verilog基础.</span>
                  </a>
                </span>

                
                
              
            </span>
          

          
            
          

          
          

          

          

          

        </div>
      </header>
    

    
    
    
    <div class="post-body" itemprop="articleBody">

      
      

      
        <p>在来自高通的一位大佬同学的建议下，我还是决定将IC验证的学习提上日程，嗯，，为找到工作献出心脏</p>
<a id="more"></a>
<h1 id="verilog基础部分"><a href="#verilog基础部分" class="headerlink" title="verilog基础部分"></a>verilog基础部分</h1><h3 id="概念"><a href="#概念" class="headerlink" title="概念"></a>概念</h3><p>带着问题来看：</p>
<ul>
<li><p>什么是硬件描述语言，它的主要作用？</p>
<p>一种用形式化方法来描述数字电路和系统的语言。设计者可以从上层到下层逐层描述自己的设计思想，用一系列分层次的模块来表示极其复杂的数字系统。</p>
<p>应用于设计的各个阶段：建模，仿真，验证和综合</p>
</li>
<li><p>采用硬件描述语言设计方法的优点是什么？有什么缺点？</p>
<p>传统设计方法——电路原理图输入法</p>
<p>手工布线，需要专门的设计工具，工作复杂且耗时较长。</p>
<p>采用HDL可以很容易的把完成的设计一直到不同厂家的不同芯片中，并在不同规模的应用中较容易的修改，来适应不同规模的应用。</p>
<p>最大的优点：是其与工艺无关性。这使得工程师在功能设计、逻辑验证阶段，可以不必过多考虑门级及工艺实现的具体细节。只需要利用系统设计时对芯片的要求，施加不同的约束条件，即可设计出实际电路。实际上是在EDA工具的帮助下，把逻辑验证与具体工艺库匹配，布线及时延计算分成不同的阶段来实现。</p>
<p>缺点：设计抽象层级高，底层基础不扎实可能会出问题</p>
</li>
<li><p>硬件描述语言可以用哪两种方式参与复杂数字电路的设计</p>
<p>HDL设计和验证</p>
</li>
<li><p>用硬件描述语言设计的数字系统需要经过那些步骤才能与具体的电路相对应</p>
<p>编写设计文件-功能仿真-优化、布局布线-布线后门级仿真</p>
</li>
<li><p>概念解释：IP? 软核？硬核？固核？虚拟器件？</p>
<p>IP：Intellectual Property（知识产权）</p>
<p>软核：把功能经过验证的、可综合的、实现后电路结构总门数在5000门以上的VerilogHDL模型称之为软核（soft core）</p>
<p>虚拟器件：由软核构成的器件</p>
<p>软核和虚拟器件可以很容易的借助EDA综合工具与其他外部逻辑结合为一体，其重用性可以大大缩短设计周期。</p>
<p>固核：把某一种现场可编辑门阵列(FPGA)器件上实现的、经验证是正确的，总门数在5000门以上的电路结构编码文件称为“固核”（firm core）</p>
<p>硬核：把在某一种专用集成电路工艺(ASIC)的器件上实现的，经验证是正确的，总门数在5000门以上的电路结构版图掩膜称为“硬核”（hard core）</p>
</li>
<li><p>Top_Down设计方法和HDL的关系</p>
<p>自顶向下的设计是从系统级开始，把系统划分为基本单元，然后再把每个基本单元划分为下一层次的基本单元，一直这样做下去，直到可以直接用EDA元件库中的基本元件来实现为止。</p>
</li>
</ul>
<h2 id="1-语法的基本概念"><a href="#1-语法的基本概念" class="headerlink" title="1. 语法的基本概念"></a>1. 语法的基本概念</h2><h3 id="1-1-概述"><a href="#1-1-概述" class="headerlink" title="1.1 概述"></a>1.1 概述</h3><ul>
<li><p>模块：HDL描述的电路设计就是该电路的verilog HDL模型，也称为模块</p>
</li>
<li><p>既描述行为，又描述结构</p>
</li>
<li><p>verilog模型可以是实际电路的不同级别的抽象。</p>
<ul>
<li>系统级：用语言提供的高级结构能够实现带设计模块的外部性能的模型；</li>
<li>算法级：用语言提供的高级结构能够实现算法运行的模型</li>
<li>RTL级：描述数据在寄存器之间的流动和如何处理、控制这些数据流动的模型</li>
</ul>
<p>以上为行为描述，RTL级和逻辑电路有明确的对应关系</p>
<ul>
<li>门级：描述逻辑门及其之间的链接</li>
<li>开关级：器件中三极管和存储节点以及他们之间链接的模型</li>
</ul>
</li>
</ul>
<h3 id="1-2-模块的基本概念"><a href="#1-2-模块的基本概念" class="headerlink" title="1.2 模块的基本概念"></a>1.2 模块的基本概念</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//二选一数据选择器</span></span><br><span class="line"><span class="keyword">module</span> muxtwo (out,a,b,sl);</span><br><span class="line"><span class="keyword">input</span> a ,b, sl;</span><br><span class="line"><span class="keyword">output</span> out;</span><br><span class="line"><span class="keyword">wire</span> nsl,sela,aelb; <span class="comment">//定义内部连接线</span></span><br><span class="line">    <span class="keyword">assign</span> nsl = ~sl;</span><br><span class="line">    <span class="keyword">assign</span> sela = a&amp;nsl;</span><br><span class="line">    <span class="keyword">assign</span> selb = b&amp;sl;</span><br><span class="line">    <span class="keyword">assign</span> out = sela | selb</span><br><span class="line">endmoudule</span><br></pre></td></tr></table></figure>
<ul>
<li>always @(sl or a or b)表示只要sl或a 或 b，其中若有一个变化时就执行块内语句。</li>
<li>布尔表达式中的与或非分别为：”&amp;”，”|“，“~”</li>
</ul>
<p>书上的例2.1和例2.2在我看来，代表了描述电路的两种抽象层级。只考虑输入输出的关系和考虑中间过程。</p>
<p>而前两者和2.3 相比又有了注重行为和注重结构两种区别。</p>
<ul>
<li>u1，u2，u3，u4对应逻辑图中的逻辑元件（引用实例门模块），#1和#2分别表示们输入到输出的延迟为1和2个单位时间</li>
<li>assign对应定义行为</li>
<li>在符合语法和基本规则的基础上，2.1可以通过2.2自动转换为2.3，这个过程叫综合。毕竟2.3和实际结构相对应，可通过布局布线工具自动的转变为某种具体工艺的电路布线结构。</li>
<li><strong>实例引用：</strong>在trist2模块中所用到的三台驱动器元件bufif1的具体名字叫做mybuf，这种引用现成元件或模块的做法叫做实例化或实例引用。</li>
<li><strong>模块中调用定义好的模块：</strong>在上层模块调用下层模块的实例部件中：带“.”表示引用模块的端口，名称必须与被引用模块的端口定义一致，小括号中表示在本模块中与之连接的线路。</li>
</ul>
<h3 id="1-3-verilog用于模块测试"><a href="#1-3-verilog用于模块测试" class="headerlink" title="1.3 verilog用于模块测试"></a>1.3 verilog用于模块测试</h3><p>测试模块可以对被测模块进行逐步深入的完整测试：</p>
<ul>
<li>前（RTL）仿真：在功能（即行为）级上进行</li>
<li>逻辑网表仿真：在逻辑网表（逻辑布尔表达式）上进行</li>
<li>门级仿真：在门级结构级进行</li>
<li>布线后仿真：门级结构模块和具体工艺技术</li>
</ul>
<h2 id="2-模块的结构、数据类型、变量和基本运算符号"><a href="#2-模块的结构、数据类型、变量和基本运算符号" class="headerlink" title="2. 模块的结构、数据类型、变量和基本运算符号"></a>2. 模块的结构、数据类型、变量和基本运算符号</h2><h3 id="2-1-模块的结构"><a href="#2-1-模块的结构" class="headerlink" title="2.1 模块的结构"></a>2.1 模块的结构</h3><p><strong>verilog结构位于module和endmodule之间，每个verilog程序包括4个主要部分：端口定义，I/O说明，内部信号声明，功能定义</strong></p>
<ul>
<li><p>模块的端口定义</p>
<p>格式：module  模块名（口1，口2，口3，口4.。。。。）；</p>
<ul>
<li>模块的端口表示的是模块的输入和输出口名，即他与别的模块联系端口的标识</li>
</ul>
</li>
<li><p>被引用时，在引用的模块中，有些信号要输入到被引用的模块中，有的信号要从被引用的模块中取出。</p>
</li>
<li><p>模块被引用时的取名规范：</p>
<ul>
<li><p>模块名 （连接端口1信号名，连接端口2信号名，连接端口3信号名….）；</p>
</li>
<li><p>模块名 （.端口1名（连接端口1信号名）,.端口2名（连接端口2信号名）,.端口3名（连接端口3信号名）…..)</p>
</li>
</ul>
</li>
<li><p>模块内容</p>
<p>模块的内容包括I/O说明，内部信号声明和功能定义。</p>
</li>
<li><p>I/O说明的格式</p>
<p>输入口：input[信号位宽-1:0] 端口名1；</p>
<p>输出口：output[信号位宽-1:0] 端口名1；</p>
<p>输入输出口：inout[信号位宽-1:0] 端口名1；（双向总线端口）</p>
</li>
<li><p>内部信号说明</p>
<p>在模块内用到的和与端口有关的wire和reg类型变量的声明</p>
</li>
<li><p>功能定义-模块中最重要的部分</p>
<p>（1）assign声明：assign a = b&amp;c</p>
<p>（2）实例元件：and #2 u1(q,a,b)</p>
<p>（3）用“always”块：如：always @（posedge clk or posedge clr）;</p>
<p>​                                            begin</p>
<p>​                                                        if(clr) q&lt;=0;</p>
<p>​                                                            else if(en) q&lt;=d;</p>
<p>​                                            end</p>
</li>
<li><p>注意：</p>
<ul>
<li>assign语句常用于描述组合逻辑，而“always”块既可以用于描述组合逻辑，也可描述时序逻辑。</li>
<li>一个模块中的assign语句，实例元件，always块的逻辑功能是同时执行的，也就是并发的；而always块内的语句是顺序执行的。</li>
</ul>
</li>
<li><p>与软件的很大不同：</p>
<ul>
<li><p>verilog中的所有过程块（initial，always），连续赋值语句assign，实例引用都是并行的</p>
<blockquote>
<p>个人理解：功能部分的每个块都是并行的，该延迟的会用“#2”代表延迟时间。</p>
</blockquote>
</li>
<li><p>表示的是一种通过变量名互相连接的过程</p>
</li>
<li><p>三者的先后次序无关</p>
</li>
<li><p>只有连续赋值语句assign，实例引用能独立于过程块而存在于模块的功能定义部分</p>
</li>
</ul>
</li>
</ul>
<h3 id="2-2-数据类型及其常量和变量"><a href="#2-2-数据类型及其常量和变量" class="headerlink" title="2.2 数据类型及其常量和变量"></a>2.2 数据类型及其常量和变量</h3><p>verilog的数据类型共19种，4个最基本的数据类型：reg,wire,integer,parameter</p>
<p>其他类型：large型，scalared型，time型，small型，tri型，trio型，tril型，triand型，trior型，trireg型，vectored型，wand型，wor型。</p>
<h4 id="2-2-1-常量"><a href="#2-2-1-常量" class="headerlink" title="2.2.1 常量"></a>2.2.1 常量</h4><p>在程序运行过程中，值不能被改变的量被称为常量</p>
<ul>
<li><p>数字型常量</p>
<ul>
<li><p>整数常量的进制表示</p>
<p>（1）二进制整数（b或B）</p>
<p>（2）十进制整数（d或D）</p>
<p>（3）十六进制整数（h或H）</p>
<p>（4）八进制整数（o或O）</p>
</li>
<li><p>数字表达</p>
<p>（1）&lt;位宽&gt;&lt;进制&gt;&lt;数字&gt;</p>
<p>（2）&lt;进制&gt;&lt;数字&gt;：<strong>数字位宽为默认值，机器系统决定，至少32位</strong></p>
<p>（3）&lt;数字&gt;：<strong>采用默认进制10进制</strong></p>
<p>注意：4位二进制的数字位宽为4，4位16进制的位宽为16。8’b10101100;;;;;;;8’ha2</p>
</li>
<li><p>x和z（不定和高阻）值的表示</p>
<p>注意：z可以用？来表示</p>
</li>
<li><p>负数</p>
<p>注意：“-”必须写在位宽的前面</p>
</li>
<li><p>下划线</p>
<p>下划线可以用来分隔开数的表达以提高程序可读性。只能用于数字</p>
</li>
</ul>
<p>当常量不说明位数时，默认值是32，每个字母用8位的ASCII值表示</p>
</li>
<li><p>参数（parameter）型常量</p>
<ul>
<li><p>用parameter来定义一个标识符代表一个常量，即符号常量。</p>
</li>
<li><p>使用方式：</p>
<p>parameter 参数名1=表达式，参数名2=表达式，参数名3=表达式；</p>
<p>每个赋值语句的右边必须是一个常数表达式。<strong>也就是说该表达式只能包含数字或先前已经定义过的参数。</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">parameter</span> byte_size = <span class="number">8</span>, byte_msb = byte_size-<span class="number">1</span>;</span><br></pre></td></tr></table></figure>
</li>
<li><p>使用场合：</p>
<p>定义延迟时间和变量宽度。在模块或实例引用时，可通过参数传递改变在被引用模块或实例中已定义的参数。可以使得已编写的底层模块具有更大的灵活性。</p>
</li>
</ul>
</li>
</ul>
<h4 id="2-2-2-变量"><a href="#2-2-2-变量" class="headerlink" title="2.2.2 变量"></a>2.2.2 变量</h4><p>网络数据类型表示结构实体之间的物理连接。</p>
<ul>
<li><p>wire型变量</p>
<p>默认初始值是z</p>
<p>wire型数据一般表示用以assign关键字指定的组合逻辑信号。verilog程序模块中输入，输出信号类型默认时自动定义为wire型，wire型信号可以用作任何方程式的输入，也可以用作assign语句或实例元件的输出。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">1</span>] c,d; <span class="comment">//定义了两个4位的wire型数据</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] b;   <span class="comment">//定义了1个4位的wire型数据</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>reg型变量</p>
<p>默认初始值是x</p>
<p>寄存器是数据存储单元的抽象。寄存器数据类型的关键字是reg。通过赋值语句可以改变寄存器存储的值，其作用与改变触发器存储的值相当。</p>
<p>注意：</p>
<ul>
<li>reg型数据常用来表示“always”模块内的指定信号，常代表触发器。<font color = "red"><strong>在“always”模块内被赋值的每个信号都必须被定义为reg型</strong>。</font></li>
<li>当一个reg型数据是一个表达式中的操作数时，它的值被当做是无符号，即正值（补码）。</li>
</ul>
</li>
<li><p>memory型变量</p>
<p>通过对reg类型变量建立数组来对存储器建模，可以描述RAM型存储器、ROM存储器和reg文件。数组中的每个单元通过一个数组索引进行寻址。因为verilog语言没有多维数组存在，memory类型数据通过扩展reg类型数据的地址范围来生成。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [n-<span class="number">1</span>:<span class="number">0</span>] 存储器名 [m-<span class="number">1</span>:<span class="number">0</span>]  <span class="comment">//[m-1:0]表示有m个n位的寄存器，，存储器的地址范围即0到m</span></span><br></pre></td></tr></table></figure>
<p>通过parameter同时定义存储器型数据和reg型数据</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">parameter</span> wordsize = <span class="number">16</span>, memsize = <span class="number">256</span>;</span><br><span class="line"><span class="keyword">reg</span>[wordsize-<span class="number">1</span>:<span class="number">0</span>] mem[memsize-<span class="number">1</span>:<span class="number">0</span>],writereg,readreg;</span><br></pre></td></tr></table></figure>
<p><strong>注意：</strong></p>
<p><strong>如果想对memory中的存储单元(单个寄存器)进行读写操作，必须指定该单元在存储器中的地址。</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">mem[<span class="number">3</span>] = <span class="number">0</span>;        <span class="comment">//3即索引地址</span></span><br></pre></td></tr></table></figure>
<p>进行寻址的地址索引可以是表达式，而表达式的值可以取决于电路中其他寄存器的值。如果用一个加法计数器来做RAM的地址索引，不就可以实现循环访问吗！</p>
</li>
</ul>
<h3 id="2-3-运算符及表达式"><a href="#2-3-运算符及表达式" class="headerlink" title="2.3 运算符及表达式"></a>2.3 运算符及表达式</h3><p>需要注意的有：位运算符（~，|，^，&amp;，^~），拼接运算符（{ }）。</p>
<p>在进行整数除法运算时，结果值要略去小数部分，只取整数部分；取模运算结果值的符号位和第一个操作数的符号位相同</p>
<ul>
<li><p>位运算符</p>
<p>^：异或</p>
<p>^~：同或</p>
</li>
<li><p>注意：</p>
<p>不同长度的数据进行位运算，系统会自动的将两者按右端对齐，位数少的操作数会在相应的高位用0填满。</p>
</li>
</ul>
<h2 id="3-运算符、赋值语句和结构说明语句"><a href="#3-运算符、赋值语句和结构说明语句" class="headerlink" title="3. 运算符、赋值语句和结构说明语句"></a>3. 运算符、赋值语句和结构说明语句</h2><h3 id="3-1-逻辑运算符"><a href="#3-1-逻辑运算符" class="headerlink" title="3.1 逻辑运算符"></a>3.1 逻辑运算符</h3><p>&amp;&amp; ， || ， ！，区别于位运算符，操作数为布尔类型的表达式。</p>
<p>注意：两个双目运算符（“&amp;&amp;”,“||”）的优先级低于关系运算符，“!”高于算数运算符</p>
<h3 id="3-2-关系运算符"><a href="#3-2-关系运算符" class="headerlink" title="3.2 关系运算符"></a>3.2 关系运算符</h3><p>关系运算符的优先级低于算数运算符</p>
<p>如果声明的关系是假的，返回0，是真则返回1。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">size-(<span class="number">1</span>&lt;a)</span><br><span class="line">size-<span class="number">1</span>&lt;a         <span class="comment">//</span></span><br></pre></td></tr></table></figure>
<h3 id="3-3-等式运算符"><a href="#3-3-等式运算符" class="headerlink" title="3.3 等式运算符"></a>3.3 等式运算符</h3><p>区别于软件：==；!=；===；!==</p>
<p>由于操作数中某些位可能是不定值x和高阻值z，结果可能为不定值x。而“===”，“!==”又称为运算符不同，<strong>它对操作符进行比较时对某些位的不定值x和高阻值z也进行比较</strong>，两个操作数必须完全一样，结果才是1，否则为0。</p>
<p>===；!==运算符常用于case表达式的判别，所以又称为“case等式运算符”。</p>
<h3 id="3-4-移位运算符"><a href="#3-4-移位运算符" class="headerlink" title="3.4 移位运算符"></a>3.4 移位运算符</h3><h3 id="3-5-位拼接运算符"><a href="#3-5-位拼接运算符" class="headerlink" title="3.5 位拼接运算符"></a>3.5 位拼接运算符</h3><p>可以把两个或多个信号的某些位拼接起来进行运算操作。</p>
<p>{信号1的某几位，信号2的某几位，。。。}</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">&#123;a,b[<span class="number">3</span>:<span class="number">0</span>],w,<span class="number">3'b101</span>&#125;</span><br><span class="line"><span class="comment">//也可以写成</span></span><br><span class="line">&#123;a,b[<span class="number">3</span>],b[<span class="number">2</span>],b[<span class="number">1</span>],b[<span class="number">0</span>],w,<span class="number">1'b1</span>,<span class="number">1'b0</span>,<span class="number">1'b1</span>&#125;</span><br></pre></td></tr></table></figure>
<p><strong>注意：不允许存在没有指明位数的信号</strong></p>
<ul>
<li><p>特殊用法</p>
<ul>
<li><p>重复法来简化表达</p>
<p>{4{w}}</p>
</li>
<li><p>位拼接还可以用嵌套的方式来表达</p>
<p>{b,{3{a,b}}}</p>
</li>
</ul>
</li>
</ul>
<h3 id="3-6-缩减运算符"><a href="#3-6-缩减运算符" class="headerlink" title="3.6 缩减运算符"></a>3.6 缩减运算符</h3><p><strong>单目运算符</strong>，类似于位运算符，缩减运算是对单个操作数进行或，与，非递推运算，最后的运算结果是1位的二进制数。</p>
<ul>
<li>运算过程<ul>
<li>先将操作数的第1位与第2位进行或，与，非，运算</li>
<li>再与第3位进行该运算</li>
<li>直至最后一位</li>
</ul>
</li>
</ul>
<h3 id="3-7-赋值语句和块语句"><a href="#3-7-赋值语句和块语句" class="headerlink" title="3.7 赋值语句和块语句"></a>3.7 赋值语句和块语句</h3><h4 id="3-7-1-赋值语句"><a href="#3-7-1-赋值语句" class="headerlink" title="3.7.1 赋值语句"></a>3.7.1 赋值语句</h4><ul>
<li><p>信号赋值的两种方式</p>
<ul>
<li><p>非阻塞(Non_Blocking)赋值方式（如b&lt;=a;）</p>
<p>看似与关系运算符长的一样，但意义完全不同</p>
<p>（1）语句块中，上面语句所赋的变量值不能立即就为下面的语句所用</p>
<p>（2）块结束后才能完成这次赋值操作，而所赋的变量值是上一次赋值得到的</p>
<p>（3）在编写可综合的时序逻辑模块时，这是最常用的赋值方法</p>
<p>（4）非阻塞赋值一定会综合出寄存器（存放中间值）</p>
</li>
<li><p>阻塞（Blocking）赋值方式（b= a;）</p>
<p>（1）赋值语句执行完后，块才结束；</p>
<p>（2）b的值是在赋值语句执行完后立刻就改变的；</p>
<p>（3）时序逻辑中，可能会产生意想不到的结果。</p>
</li>
</ul>
<p>可以想象两个D触发器，触发器1的输出是2的输入，这里就只能使用非阻塞赋值。</p>
</li>
</ul>
<h4 id="3-7-2-块语句"><a href="#3-7-2-块语句" class="headerlink" title="3.7.2 块语句"></a>3.7.2 块语句</h4><ul>
<li>begin_end语句：标识顺序执行的语句，标识的块称为顺序块</li>
<li><p>fork_join语句：标识并行执行的语句，标识的块称为并行块</p>
</li>
<li><p>顺序块：</p>
<ul>
<li>每条语句的延迟时间是相对于前一条语句的仿真时间而言的</li>
<li>直到最后一条语句执行完，程序流程控制才跳出该语句块</li>
</ul>
</li>
<li>并行块：<ul>
<li>每条语句的延迟时间是相对于程序流程控制进入到块内的仿真时间而言的</li>
<li>延迟时间是用来给赋值语句提供执行时序的</li>
<li>当按时间时序排序在最后的语句执行完后或一个disable语句执行时， 程序流程控制跳出该程序块</li>
</ul>
</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">parameter</span> d = <span class="number">50</span>;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] r;</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    #d r = <span class="number">'h35</span>';</span><br><span class="line">    #d r= <span class="number">'hE2</span>';</span><br><span class="line">    #d r= <span class="number">'h00</span>';</span><br><span class="line">    #d r= <span class="number">'hF7</span>'</span><br><span class="line">    #d -&gt;end_wave;   <span class="comment">//-&gt;表示触发事件end_wave使其翻转</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">fork</span></span><br><span class="line">    #<span class="number">50</span> r = <span class="number">'h35</span>';</span><br><span class="line">    #<span class="number">100</span> r= <span class="number">'hE2</span>';</span><br><span class="line">    #<span class="number">150</span> r= <span class="number">'h00</span>';</span><br><span class="line">    #<span class="number">200</span> r= <span class="number">'hF7</span>'</span><br><span class="line">    #<span class="number">250</span> -&gt;end_wave;   <span class="comment">//-&gt;表示触发事件end_wave使其翻转</span></span><br><span class="line"><span class="keyword">join</span></span><br></pre></td></tr></table></figure>
<p>以上两种方法产生的波形是一样的</p>
<ul>
<li><p>块名</p>
<ul>
<li><p>如何给块起名字</p>
<p>将名字加在关键词begin或fork后面</p>
</li>
<li><p>这么做的原因</p>
<p>（1）在块内部可以定义局部变量，即只在块内使用的变量</p>
<p>（2）命名块是设计层次的一部分，命名块中声明的变量可以通过层次名引用进行访问</p>
<p>（3）命名块可以被禁用，例如停止其执行</p>
</li>
</ul>
</li>
<li><p>块语句的特点：</p>
<ul>
<li><p>嵌套块：顺序块和并行块可以混合，相互嵌套使用</p>
</li>
<li><p>命名块：见上面</p>
</li>
<li><p>命名块的禁用——disable</p>
<p>非常类似使用break退出循环，区别在于break只能退出当前所在的循环，而disable可以禁用设备任意一个命名块。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">begin</span>: block1</span><br><span class="line">    ...;</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        ...;</span><br><span class="line">        <span class="keyword">disable</span> block1;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<p>又多了一个给块命名的作用！</p>
</li>
</ul>
<h2 id="4-条件语句、循环语句、生成语句"><a href="#4-条件语句、循环语句、生成语句" class="headerlink" title="4. 条件语句、循环语句、生成语句"></a>4. 条件语句、循环语句、生成语句</h2><h3 id="4-1-条件语句（if-else）"><a href="#4-1-条件语句（if-else）" class="headerlink" title="4.1 条件语句（if/else）"></a>4.1 条件语句（if/else）</h3><font color = "red">**注意：条件语句必须在过程块语句中使用。即由initial和always语句引导的执行语句集合。除这两种块语句引导的begin_end块中可以编写条件语句外，模块中其他地方都不能编写。**</font>

<ul>
<li><p>3种形式：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">(<span class="number">1</span>)<span class="keyword">if</span>(a&gt;b)</span><br><span class="line">    out1=int1;</span><br><span class="line">(<span class="number">2</span>)<span class="keyword">if</span>(a&gt;b)</span><br><span class="line">    out1=int1;</span><br><span class="line">   <span class="keyword">else</span></span><br><span class="line">    out1=int2;</span><br><span class="line">(<span class="number">3</span>)<span class="keyword">if</span>(表达式)</span><br><span class="line">	    语句<span class="number">1</span>；</span><br><span class="line">    <span class="keyword">else</span>  <span class="keyword">if</span>(表达式<span class="number">2</span>)  语句<span class="number">2</span>；</span><br><span class="line">    <span class="keyword">else</span>  <span class="keyword">if</span>(表达式<span class="number">3</span>)  语句<span class="number">3</span>；</span><br><span class="line">    <span class="keyword">else</span>              语句<span class="number">4</span>；</span><br></pre></td></tr></table></figure>
</li>
<li><p>3点说明</p>
<ul>
<li><p>在if和else后面可以包含一个内嵌的操作语句，也可以有多个操作语句，此时用begin_end这两个关键词将几个语句包含起来成为一个复合块语句。</p>
</li>
<li><p>允许一定程度的表达式简写（同软件）</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">if</span>(a==<span class="number">1</span>)<span class="comment">//可以表示为</span></span><br><span class="line">    <span class="keyword">if</span>(a)</span><br><span class="line"><span class="keyword">if</span>(a!=<span class="number">1</span>)<span class="comment">//可以表示为</span></span><br><span class="line">	<span class="keyword">if</span>(!a)</span><br></pre></td></tr></table></figure>
</li>
<li><p>if_else的配对关系，else总是与它上面的最近if配对。但是也可以使用begin_end块将if语句隔离</p>
</li>
</ul>
</li>
</ul>
<h3 id="4-2-case语句"><a href="#4-2-case语句" class="headerlink" title="4.2 case语句"></a>4.2 case语句</h3><p>多分支选择语句，通常用于微处理器的指令译码</p>
<ul>
<li><p>表示形式</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">case</span>(表达式)  &lt;<span class="keyword">case</span>分支项&gt;  <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">casez</span>(表达式)  &lt;<span class="keyword">case</span>分支项&gt;  <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">casex</span>(表达式)  &lt;<span class="keyword">case</span>分支项&gt;  <span class="keyword">endcase</span></span><br></pre></td></tr></table></figure>
<ul>
<li><p>case分支项的一般格式为：</p>
<p>分支表达式：语句</p>
<p>默认项（default）：语句</p>
</li>
<li><p>case括号中的表达式为控制表达式，通常表示为控制信号的某些位；</p>
<p>case分支项中的表达式为常量表达式，表示控制信号的具体状态值；</p>
</li>
<li><p><strong><font color = "red">case语句的所有表达式值的位宽必须相等</font></strong>（不同于位运算符，不能自动补0）</p>
</li>
<li><p>很明显，与if_else语句相比，多了对z和x状态的处理</p>
<p>casez用来处理不考虑高阻值的z的比较过程，casex将高阻值z和不定值x都视为不关心的情况。</p>
</li>
</ul>
</li>
</ul>
<p>case语句的行为类似多路选择器，使用case语句可以很容易的构建</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//实现四选一多路选择器</span></span><br><span class="line"><span class="keyword">module</span> mux4_to_1(out,i0,i1,i2,i3,s1,s2);</span><br><span class="line"><span class="comment">//根据输入/输出图的端口声明</span></span><br><span class="line"><span class="keyword">output</span> out;</span><br><span class="line"><span class="keyword">input</span> i0,i1,i2,i3;</span><br><span class="line"><span class="keyword">input</span> s1,s2;</span><br><span class="line"><span class="comment">//把输出变量声明为寄存器类型</span></span><br><span class="line"><span class="keyword">reg</span> out;</span><br><span class="line"><span class="comment">//任何输入信号改变都会引起输出信号重新计算</span></span><br><span class="line"><span class="comment">//使输出out重新计算的所有输入信号必须写入always@(...)的变量列表中</span></span><br><span class="line"><span class="keyword">always</span>@(s1 <span class="keyword">or</span> s2 <span class="keyword">or</span> i0 <span class="keyword">or</span> i1 <span class="keyword">or</span> i2 <span class="keyword">or</span> i3)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span>(&#123;s1,s2&#125;)</span><br><span class="line">        <span class="number">2'b00</span>: out=i0;</span><br><span class="line">        <span class="number">2'b01</span>: out=i1;</span><br><span class="line">        <span class="number">2'b10</span>: out=i2;</span><br><span class="line">        <span class="number">2'b11</span>: out=i3;</span><br><span class="line">    <span class="keyword">default</span>: out = <span class="number">1'bx</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<blockquote>
<p>为了避免出现锁存器的情况，if语句跟else，case语句配default分支。</p>
</blockquote>
<p><img src="https://gitee.com/biongd/img/raw/master/img/20201215102451.jpg" alt="IMG_20201213_194204"></p>
<h3 id="4-3-循环语句"><a href="#4-3-循环语句" class="headerlink" title="4.3 循环语句"></a>4.3 循环语句</h3><ul>
<li><p>4种类型</p>
<ul>
<li><p>for</p>
</li>
<li><p>forever：连续的执行语句</p>
</li>
<li>repeat：连续执行一条语句n次</li>
<li>while：执行一条语句直到某个条件不满足。（同软件）</li>
</ul>
</li>
<li><p>for：3个步骤决定(同软件，但是控制变量必须是提前声明的或引用的寄存器变量)</p>
</li>
<li><p>forever：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">forever</span> 语句；</span><br><span class="line"><span class="keyword">forever</span> <span class="keyword">begin</span> 多条语句； <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>forever循环语句常用于产生周期波形，用于仿真测试信号。与always语句的不同之处在于不能独立写在程序中，必须写在initial块中。</p>
</li>
<li><p>repeat：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">repeat</span>(表达式) 语句；</span><br><span class="line"><span class="keyword">repeat</span>(表达式) <span class="keyword">begin</span> 多条语句； <span class="keyword">end</span></span><br><span class="line"><span class="comment">//repeat后面跟的表达式通常为常量表达式，代表循环次数</span></span><br></pre></td></tr></table></figure>
<p>以乘法计数器为例：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">parameter</span> size = <span class="number">8</span>, longsize= <span class="number">16</span>;</span><br><span class="line"><span class="keyword">reg</span>[size:<span class="number">1</span>] opa,opb;</span><br><span class="line"><span class="keyword">reg</span>[longsize:<span class="number">1</span>] result;</span><br><span class="line">	<span class="keyword">begin</span>: mult</span><br><span class="line">        <span class="keyword">reg</span>[longsize:<span class="number">1</span>] shift_opa,shift_opb;</span><br><span class="line">        shift_opa = opa;</span><br><span class="line">        shift_opb = opb;</span><br><span class="line">        result = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">repeat</span>(size)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(shift_opb[<span class="number">1</span>])</span><br><span class="line">                    result = result + shift_opa;</span><br><span class="line">                shift_opa = shift_opa&lt;&lt;<span class="number">1</span>;  </span><br><span class="line">                shift_opb = shift_opb&gt;&gt;<span class="number">1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>while:</p>
<p>表达方式与上面的相同</p>
<p>计数一个8位二进制数中有多少位1:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//计数一个8位二进制数中有多少位1</span></span><br><span class="line"><span class="keyword">begin</span>： count1s</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] tempreg;</span><br><span class="line">    count = <span class="number">0</span>;</span><br><span class="line">    tempreg = rega;</span><br><span class="line">    <span class="keyword">while</span>(tempreg)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(tempreg[<span class="number">0</span>]) count = count+<span class="number">1</span>；</span><br><span class="line">            tempreg = tempreg &gt;&gt;<span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>for:</p>
<p><strong><font color = "red">循环变量增值表达式可以不必是一般的常规加法或减法表达式</font></strong></p>
<p>以上面的二进制数中1的位数为例：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">begin</span>: count1s</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] tempreg;</span><br><span class="line">    count=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">for</span>(tempreg = rega; tempreg; tempreg&gt;&gt;<span class="number">1</span>)</span><br><span class="line">        <span class="keyword">if</span>(tempreg[<span class="number">0</span>])</span><br><span class="line">            count = count+<span class="number">1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<h3 id="4-4-生成语句"><a href="#4-4-生成语句" class="headerlink" title="4.4 生成语句"></a>4.4 生成语句</h3><p>generate——endgenerate</p>
<ul>
<li>作用：动态生成代码，提高码农效率</li>
<li>使用场景：<ul>
<li>对矢量中的多个位进行重复操作</li>
<li>多个模块实例引用的重复操作</li>
<li>根据参数定义来确定是否应该包括某段verilog代码</li>
</ul>
</li>
<li><p>应用对象：</p>
<ul>
<li>模块</li>
<li>用户定义原语</li>
<li>门级原语</li>
<li>连续赋值语句</li>
<li>initial和always块</li>
</ul>
</li>
<li><p>三类语句和生成语句的区别（暂时理解）：</p>
<p>一般的条件和循环语句只能对语句和块生效，对于上面所提到的应用对象，就需要这里的生成语句了。</p>
</li>
</ul>
<h2 id="5-结构语句、系统任务、函数语句、显示系统任务"><a href="#5-结构语句、系统任务、函数语句、显示系统任务" class="headerlink" title="5. 结构语句、系统任务、函数语句、显示系统任务"></a>5. 结构语句、系统任务、函数语句、显示系统任务</h2><h3 id="5-1-结构说明语句"><a href="#5-1-结构说明语句" class="headerlink" title="5.1 结构说明语句"></a>5.1 结构说明语句</h3><p>verilog语言中的任何过程模块都从属于以下四种：</p>
<ul>
<li>initial说明语句</li>
<li>always说明语句</li>
<li>task说明语句</li>
<li>function说明语句</li>
</ul>
<p><strong>可以有多个initial和always过程块</strong>。每个initial和always说明语句在仿真的一开始同时立即执行。<strong>initial语句只执行一次</strong>，a<strong>lways语句不断重复活动，直到程序仿真结束</strong>。</p>
<h4 id="5-1-1-initial语句"><a href="#5-1-1-initial语句" class="headerlink" title="5.1.1 initial语句"></a>5.1.1 initial语句</h4><ul>
<li><p>一个模块中可以有多个initial块，且都是并行的。</p>
</li>
<li><p>常用于测试文件和虚拟模块的编写，用来产生仿真测试信号和设置信号记录等仿真环境</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//用initial语句产生激励波形</span></span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">           inputs = <span class="number">'b000000</span>;</span><br><span class="line">       #<span class="number">10</span> inputs = <span class="number">'b011001</span>;</span><br><span class="line">       #<span class="number">10</span> inputs = <span class="number">'b011000</span>;</span><br><span class="line">       #<span class="number">10</span> inputs = <span class="number">'b001000</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<h4 id="5-1-2-always语句"><a href="#5-1-2-always语句" class="headerlink" title="5.1.2 always语句"></a>5.1.2 always语句</h4><p><strong>always语句可以理解为对边沿或电平敏感的监视器！！！</strong></p>
<p>always语句的声明格式：always &lt;时序控制&gt; &lt;语句&gt;</p>
<ul>
<li>always语句由于不断活动的特性，只有和一定的时序控制结合在一起才有用，如果没有时序控制，这个always语句将会使仿真器产生死锁。</li>
<li>根据触发条件判断是否执行</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] counter;</span><br><span class="line"><span class="keyword">reg</span> tick;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> areg)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        tick = ~tick;</span><br><span class="line">        counter = counter+<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<ul>
<li><p>对于多个信号触发的，中间用关键字or进行连接，也可以用“，”代替</p>
</li>
<li><p>沿触发的always块常描述时序行为，而电平触发的always块常用来描述组合逻辑行为</p>
</li>
<li><p>多个always块并行执行，无前后之分</p>
</li>
<li><p><code>@*,@(*)</code>都表示对其后面语句块中所有输入变量的变化是敏感的</p>
</li>
<li><p>另一种触发形式：wait关键字</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span></span><br><span class="line">    <span class="keyword">wait</span>(count_enable) #<span class="number">20</span> count=count+<span class="number">1</span>;</span><br></pre></td></tr></table></figure>
</li>
</ul>
<h3 id="5-2-task-和-function说明语句"><a href="#5-2-task-和-function说明语句" class="headerlink" title="5.2 task 和 function说明语句"></a>5.2 task 和 function说明语句</h3><p>task和function分别用来定义任务和函数，和软件中函数的应用类似，为了将程序拆分为小的模块，增强代码复用性。</p>
<h4 id="5-2-1-两者的区别"><a href="#5-2-1-两者的区别" class="headerlink" title="5.2.1 两者的区别"></a>5.2.1 两者的区别</h4><ol>
<li>函数与主模块只能共用一个仿真时间单位，而任务可以定义自己的仿真时间单位 </li>
<li>函数可调用函数但不能启动任务，任务可以启动其他任务和函数</li>
<li>函数至少要有一个输入变量，而任务可以没有或有多个任何类型的变量</li>
<li>函数返回一个值，任务不返回值</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//例如：定义一个任何或函数对一个16位的字进行操作，让高字节和低字节互换，把它变为一个字（假设任务或函数名为：switch_bytes）</span></span><br><span class="line"><span class="comment">//任务返回的新字是通过输出端口的变量，因此16位字字节互换任务的调用源码是：</span></span><br><span class="line">switch_bytes(old_word,new_word);</span><br><span class="line"><span class="comment">//函数返回的新字是通过函数本身的返回值，因此16位字字节互换函数的调用源码是：</span></span><br><span class="line">new_word = switch_bytes(old_word);</span><br></pre></td></tr></table></figure>
<h4 id="5-2-2-task说明语句"><a href="#5-2-2-task说明语句" class="headerlink" title="5.2.2 task说明语句"></a>5.2.2 task说明语句</h4><p>如果传给任务的变量值，任务完成后接收结果的变量已定义，就可以用一条语句启动任务，任务完成后控制就传回启动过程。如果任务内部有定时控制，则启动时间可以与控制返回的时间不同。</p>
<p>任务可以不断的嵌套启动下去，只有当所有的启动任务完成后，控制才能返回。</p>
<ul>
<li><p>任务的定义：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">task</span> my_task；<span class="comment">//&lt;任务名&gt;</span></span><br><span class="line">    <span class="comment">//&lt;端口及数据类型声明语句&gt;</span></span><br><span class="line">    <span class="keyword">input</span> a,b;</span><br><span class="line">    <span class="keyword">inout</span> c;</span><br><span class="line">    <span class="keyword">output</span> d,e'</span><br><span class="line">	<span class="comment">//语句</span></span><br><span class="line">    c = foo1;</span><br><span class="line">    d = foo2;</span><br><span class="line">    e = foo3;</span><br><span class="line"><span class="keyword">endtask</span></span><br></pre></td></tr></table></figure>
<p>任务调用：my_task（v,w,x,y,z）；为何？</p>
<p>调用任务时的参数可以是已定义的参数，此时，v,w对应a,b即将定义好的参数传入模块，x,y,z对应c,d,e，将任务的输出结果传给定义好的参数。</p>
</li>
</ul>
<h4 id="5-2-3-function说明语句"><a href="#5-2-3-function说明语句" class="headerlink" title="5.2.3 function说明语句"></a>5.2.3 function说明语句</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">function</span> [<span class="number">7</span>:<span class="number">0</span>] getbyte; <span class="comment">//返回值的类型或范围  函数名——这一点和java的函数声明类似</span></span><br><span class="line">    <span class="keyword">input</span>[<span class="number">15</span>:<span class="number">0</span>] address; <span class="comment">//端口说明语句，这里的输入变量定义即可以理解为形参</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        &lt;说明语句&gt;</span><br><span class="line">        getbyte = result_expression;<span class="comment">//将结果赋予函数的返回字节</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endfunction</span></span><br></pre></td></tr></table></figure>
<p>嗯。。和软件的方法定义一般无二，唯独<strong>返回值的变量名无需定义，直接是函数名</strong>这点需注意</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//其定义还可以写错c语言形式</span></span><br><span class="line"><span class="keyword">function</span> [<span class="number">7</span>:<span class="number">0</span>] getbyte（<span class="keyword">input</span>[<span class="number">15</span>:<span class="number">0</span>] address）; <span class="comment">//真。形参</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        &lt;说明语句&gt;</span><br><span class="line">        getbyte = result_expression;<span class="comment">//将结果赋予函数的返回字节</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endfunction</span></span><br></pre></td></tr></table></figure>
<ul>
<li>函数的定义蕴含声明了与函数同名的，函数内部的寄存器，若未定义类型和范围，则寄存器默认是1位。</li>
<li>函数的调用：result = control ? {getbyte(msbyte) , getbyte(lsbyte)} : 0</li>
<li>使用函数的约束条件<ul>
<li>其定义不能包含任何的时间控制语句，即#，@，wait来标识的语句。</li>
<li>函数不能启动任务</li>
<li><strong>定义函数时至少要一个输入参量</strong></li>
<li><strong>必须给与函数同名的一个变量赋结果值</strong></li>
</ul>
</li>
</ul>
<h4 id="5-2-4-函数的特殊用法"><a href="#5-2-4-函数的特殊用法" class="headerlink" title="5.2.4 函数的特殊用法"></a>5.2.4 函数的特殊用法</h4><ol>
<li><p>递归函数</p>
<p>verilog中的函数不能进行递归调用，设计时若某函数在两个不同的地方被同时并发调用，操作的是同一块地址空间。</p>
<p>通过使用automatic关键字即可以让函数成为自动的或可递归的。即仿真器为每一次函数调用动态分配新的地址空间。</p>
<p>嗯。。和软件也有些雷同</p>
</li>
</ol>
<h4 id="5-2-5-常量函数？"><a href="#5-2-5-常量函数？" class="headerlink" title="5.2.5 常量函数？"></a>5.2.5 常量函数？</h4><h3 id="5-3-常用的系统任务"><a href="#5-3-常用的系统任务" class="headerlink" title="5.3 常用的系统任务"></a>5.3 常用的系统任务</h3><h4 id="5-3-1-diaplay-和-write任务"><a href="#5-3-1-diaplay-和-write任务" class="headerlink" title="5.3.1 $diaplay 和 \$write任务"></a>5.3.1 $diaplay 和 \$write任务</h4><p>格式：$display(p1,p2,…pn);     \$write(p1,p2,…pn);   </p>
<p>这两个函数和系统任务的作用是用来输出信息，即将参数p2到pn按照参数p1的给定格式输出。</p>
<p> 参数p1称为“控制格式”，参数p2至pn称为“输出表列”，区别在于<strong>display对应println，write对应print</strong></p>
<ul>
<li>输出格式控制：由双引号括起来的字符串，包含两部分<ul>
<li>格式说明：由%和格式字符组成。作用是将输出的数据转换成指定的格式输出。格式说明总是由%字符开始。对于不同的数据用不同的格式输出</li>
<li>普通字符：换行符，制表符等</li>
</ul>
</li>
</ul>
<p><img src="https://gitee.com/biongd/img/raw/master/img/20201215205924.jpg" alt="IMG_20201215_205620"></p>
<ul>
<li><p>格式需注意的问题：</p>
<ul>
<li><p>输出数据的显示宽度：</p>
</li>
<li><p>在$display中，输出列表中数据的显示宽度是自动按照输出格式进行调整的。总是用表达式的最大可能值所占的位数来显示表达式的当前值。</p>
<p>在用十进制数格式输出时，输出结果前面的0值用空格来代替。对于其他进制，输出结果前面的0仍然显示。</p>
<p>怎么能让这个位宽不显示呢？$display(“d = %0h a= %0h”, data,addr);</p>
<p>这样在显示输出数据时，在经过格式转换后，总是以最少的位数来显示表达式的当前值。</p>
</li>
<li><p>输出列表中包含不确定的值或高阻值</p>
<p>（1）十进制：</p>
<p>​        均为不定值：小写的x；</p>
<p>​        均为高阻值：小写的z；</p>
<p>​        部分位为不定值，大写的X；</p>
<p>​        部分位为高阻值，大写的Z；</p>
<p>（2）八和十六进制：换算成3位或4位二进制数为一组</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="built_in">$display</span>(<span class="string">"%d"</span>,<span class="number">1'bx</span>);    <span class="comment">//输出结果为x</span></span><br><span class="line"><span class="built_in">$display</span>(<span class="string">"%h"</span>,<span class="number">14'bx0_1010</span>)    <span class="comment">//输出结果为xxXa</span></span><br><span class="line"><span class="built_in">$display</span>(<span class="string">"%h%o"</span>, <span class="number">12'b001x_xx10_1x01</span>,<span class="number">12'b001_xxx_101_x01</span>);   <span class="comment">//输出结果为XXX1x5X</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
</li>
</ul>
<h4 id="5-3-2-文件输出-fopen"><a href="#5-3-2-文件输出-fopen" class="headerlink" title="5.3.2 文件输出$fopen"></a>5.3.2 文件输出$fopen</h4><p>verilog的结果通常输出到标准输出和文件。</p>
<ul>
<li><p>打开文件：文件可以用系统任务$fopen打开。</p>
<p>用法：$fopen(“&lt;文件名&gt;”)；</p>
<p>用法：&lt;文件句柄&gt; = $fopen&lt;”&lt;文件名&gt;”&gt;</p>
<p>任务$fopen返回一个被称为多通道描述符的32位值。多通道描述符中只有一位被设置为1。标准输出有一个多通道描述符，其最低位（第0位）置成1.标准输出也称为通道0.标准输出一直是开放的。以后对\$fopen的每一次调用打开一个新的通道，并且返回一个设置了第1位，第2位等，直到32位描述符的第30位。第31位是保留位。通道号与多通道描述符中被设置为1的位相对应。 </p>
<p>多通道描述符的优点：可以有选择地同时写多个文件。——见下面的写文件部分</p>
</li>
<li><p>写文件：</p>
<p>系统任务$fdisplay, \$fmonitor, \$fwrite, \$fstrobe都用于写文件</p>
<p>以$fdisplay为例，用法为：      \$fdisplay(&lt;文件描述符&gt; ， p1,p2,p3,….pn);</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//例一：文件描述符</span></span><br><span class="line"><span class="comment">//多通道描述符</span></span><br><span class="line"><span class="keyword">integer</span> handle1,handle2,handle3;<span class="comment">//整数是32位,这里定义的几个变量也就是通道描述符了</span></span><br><span class="line"><span class="comment">//标准输出是打开的</span></span><br><span class="line">descriptor = <span class="number">32'h0000_0001</span>;</span><br><span class="line"><span class="keyword">initial</span> </span><br><span class="line">    <span class="keyword">begin</span> </span><br><span class="line">        handle1 = <span class="built_in">$fopen</span>(<span class="string">"file1.out"</span>);  <span class="comment">//handle1 = 32'h0000_0002</span></span><br><span class="line">        handle2 = <span class="built_in">$fopen</span>(<span class="string">"file2.out"</span>);  <span class="comment">//handle1 = 32'h0000_0004</span></span><br><span class="line">        handle3 = <span class="built_in">$fopen</span>(<span class="string">"file3.out"</span>);  <span class="comment">//handle1 = 32'h0000_0008</span></span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>但是！通道描述符不等于文件描述符！！</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//例二：写入文件</span></span><br><span class="line"><span class="keyword">integer</span> desc1,desc2,desc3;<span class="comment">//3个文件描述符</span></span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        desc1 = handle1 | <span class="number">1</span>;</span><br><span class="line">        <span class="built_in">$fdisplay</span>(desc1, <span class="string">"Display1"</span>);<span class="comment">//写到文件file1.out和标准输出stdout</span></span><br><span class="line">        desc2 = handle2 | handle1;   <span class="comment">//写到文件file1.out和file2.out</span></span><br><span class="line">        <span class="built_in">$fdisplay</span>(desc2, <span class="string">"Display2"</span>);</span><br><span class="line">        desc3 = handle3;             <span class="comment">//写到文件file3.out</span></span><br><span class="line">        <span class="built_in">$fdisplay</span>(desc3, <span class="string">"Display3"</span>);</span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>明显可以看出，通道描述符对应文件，而文件描述符可以对应一个或多个通道描述符，即可以操作多个文件</p>
</li>
</ul>
<h4 id="5-3-3-关闭文件-fclose"><a href="#5-3-3-关闭文件-fclose" class="headerlink" title="5.3.3 关闭文件$fclose"></a>5.3.3 关闭文件$fclose</h4><ul>
<li><p>系统任务$fclose</p>
<p>用法：$fclose(&lt;文件描述符&gt;)；     eg: \$fclose(handle);</p>
</li>
</ul>
<p>注意；文件一旦被关闭就无法再写入。多通道描述符中的相应位被置为0。下一次调用可以重用这一位。</p>
<h4 id="5-3-4-显示层次"><a href="#5-3-4-显示层次" class="headerlink" title="5.3.4 显示层次"></a>5.3.4 显示层次</h4><ul>
<li><p>在显示任务中的输出格式中提到的%m</p>
<p>在模块中写入打印语句，且语句格式中添加%m，当模块进行多次的嵌套调用时把这个模块放入其中，就可以显示从最顶层模块名到该层模块名的层次。包括模块实例，任务，函数和命名块。</p>
</li>
</ul>
<h4 id="5-3-5-选通显示-strobe"><a href="#5-3-5-选通显示-strobe" class="headerlink" title="5.3.5 选通显示$strobe"></a>5.3.5 选通显示$strobe</h4><ul>
<li><p>系统任务 $strobe</p>
<p>和display的功能基本一样，都是打印显示，区别在于display与和其在一个时间单位开始的任务执行顺序不确定，但使用$strobe就可以等到同时刻的其他赋值语句执行完成后才执行。</p>
<p>即提供了一种<strong>同步机制</strong>（类似于线程同步），确保所有在同一时钟沿赋值的其他语句在执行完毕后才显示数据。</p>
</li>
</ul>
<h4 id="5-3-6-生成随机数-random"><a href="#5-3-6-生成随机数-random" class="headerlink" title="5.3.6 生成随机数$random"></a>5.3.6 生成随机数$random</h4><p>一般用法:$random%b, 其中b&gt;0。给出另一个范围在（-b+1）,(b-1)范围内的随机数。一般用于生成测试用随机脉冲序列。</p>
<h2 id="6-编译预处理"><a href="#6-编译预处理" class="headerlink" title="6. 编译预处理"></a>6. 编译预处理</h2><p>verilog允许在程序中使用几种特殊的命令（不是一般的语句）。编译系统通常会先对这些特殊的命令进行“预处理”，然后将处理结果和源程序一起进行通常的编译处理（类似于c语言的拼接机制先将包载入，拼接后再行编译）</p>
<ul>
<li><p>预处理命令的符号：“`”</p>
</li>
<li><p>作用范围：定义命令之后到本文件结束或到其他命令定义代替该命令之处</p>
</li>
</ul>
<h3 id="6-1-宏定义-define"><a href="#6-1-宏定义-define" class="headerlink" title="6.1 宏定义`define"></a>6.1 宏定义`define</h3><p>用一个指定的标识符（即名字）来表示一个字符串，一般形式为：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="meta-keyword">define</span> 标识符（宏名）字符串（宏内容）</span></span><br><span class="line">如： <span class="meta">`<span class="meta-keyword">define</span> single string</span></span><br></pre></td></tr></table></figure>
<p>作用：用signal代替string这个字符串，编译预处理时用single替换所有string。</p>
<p>在编译预处理时将宏名替换为宏内容的过程称为“宏展开”。</p>
<ul>
<li><p>需要注意的几点：</p>
<ul>
<li><p><strong>在引用已定义的宏名时，必须在宏名的前面加上符号“`”，表示该名字是一个经过宏定义的名字</strong>。</p>
</li>
<li><p>宏命名的意义不单是减少书写工作量，给某一变量赋以明确的意义；</p>
<p>比如`define WORDSIZE 8 ，然后以WORDSIZE定义寄存器位数，通过修改宏定义的常数即可以实现全部寄存器位数的修改！！</p>
</li>
<li><p>宏定义不是HDL语句，不必在行末加分号，如果加了分号会一起进行置换。</p>
</li>
<li><p>宏定义可以写在模块外，也可以写在模块内部。</p>
</li>
</ul>
</li>
</ul>
<h3 id="6-2-文件包含处理-include"><a href="#6-2-文件包含处理-include" class="headerlink" title="6.2 文件包含处理`include"></a>6.2 文件包含处理`include</h3><p>所谓“文件包含”处理是一个源文件可以将另外一个源文件的全部内容包含进来，即将另外的文件包含到本文件中，即导包</p>
<p>其一般形式为`include “文件名”      和c的导包关键字都一样</p>
<ul>
<li>需要注意的几点：<ul>
<li>一个`include命令只指定一个被包含的文件</li>
<li>`include命令可以出现在源程序的任何地方，被包含文件名可以是相对或绝对路径名</li>
<li>多个include命令可以写在一行，后面可以跟空格和注释    </li>
</ul>
</li>
</ul>
<h3 id="6-3-时间尺度-timescale"><a href="#6-3-时间尺度-timescale" class="headerlink" title="6.3 时间尺度`timescale"></a>6.3 时间尺度`timescale</h3><p>格式：`timescale&lt;时间单位&gt;/&lt;时间精度&gt;</p>
<ul>
<li>时间单位参量用来定义模块中仿真时间和延迟时间的基准单位</li>
<li>时间精度（取整精度）：用来对延迟时间值进行取整操作</li>
</ul>
<p>以1ns/1ps为例：时间值都是1ns的整数倍，模块中的延迟时间可表达为带3位小数的实数型。</p>
<h1 id="verilog实验部分"><a href="#verilog实验部分" class="headerlink" title="verilog实验部分"></a>verilog实验部分</h1>
      
    </div>
    
    
    

    

    

    

    <footer class="post-footer">
      
        <div class="post-tags">
          
            <a href="/tags/IC%E6%95%B0%E5%AD%97/" rel="tag"># IC数字</a>
          
        </div>
      

      
      
      

      
        <div class="post-nav">
          <div class="post-nav-next post-nav-item">
            
              <a href="/2020/10/06/IC%E9%AA%8C%E8%AF%81-UVM/" rel="next" title="UVM">
                <i class="fa fa-chevron-left"></i> UVM
              </a>
            
          </div>

          <span class="post-nav-divider"></span>

          <div class="post-nav-prev post-nav-item">
            
              <a href="/2020/10/06/IC%E9%AA%8C%E8%AF%81-SystemVerilog/" rel="prev" title="SystemVerilog">
                SystemVerilog <i class="fa fa-chevron-right"></i>
              </a>
            
          </div>
        </div>
      

      
      
    </footer>
  </div>
  
  
  
  </article>



    <div class="post-spread">
      
    </div>
  </div>


          </div>
          


          

  



        </div>
        
          
  
  <div class="sidebar-toggle">
    <div class="sidebar-toggle-line-wrap">
      <span class="sidebar-toggle-line sidebar-toggle-line-first"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-middle"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-last"></span>
    </div>
  </div>

  <aside id="sidebar" class="sidebar">
    
    <div class="sidebar-inner">

      

      
        <ul class="sidebar-nav motion-element">
          <li class="sidebar-nav-toc sidebar-nav-active" data-target="post-toc-wrap">
            文章目录
          </li>
          <li class="sidebar-nav-overview" data-target="site-overview-wrap">
            站点概览
          </li>
        </ul>
      

      <section class="site-overview-wrap sidebar-panel">
        <div class="site-overview">
          <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
            
              <img class="site-author-image" itemprop="image"
                src="/images/avatar.png"
                alt="xujunjie'blog" />
            
              <p class="site-author-name" itemprop="name">xujunjie'blog</p>
              <p class="site-description motion-element" itemprop="description">使一个人有限的生命更加有效也即等于延长了人的生命</p>
          </div>

          <nav class="site-state motion-element">

            
              <div class="site-state-item site-state-posts">
              
                <a href="/archives/%7C%7C%20archive">
              
                  <span class="site-state-item-count">57</span>
                  <span class="site-state-item-name">日志</span>
                </a>
              </div>
            

            
              
              
              <div class="site-state-item site-state-categories">
                <a href="/categories/index.html">
                  <span class="site-state-item-count">15</span>
                  <span class="site-state-item-name">分类</span>
                </a>
              </div>
            

            
              
              
              <div class="site-state-item site-state-tags">
                <a href="/tags/index.html">
                  <span class="site-state-item-count">33</span>
                  <span class="site-state-item-name">标签</span>
                </a>
              </div>
            

          </nav>

          

          

          
          

          
          

          

        </div>
      </section>

      
      <!--noindex-->
        <section class="post-toc-wrap motion-element sidebar-panel sidebar-panel-active">
          <div class="post-toc">

            
              
            

            
              <div class="post-toc-content"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#verilog基础部分"><span class="nav-text">verilog基础部分</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#概念"><span class="nav-text">概念</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#1-语法的基本概念"><span class="nav-text">1. 语法的基本概念</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#1-1-概述"><span class="nav-text">1.1 概述</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#1-2-模块的基本概念"><span class="nav-text">1.2 模块的基本概念</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#1-3-verilog用于模块测试"><span class="nav-text">1.3 verilog用于模块测试</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-模块的结构、数据类型、变量和基本运算符号"><span class="nav-text">2. 模块的结构、数据类型、变量和基本运算符号</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#2-1-模块的结构"><span class="nav-text">2.1 模块的结构</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-2-数据类型及其常量和变量"><span class="nav-text">2.2 数据类型及其常量和变量</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#2-2-1-常量"><span class="nav-text">2.2.1 常量</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#2-2-2-变量"><span class="nav-text">2.2.2 变量</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-3-运算符及表达式"><span class="nav-text">2.3 运算符及表达式</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-运算符、赋值语句和结构说明语句"><span class="nav-text">3. 运算符、赋值语句和结构说明语句</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#3-1-逻辑运算符"><span class="nav-text">3.1 逻辑运算符</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#3-2-关系运算符"><span class="nav-text">3.2 关系运算符</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#3-3-等式运算符"><span class="nav-text">3.3 等式运算符</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#3-4-移位运算符"><span class="nav-text">3.4 移位运算符</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#3-5-位拼接运算符"><span class="nav-text">3.5 位拼接运算符</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#3-6-缩减运算符"><span class="nav-text">3.6 缩减运算符</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#3-7-赋值语句和块语句"><span class="nav-text">3.7 赋值语句和块语句</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#3-7-1-赋值语句"><span class="nav-text">3.7.1 赋值语句</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#3-7-2-块语句"><span class="nav-text">3.7.2 块语句</span></a></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#4-条件语句、循环语句、生成语句"><span class="nav-text">4. 条件语句、循环语句、生成语句</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#4-1-条件语句（if-else）"><span class="nav-text">4.1 条件语句（if&#x2F;else）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#4-2-case语句"><span class="nav-text">4.2 case语句</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#4-3-循环语句"><span class="nav-text">4.3 循环语句</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#4-4-生成语句"><span class="nav-text">4.4 生成语句</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#5-结构语句、系统任务、函数语句、显示系统任务"><span class="nav-text">5. 结构语句、系统任务、函数语句、显示系统任务</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#5-1-结构说明语句"><span class="nav-text">5.1 结构说明语句</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#5-1-1-initial语句"><span class="nav-text">5.1.1 initial语句</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#5-1-2-always语句"><span class="nav-text">5.1.2 always语句</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#5-2-task-和-function说明语句"><span class="nav-text">5.2 task 和 function说明语句</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#5-2-1-两者的区别"><span class="nav-text">5.2.1 两者的区别</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#5-2-2-task说明语句"><span class="nav-text">5.2.2 task说明语句</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#5-2-3-function说明语句"><span class="nav-text">5.2.3 function说明语句</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#5-2-4-函数的特殊用法"><span class="nav-text">5.2.4 函数的特殊用法</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#5-2-5-常量函数？"><span class="nav-text">5.2.5 常量函数？</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#5-3-常用的系统任务"><span class="nav-text">5.3 常用的系统任务</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#5-3-1-diaplay-和-write任务"><span class="nav-text">5.3.1 $diaplay 和 \$write任务</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#5-3-2-文件输出-fopen"><span class="nav-text">5.3.2 文件输出$fopen</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#5-3-3-关闭文件-fclose"><span class="nav-text">5.3.3 关闭文件$fclose</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#5-3-4-显示层次"><span class="nav-text">5.3.4 显示层次</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#5-3-5-选通显示-strobe"><span class="nav-text">5.3.5 选通显示$strobe</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#5-3-6-生成随机数-random"><span class="nav-text">5.3.6 生成随机数$random</span></a></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#6-编译预处理"><span class="nav-text">6. 编译预处理</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#6-1-宏定义-define"><span class="nav-text">6.1 宏定义&#96;define</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#6-2-文件包含处理-include"><span class="nav-text">6.2 文件包含处理&#96;include</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#6-3-时间尺度-timescale"><span class="nav-text">6.3 时间尺度&#96;timescale</span></a></li></ol></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#verilog实验部分"><span class="nav-text">verilog实验部分</span></a></li></ol></div>
            

          </div>
        </section>
      <!--/noindex-->
      

      
        <div class="back-to-top">
          <i class="fa fa-arrow-up"></i>
          
        </div>
      

    </div>
  </aside>


        
      </div>
    </main>

    <footer id="footer" class="footer">
      <div class="footer-inner">
        <div class="copyright">&copy; <span itemprop="copyrightYear">2021</span>
  <span class="with-love">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">xujunjie'blog</span>

  
</div>


  <div class="powered-by">由 <a class="theme-link" target="_blank" href="https://hexo.io">Hexo</a> 强力驱动</div>



  <span class="post-meta-divider">|</span>



  <div class="theme-info">主题 &mdash; <a class="theme-link" target="_blank" href="https://github.com/iissnan/hexo-theme-next">NexT.Gemini</a> v5.1.4</div>




        







        
      </div>
    </footer>

    

    

  </div>

  

<script type="text/javascript">
  if (Object.prototype.toString.call(window.Promise) !== '[object Function]') {
    window.Promise = null;
  }
</script>









  












  
  
    <script type="text/javascript" src="/lib/jquery/index.js?v=2.1.3"></script>
  

  
  
    <script type="text/javascript" src="/lib/fastclick/lib/fastclick.min.js?v=1.0.6"></script>
  

  
  
    <script type="text/javascript" src="/lib/jquery_lazyload/jquery.lazyload.js?v=1.9.7"></script>
  

  
  
    <script type="text/javascript" src="/lib/velocity/velocity.min.js?v=1.2.1"></script>
  

  
  
    <script type="text/javascript" src="/lib/velocity/velocity.ui.min.js?v=1.2.1"></script>
  

  
  
    <script type="text/javascript" src="/lib/fancybox/source/jquery.fancybox.pack.js?v=2.1.5"></script>
  


  


  <script type="text/javascript" src="/js/src/utils.js?v=5.1.4"></script>

  <script type="text/javascript" src="/js/src/motion.js?v=5.1.4"></script>


  
  <script src='https://unpkg.com/mermaid@7.1.2/dist/mermaid.min.js'></script>
  <script>
    if (window.mermaid) {
      mermaid.initialize("");
    }
  </script>


  
  


  <script type="text/javascript" src="/js/src/affix.js?v=5.1.4"></script>

  <script type="text/javascript" src="/js/src/schemes/pisces.js?v=5.1.4"></script>



  
  <script type="text/javascript" src="/js/src/scrollspy.js?v=5.1.4"></script>
<script type="text/javascript" src="/js/src/post-details.js?v=5.1.4"></script>



  


  <script type="text/javascript" src="/js/src/bootstrap.js?v=5.1.4"></script>



  


  




	





  





  












  

  <script type="text/javascript">
    // Popup Window;
    var isfetched = false;
    var isXml = true;
    // Search DB path;
    var search_path = "./public/search.xml";
    if (search_path.length === 0) {
      search_path = "search.xml";
    } else if (/json$/i.test(search_path)) {
      isXml = false;
    }
    var path = "/" + search_path;
    // monitor main search box;

    var onPopupClose = function (e) {
      $('.popup').hide();
      $('#local-search-input').val('');
      $('.search-result-list').remove();
      $('#no-result').remove();
      $(".local-search-pop-overlay").remove();
      $('body').css('overflow', '');
    }

    function proceedsearch() {
      $("body")
        .append('<div class="search-popup-overlay local-search-pop-overlay"></div>')
        .css('overflow', 'hidden');
      $('.search-popup-overlay').click(onPopupClose);
      $('.popup').toggle();
      var $localSearchInput = $('#local-search-input');
      $localSearchInput.attr("autocapitalize", "none");
      $localSearchInput.attr("autocorrect", "off");
      $localSearchInput.focus();
    }

    // search function;
    var searchFunc = function(path, search_id, content_id) {
      'use strict';

      // start loading animation
      $("body")
        .append('<div class="search-popup-overlay local-search-pop-overlay">' +
          '<div id="search-loading-icon">' +
          '<i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>' +
          '</div>' +
          '</div>')
        .css('overflow', 'hidden');
      $("#search-loading-icon").css('margin', '20% auto 0 auto').css('text-align', 'center');

      $.ajax({
        url: path,
        dataType: isXml ? "xml" : "json",
        async: true,
        success: function(res) {
          // get the contents from search data
          isfetched = true;
          $('.popup').detach().appendTo('.header-inner');
          var datas = isXml ? $("entry", res).map(function() {
            return {
              title: $("title", this).text(),
              content: $("content",this).text(),
              url: $("url" , this).text()
            };
          }).get() : res;
          var input = document.getElementById(search_id);
          var resultContent = document.getElementById(content_id);
          var inputEventFunction = function() {
            var searchText = input.value.trim().toLowerCase();
            var keywords = searchText.split(/[\s\-]+/);
            if (keywords.length > 1) {
              keywords.push(searchText);
            }
            var resultItems = [];
            if (searchText.length > 0) {
              // perform local searching
              datas.forEach(function(data) {
                var isMatch = false;
                var hitCount = 0;
                var searchTextCount = 0;
                var title = data.title.trim();
                var titleInLowerCase = title.toLowerCase();
                var content = data.content.trim().replace(/<[^>]+>/g,"");
                var contentInLowerCase = content.toLowerCase();
                var articleUrl = decodeURIComponent(data.url);
                var indexOfTitle = [];
                var indexOfContent = [];
                // only match articles with not empty titles
                if(title != '') {
                  keywords.forEach(function(keyword) {
                    function getIndexByWord(word, text, caseSensitive) {
                      var wordLen = word.length;
                      if (wordLen === 0) {
                        return [];
                      }
                      var startPosition = 0, position = [], index = [];
                      if (!caseSensitive) {
                        text = text.toLowerCase();
                        word = word.toLowerCase();
                      }
                      while ((position = text.indexOf(word, startPosition)) > -1) {
                        index.push({position: position, word: word});
                        startPosition = position + wordLen;
                      }
                      return index;
                    }

                    indexOfTitle = indexOfTitle.concat(getIndexByWord(keyword, titleInLowerCase, false));
                    indexOfContent = indexOfContent.concat(getIndexByWord(keyword, contentInLowerCase, false));
                  });
                  if (indexOfTitle.length > 0 || indexOfContent.length > 0) {
                    isMatch = true;
                    hitCount = indexOfTitle.length + indexOfContent.length;
                  }
                }

                // show search results

                if (isMatch) {
                  // sort index by position of keyword

                  [indexOfTitle, indexOfContent].forEach(function (index) {
                    index.sort(function (itemLeft, itemRight) {
                      if (itemRight.position !== itemLeft.position) {
                        return itemRight.position - itemLeft.position;
                      } else {
                        return itemLeft.word.length - itemRight.word.length;
                      }
                    });
                  });

                  // merge hits into slices

                  function mergeIntoSlice(text, start, end, index) {
                    var item = index[index.length - 1];
                    var position = item.position;
                    var word = item.word;
                    var hits = [];
                    var searchTextCountInSlice = 0;
                    while (position + word.length <= end && index.length != 0) {
                      if (word === searchText) {
                        searchTextCountInSlice++;
                      }
                      hits.push({position: position, length: word.length});
                      var wordEnd = position + word.length;

                      // move to next position of hit

                      index.pop();
                      while (index.length != 0) {
                        item = index[index.length - 1];
                        position = item.position;
                        word = item.word;
                        if (wordEnd > position) {
                          index.pop();
                        } else {
                          break;
                        }
                      }
                    }
                    searchTextCount += searchTextCountInSlice;
                    return {
                      hits: hits,
                      start: start,
                      end: end,
                      searchTextCount: searchTextCountInSlice
                    };
                  }

                  var slicesOfTitle = [];
                  if (indexOfTitle.length != 0) {
                    slicesOfTitle.push(mergeIntoSlice(title, 0, title.length, indexOfTitle));
                  }

                  var slicesOfContent = [];
                  while (indexOfContent.length != 0) {
                    var item = indexOfContent[indexOfContent.length - 1];
                    var position = item.position;
                    var word = item.word;
                    // cut out 100 characters
                    var start = position - 20;
                    var end = position + 80;
                    if(start < 0){
                      start = 0;
                    }
                    if (end < position + word.length) {
                      end = position + word.length;
                    }
                    if(end > content.length){
                      end = content.length;
                    }
                    slicesOfContent.push(mergeIntoSlice(content, start, end, indexOfContent));
                  }

                  // sort slices in content by search text's count and hits' count

                  slicesOfContent.sort(function (sliceLeft, sliceRight) {
                    if (sliceLeft.searchTextCount !== sliceRight.searchTextCount) {
                      return sliceRight.searchTextCount - sliceLeft.searchTextCount;
                    } else if (sliceLeft.hits.length !== sliceRight.hits.length) {
                      return sliceRight.hits.length - sliceLeft.hits.length;
                    } else {
                      return sliceLeft.start - sliceRight.start;
                    }
                  });

                  // select top N slices in content

                  var upperBound = parseInt('1');
                  if (upperBound >= 0) {
                    slicesOfContent = slicesOfContent.slice(0, upperBound);
                  }

                  // highlight title and content

                  function highlightKeyword(text, slice) {
                    var result = '';
                    var prevEnd = slice.start;
                    slice.hits.forEach(function (hit) {
                      result += text.substring(prevEnd, hit.position);
                      var end = hit.position + hit.length;
                      result += '<b class="search-keyword">' + text.substring(hit.position, end) + '</b>';
                      prevEnd = end;
                    });
                    result += text.substring(prevEnd, slice.end);
                    return result;
                  }

                  var resultItem = '';

                  if (slicesOfTitle.length != 0) {
                    resultItem += "<li><a href='" + articleUrl + "' class='search-result-title'>" + highlightKeyword(title, slicesOfTitle[0]) + "</a>";
                  } else {
                    resultItem += "<li><a href='" + articleUrl + "' class='search-result-title'>" + title + "</a>";
                  }

                  slicesOfContent.forEach(function (slice) {
                    resultItem += "<a href='" + articleUrl + "'>" +
                      "<p class=\"search-result\">" + highlightKeyword(content, slice) +
                      "...</p>" + "</a>";
                  });

                  resultItem += "</li>";
                  resultItems.push({
                    item: resultItem,
                    searchTextCount: searchTextCount,
                    hitCount: hitCount,
                    id: resultItems.length
                  });
                }
              })
            };
            if (keywords.length === 1 && keywords[0] === "") {
              resultContent.innerHTML = '<div id="no-result"><i class="fa fa-search fa-5x" /></div>'
            } else if (resultItems.length === 0) {
              resultContent.innerHTML = '<div id="no-result"><i class="fa fa-frown-o fa-5x" /></div>'
            } else {
              resultItems.sort(function (resultLeft, resultRight) {
                if (resultLeft.searchTextCount !== resultRight.searchTextCount) {
                  return resultRight.searchTextCount - resultLeft.searchTextCount;
                } else if (resultLeft.hitCount !== resultRight.hitCount) {
                  return resultRight.hitCount - resultLeft.hitCount;
                } else {
                  return resultRight.id - resultLeft.id;
                }
              });
              var searchResultList = '<ul class=\"search-result-list\">';
              resultItems.forEach(function (result) {
                searchResultList += result.item;
              })
              searchResultList += "</ul>";
              resultContent.innerHTML = searchResultList;
            }
          }

          if ('auto' === 'auto') {
            input.addEventListener('input', inputEventFunction);
          } else {
            $('.search-icon').click(inputEventFunction);
            input.addEventListener('keypress', function (event) {
              if (event.keyCode === 13) {
                inputEventFunction();
              }
            });
          }

          // remove loading animation
          $(".local-search-pop-overlay").remove();
          $('body').css('overflow', '');

          proceedsearch();
        }
      });
    }

    // handle and trigger popup window;
    $('.popup-trigger').click(function(e) {
      e.stopPropagation();
      if (isfetched === false) {
        searchFunc(path, 'local-search-input', 'local-search-result');
      } else {
        proceedsearch();
      };
    });

    $('.popup-btn-close').click(onPopupClose);
    $('.popup').click(function(e){
      e.stopPropagation();
    });
    $(document).on('keyup', function (event) {
      var shouldDismissSearchPopup = event.which === 27 &&
        $('.search-popup').is(':visible');
      if (shouldDismissSearchPopup) {
        onPopupClose();
      }
    });
  </script>





  

  

  

  
  

  
  


  

  

</body>
</html>
