// Seed: 1279146987
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input wand id_2,
    output tri id_3,
    input tri1 id_4,
    output wor id_5,
    input tri id_6,
    output supply1 id_7,
    output wire id_8
);
  assign id_1 = 1;
  assign id_8 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wand id_4,
    input tri1 id_5,
    input logic id_6,
    input uwire id_7,
    input wand id_8,
    input tri id_9,
    output logic id_10,
    input wor id_11,
    output wand id_12
);
  always @(id_8) id_10 <= #1 id_6;
  module_0(
      id_12, id_12, id_8, id_12, id_11, id_12, id_7, id_12, id_12
  );
endmodule
