INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab13_Task1/Lab13_Task1.srcs/sources_1/new/Adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab13_Task1/Lab13_Task1.srcs/sources_1/new/MUX_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab13_Task1/Lab13_Task1.srcs/sources_1/new/Multiplier_8x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier_8x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab13_Task1/Lab13_Task1.srcs/sources_1/new/Time_shared_16x16_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_shared_16x16_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab13_Task1/Lab13_Task1.srcs/sim_1/new/Time_shared_16x16_multiplier_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_shared_16x16_multiplier_Sim
