KEY LIBERO "11.9"
KEY CAPTURE "11.9.0.4"
KEY DEFAULT_IMPORT_LOC ""
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "VERILOG2001"
KEY VHDLMODE "VHDL2008"
KEY UseConstraintFlowTechnology "FALSE"
KEY VendorTechnology_Family "ProASIC3"
KEY VendorTechnology_Die "IS2X2M1"
KEY VendorTechnology_Package "vq100"
KEY VendorTechnology_Speed "STD"
KEY VendorTechnology_DieVoltage "1.5"
KEY VendorTechnology_PART_RANGE "COM"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS33"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE ""
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "IS2X2M1"
KEY VendorTechnology_TEMPR "COM"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.5_VOLTR "COM"
KEY VendorTechnology_VCCI_1.8_VOLTR "COM"
KEY VendorTechnology_VCCI_2.5_VOLTR "COM"
KEY VendorTechnology_VCCI_3.3_VOLTR "COM"
KEY VendorTechnology_VOLTR "COM"
KEY ProjectLocation "C:\EDA\kaohe\vend_test"
KEY ProjectDescription ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "vend_test::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST FileManager
VALUE "<project>\component\work\DESIGN_FIRMWARE\DESIGN_FIRMWARE.cxf,actgen_cxf"
STATE="utd"
TIME="1703661182"
SIZE="437"
ENDFILE
VALUE "<project>\component\work\DESIGN_IO\DESIGN_IO.cxf,actgen_cxf"
STATE="utd"
TIME="1703661183"
SIZE="413"
ENDFILE
VALUE "<project>\component\work\vend_test\vend_test.cxf,actgen_cxf"
STATE="utd"
TIME="1703661183"
SIZE="2291"
ENDFILE
VALUE "<project>\component\work\vend_test\vend_test.v,hdl"
STATE="utd"
TIME="1703661182"
SIZE="2193"
PARENT="<project>\component\work\vend_test\vend_test.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\designer\impl1\vend_test.adb,adb"
STATE="utd"
TIME="1704174518"
SIZE="35840"
ENDFILE
VALUE "<project>\designer\impl1\vend_test.ide_des,ide_des"
STATE="utd"
TIME="1703660668"
SIZE="183"
ENDFILE
VALUE "<project>\designer\impl1\vend_test_compile_log.rpt,log"
STATE="utd"
TIME="1704174518"
SIZE="8087"
ENDFILE
VALUE "<project>\hdl\vend_mealy.v,hdl"
STATE="utd"
TIME="1703660681"
SIZE="2072"
ENDFILE
VALUE "<project>\hdl\vend_moore.v,hdl"
STATE="utd"
TIME="1703660691"
SIZE="1992"
ENDFILE
VALUE "<project>\simulation\run.do,do"
STATE="utd"
TIME="1703661187"
SIZE="812"
ENDFILE
VALUE "<project>\simulation\testbench_vend_presynth_simulation.log,log"
STATE="utd"
TIME="1703661266"
SIZE="3169"
ENDFILE
VALUE "<project>\stimulus\testbench_vend.v,tb_hdl"
STATE="utd"
TIME="1703661177"
SIZE="1215"
ENDFILE
VALUE "<project>\synthesis\vend_test.edn,syn_edn"
STATE="utd"
TIME="1704174512"
SIZE="30097"
ENDFILE
VALUE "<project>\synthesis\vend_test.so,so"
STATE="utd"
TIME="1704174512"
SIZE="210"
ENDFILE
VALUE "<project>\synthesis\vend_test_sdc.sdc,syn_sdc"
STATE="utd"
TIME="1704174512"
SIZE="398"
ENDFILE
VALUE "<project>\synthesis\vend_test_syn.prj,prj"
STATE="utd"
TIME="1704174512"
SIZE="1826"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "vend_test::work"
FILE "<project>\component\work\vend_test\vend_test.v,hdl"
LIST AssociatedStimulus
VALUE "<project>\stimulus\testbench_vend.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
LiberoState=Post_Synthesis
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>\synthesis\vend_test.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST PinReports
VALUE "<project>\designer\impl1\vend_test_report_pin_byname.txt,log"
VALUE "<project>\designer\impl1\vend_test_report_pin_bynumber.txt,log"
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST vend_test
VALUE "<project>\stimulus\testbench_vend.v,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench_vend
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=FALSE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
InstantiateInSmartDesign=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\synplify_pro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME"
FUNCTION="Simulation"
TOOL="ModelSim"
LOCATION="C:\Microsemi\Libero_SoC_v11.9\Modelsim\win32acoem\modelsim.exe"
PARAM=" -l testbench_vend_presynth_simulation.log "
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="FPExpress"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="C:\Microsemi\Libero_SoC_v11.9\Designer\bin\FPExpress.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microsemi\Libero_SoC_v11.9\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "vend_test::work"
LIST Impl1
LiberoState=Post_Synthesis
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>\synthesis\vend_test.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
Reports;Reports;0
ReportsCurrentItem;Compile:vend_test_compile_log.rpt
StartPage;StartPage;0
SmartDesign;vend_test;0
HDL;stimulus\testbench_vend.v;0
ACTIVEVIEW;Reports
ENDLIST
LIST ModuleSubBlockList
LIST "DESIGN_FIRMWARE::work","component\work\DESIGN_FIRMWARE\DESIGN_FIRMWARE.cxf","TRUE","FALSE"
ENDLIST
LIST "DESIGN_IO::work","component\work\DESIGN_IO\DESIGN_IO.cxf","TRUE","FALSE"
ENDLIST
LIST "vend_mealy::work","hdl\vend_mealy.v","FALSE","FALSE"
ENDLIST
LIST "vend_moore::work","hdl\vend_moore.v","FALSE","FALSE"
ENDLIST
LIST "vend_test::work","component\work\vend_test\vend_test.v","TRUE","FALSE"
SUBBLOCK "vend_mealy::work","hdl\vend_mealy.v","FALSE","FALSE"
SUBBLOCK "vend_moore::work","hdl\vend_moore.v","FALSE","FALSE"
ENDLIST
LIST "testbench_vend::work","stimulus\testbench_vend.v","FALSE","TRUE"
SUBBLOCK "vend_test::work","component\work\vend_test\vend_test.v","TRUE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
LIST "vend_test::work"
ACTIVETESTBENCH "testbench_vend::work","stimulus\testbench_vend.v","FALSE"
ENDLIST
ENDLIST
LIST IOTabList
ENDLIST
LIST FPTabList
ENDLIST
LIST TimingTabList
ENDLIST
LIST FDCTabList
ENDLIST
