// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="HTA128_theta,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.699850,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=9,HLS_SYN_DSP=0,HLS_SYN_FF=1864,HLS_SYN_LUT=6535,HLS_VERSION=2018_2}" *)

module HTA128_theta (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        alloc_size,
        alloc_size_ap_vld,
        alloc_size_ap_ack,
        alloc_addr,
        alloc_addr_ap_vld,
        alloc_addr_ap_ack,
        alloc_free_target,
        alloc_free_target_ap_vld,
        alloc_free_target_ap_ack,
        alloc_cmd,
        alloc_cmd_ap_vld,
        alloc_cmd_ap_ack,
        port1_V,
        port1_V_ap_vld,
        port2_V,
        port2_V_ap_vld
);

parameter    ap_ST_fsm_state1 = 77'd1;
parameter    ap_ST_fsm_state2 = 77'd2;
parameter    ap_ST_fsm_state3 = 77'd4;
parameter    ap_ST_fsm_state4 = 77'd8;
parameter    ap_ST_fsm_state5 = 77'd16;
parameter    ap_ST_fsm_state6 = 77'd32;
parameter    ap_ST_fsm_state7 = 77'd64;
parameter    ap_ST_fsm_state8 = 77'd128;
parameter    ap_ST_fsm_state9 = 77'd256;
parameter    ap_ST_fsm_state10 = 77'd512;
parameter    ap_ST_fsm_state11 = 77'd1024;
parameter    ap_ST_fsm_state12 = 77'd2048;
parameter    ap_ST_fsm_state13 = 77'd4096;
parameter    ap_ST_fsm_state14 = 77'd8192;
parameter    ap_ST_fsm_state15 = 77'd16384;
parameter    ap_ST_fsm_state16 = 77'd32768;
parameter    ap_ST_fsm_state17 = 77'd65536;
parameter    ap_ST_fsm_pp0_stage0 = 77'd131072;
parameter    ap_ST_fsm_state20 = 77'd262144;
parameter    ap_ST_fsm_state21 = 77'd524288;
parameter    ap_ST_fsm_state22 = 77'd1048576;
parameter    ap_ST_fsm_state23 = 77'd2097152;
parameter    ap_ST_fsm_state24 = 77'd4194304;
parameter    ap_ST_fsm_state25 = 77'd8388608;
parameter    ap_ST_fsm_state26 = 77'd16777216;
parameter    ap_ST_fsm_state27 = 77'd33554432;
parameter    ap_ST_fsm_state28 = 77'd67108864;
parameter    ap_ST_fsm_state29 = 77'd134217728;
parameter    ap_ST_fsm_state30 = 77'd268435456;
parameter    ap_ST_fsm_state31 = 77'd536870912;
parameter    ap_ST_fsm_state32 = 77'd1073741824;
parameter    ap_ST_fsm_state33 = 77'd2147483648;
parameter    ap_ST_fsm_state34 = 77'd4294967296;
parameter    ap_ST_fsm_state35 = 77'd8589934592;
parameter    ap_ST_fsm_state36 = 77'd17179869184;
parameter    ap_ST_fsm_state37 = 77'd34359738368;
parameter    ap_ST_fsm_state38 = 77'd68719476736;
parameter    ap_ST_fsm_state39 = 77'd137438953472;
parameter    ap_ST_fsm_state40 = 77'd274877906944;
parameter    ap_ST_fsm_state41 = 77'd549755813888;
parameter    ap_ST_fsm_state42 = 77'd1099511627776;
parameter    ap_ST_fsm_state43 = 77'd2199023255552;
parameter    ap_ST_fsm_state44 = 77'd4398046511104;
parameter    ap_ST_fsm_state45 = 77'd8796093022208;
parameter    ap_ST_fsm_state46 = 77'd17592186044416;
parameter    ap_ST_fsm_state47 = 77'd35184372088832;
parameter    ap_ST_fsm_state48 = 77'd70368744177664;
parameter    ap_ST_fsm_state49 = 77'd140737488355328;
parameter    ap_ST_fsm_state50 = 77'd281474976710656;
parameter    ap_ST_fsm_state51 = 77'd562949953421312;
parameter    ap_ST_fsm_state52 = 77'd1125899906842624;
parameter    ap_ST_fsm_state53 = 77'd2251799813685248;
parameter    ap_ST_fsm_state54 = 77'd4503599627370496;
parameter    ap_ST_fsm_state55 = 77'd9007199254740992;
parameter    ap_ST_fsm_state56 = 77'd18014398509481984;
parameter    ap_ST_fsm_state57 = 77'd36028797018963968;
parameter    ap_ST_fsm_state58 = 77'd72057594037927936;
parameter    ap_ST_fsm_state59 = 77'd144115188075855872;
parameter    ap_ST_fsm_state60 = 77'd288230376151711744;
parameter    ap_ST_fsm_state61 = 77'd576460752303423488;
parameter    ap_ST_fsm_state62 = 77'd1152921504606846976;
parameter    ap_ST_fsm_state63 = 77'd2305843009213693952;
parameter    ap_ST_fsm_state64 = 77'd4611686018427387904;
parameter    ap_ST_fsm_state65 = 77'd9223372036854775808;
parameter    ap_ST_fsm_state66 = 77'd18446744073709551616;
parameter    ap_ST_fsm_state67 = 77'd36893488147419103232;
parameter    ap_ST_fsm_state68 = 77'd73786976294838206464;
parameter    ap_ST_fsm_state69 = 77'd147573952589676412928;
parameter    ap_ST_fsm_state70 = 77'd295147905179352825856;
parameter    ap_ST_fsm_state71 = 77'd590295810358705651712;
parameter    ap_ST_fsm_state72 = 77'd1180591620717411303424;
parameter    ap_ST_fsm_state73 = 77'd2361183241434822606848;
parameter    ap_ST_fsm_state74 = 77'd4722366482869645213696;
parameter    ap_ST_fsm_state75 = 77'd9444732965739290427392;
parameter    ap_ST_fsm_state76 = 77'd18889465931478580854784;
parameter    ap_ST_fsm_state77 = 77'd37778931862957161709568;
parameter    ap_ST_fsm_state78 = 77'd75557863725914323419136;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] alloc_size;
input   alloc_size_ap_vld;
output   alloc_size_ap_ack;
output  [31:0] alloc_addr;
output   alloc_addr_ap_vld;
input   alloc_addr_ap_ack;
input  [31:0] alloc_free_target;
input   alloc_free_target_ap_vld;
output   alloc_free_target_ap_ack;
input  [7:0] alloc_cmd;
input   alloc_cmd_ap_vld;
output   alloc_cmd_ap_ack;
output  [63:0] port1_V;
output   port1_V_ap_vld;
output  [63:0] port2_V;
output   port2_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg alloc_size_ap_ack;
reg[31:0] alloc_addr;
reg alloc_addr_ap_vld;
reg alloc_free_target_ap_ack;
reg alloc_cmd_ap_ack;
reg[63:0] port1_V;
reg port1_V_ap_vld;
reg[63:0] port2_V;
reg port2_V_ap_vld;

(* fsm_encoding = "none" *) reg   [76:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] group_tree_V_1_address0;
reg    group_tree_V_1_ce0;
reg    group_tree_V_1_we0;
reg   [3:0] group_tree_V_1_d0;
wire   [3:0] group_tree_V_1_q0;
reg   [5:0] group_tree_V_0_address0;
reg    group_tree_V_0_ce0;
reg    group_tree_V_0_we0;
reg   [3:0] group_tree_V_0_d0;
wire   [3:0] group_tree_V_0_q0;
wire   [2:0] group_tree_mask_V_address0;
reg    group_tree_mask_V_ce0;
wire   [30:0] group_tree_mask_V_q0;
reg   [2:0] shift_constant_V_address0;
reg    shift_constant_V_ce0;
wire   [4:0] shift_constant_V_q0;
reg   [2:0] buddy_tree_V_1_address0;
reg    buddy_tree_V_1_ce0;
reg    buddy_tree_V_1_we0;
reg   [63:0] buddy_tree_V_1_d0;
wire   [63:0] buddy_tree_V_1_q0;
reg   [2:0] buddy_tree_V_1_address1;
reg    buddy_tree_V_1_ce1;
reg    buddy_tree_V_1_we1;
reg   [63:0] buddy_tree_V_1_d1;
wire   [63:0] buddy_tree_V_1_q1;
reg   [2:0] buddy_tree_V_0_address0;
reg    buddy_tree_V_0_ce0;
reg    buddy_tree_V_0_we0;
reg   [63:0] buddy_tree_V_0_d0;
wire   [63:0] buddy_tree_V_0_q0;
reg   [2:0] buddy_tree_V_0_address1;
reg    buddy_tree_V_0_ce1;
reg    buddy_tree_V_0_we1;
reg   [63:0] buddy_tree_V_0_d1;
wire   [63:0] buddy_tree_V_0_q1;
reg   [6:0] addr_layer_map_V_address0;
reg    addr_layer_map_V_ce0;
reg    addr_layer_map_V_we0;
wire   [3:0] addr_layer_map_V_q0;
reg   [6:0] addr_tree_map_V_address0;
reg    addr_tree_map_V_ce0;
reg    addr_tree_map_V_we0;
wire   [7:0] addr_tree_map_V_d0;
wire   [7:0] addr_tree_map_V_q0;
reg   [4:0] mark_mask_V_address0;
reg    mark_mask_V_ce0;
wire   [3:0] mark_mask_V_q0;
reg    alloc_size_blk_n;
wire    ap_CS_fsm_state2;
reg    alloc_addr_blk_n;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state29;
wire   [0:0] tmp_15_fu_2256_p2;
reg    alloc_free_target_blk_n;
reg    alloc_cmd_blk_n;
wire   [7:0] op_V_assign_log_2_64bit_fu_1275_ap_return;
reg   [31:0] reg_966;
reg    ap_sig_ioackin_alloc_addr_ap_ack;
reg    ap_block_state29_io;
reg   [3:0] p_03553_2_in_reg_991;
reg   [63:0] p_03557_1_in_reg_1000;
reg   [12:0] p_03529_1_in_in_reg_1009;
reg   [63:0] p_03501_4_reg_1018;
wire   [15:0] size_V_fu_1381_p1;
reg   [15:0] size_V_reg_3099;
reg    ap_block_state2;
wire   [15:0] free_target_V_fu_1385_p1;
reg   [15:0] free_target_V_reg_3104;
reg   [15:0] p_Result_3_fu_1395_p4;
reg   [15:0] p_Result_3_reg_3111;
wire   [0:0] tmp_fu_1405_p2;
reg   [0:0] tmp_reg_3117;
wire    ap_CS_fsm_state3;
wire   [15:0] r_V_21_fu_1421_p2;
wire   [0:0] tmp_s_fu_1411_p2;
wire   [0:0] tmp_6_fu_1426_p2;
reg   [0:0] tmp_6_reg_3144;
wire    ap_CS_fsm_state4;
reg   [3:0] ans_V_reg_3158;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_16_fu_1442_p1;
reg   [0:0] tmp_16_reg_3168;
wire   [63:0] newIndex2_fu_1456_p1;
reg   [63:0] newIndex2_reg_3173;
reg   [0:0] tmp_24_reg_3189;
reg   [7:0] addr_tree_map_V_load_reg_3194;
wire   [63:0] buddy_tree_V_load_ph_fu_1470_p3;
reg   [63:0] buddy_tree_V_load_ph_reg_3207;
wire    ap_CS_fsm_state6;
wire   [12:0] loc1_V_10_fu_1478_p1;
reg   [12:0] loc1_V_10_reg_3212;
wire   [10:0] loc1_V_9_cast_cast_fu_1481_p1;
reg   [10:0] loc1_V_9_cast_cast_reg_3218;
wire   [31:0] op2_assign_9_fu_1487_p2;
reg   [31:0] op2_assign_9_reg_3223;
wire   [12:0] tmp_12_fu_1542_p3;
reg   [12:0] tmp_12_reg_3228;
wire  signed [63:0] tmp_V_fu_1564_p1;
reg  signed [63:0] tmp_V_reg_3238;
wire    ap_CS_fsm_state7;
reg   [12:0] p_Result_4_fu_1574_p4;
wire   [1:0] rec_bits_V_fu_1593_p1;
wire   [11:0] loc1_V_fu_1597_p4;
reg   [11:0] loc1_V_reg_3253;
wire    ap_CS_fsm_state8;
wire   [12:0] loc1_V_11_fu_1607_p1;
reg   [12:0] loc1_V_11_reg_3258;
wire   [0:0] tmp_99_fu_1611_p1;
reg   [0:0] tmp_99_reg_3263;
wire   [3:0] now1_V_1_fu_1615_p2;
reg   [3:0] now1_V_1_reg_3268;
wire   [0:0] tmp_26_fu_1621_p2;
reg   [0:0] tmp_26_reg_3273;
wire   [63:0] newIndex_fu_1637_p1;
reg   [63:0] newIndex_reg_3277;
wire   [63:0] tmp_41_fu_1685_p2;
reg   [63:0] tmp_41_reg_3293;
wire    ap_CS_fsm_state9;
reg   [12:0] p_Result_5_fu_1691_p4;
wire    ap_CS_fsm_state10;
wire   [12:0] p_Repl2_s_fu_1719_p2;
reg   [12:0] p_Repl2_s_reg_3308;
wire    ap_CS_fsm_state11;
wire   [3:0] p_Repl2_7_fu_1725_p2;
reg   [3:0] p_Repl2_7_reg_3314;
wire   [63:0] mask_V_load25_phi_ca_fu_1761_p3;
wire   [0:0] tmp_117_fu_1731_p3;
wire   [1:0] tmp_121_fu_1739_p1;
wire   [63:0] tmp_78_fu_1769_p5;
wire   [63:0] tmp_77_fu_1781_p5;
wire   [63:0] mask_V_load26_phi_ca_fu_1793_p3;
wire   [0:0] tmp_126_fu_1801_p1;
reg   [0:0] tmp_126_reg_3345;
wire   [63:0] newIndex15_fu_1815_p1;
reg   [63:0] newIndex15_reg_3350;
wire   [63:0] r_V_24_fu_1824_p2;
reg   [63:0] r_V_24_reg_3366;
wire    ap_CS_fsm_state12;
wire   [63:0] r_V_18_fu_1837_p2;
reg   [63:0] r_V_18_reg_3371;
wire   [31:0] cnt_fu_1843_p2;
wire    ap_CS_fsm_state13;
wire   [12:0] loc_tree_V_5_fu_1880_p2;
reg   [12:0] loc_tree_V_5_reg_3382;
wire    ap_CS_fsm_state14;
wire   [63:0] newIndex8_fu_1909_p1;
reg   [63:0] newIndex8_reg_3389;
wire    ap_CS_fsm_state15;
wire   [0:0] tmp_73_fu_1919_p1;
reg   [0:0] tmp_73_reg_3410;
wire    ap_CS_fsm_state16;
wire   [3:0] r_V_4_fu_1930_p2;
reg   [3:0] r_V_4_reg_3414;
wire   [63:0] TMP_0_V_1_fu_1940_p1;
wire    ap_CS_fsm_state17;
reg   [12:0] p_Result_6_fu_1946_p4;
wire   [63:0] r_V_14_cast_fu_1961_p1;
wire   [3:0] now1_V_2_fu_1965_p2;
reg   [3:0] now1_V_2_reg_3435;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state18_pp0_stage0_iter0;
wire    ap_block_state19_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] rec_bits_V_3_fu_1971_p1;
reg   [1:0] rec_bits_V_3_reg_3440;
wire   [0:0] tmp_25_fu_1989_p2;
reg   [0:0] tmp_25_reg_3445;
wire   [63:0] TMP_0_V_2_fu_2029_p2;
reg   [63:0] TMP_0_V_2_reg_3449;
reg   [12:0] p_Result_7_fu_2035_p4;
reg   [12:0] p_Result_7_reg_3455;
wire   [63:0] r_V_8_fu_2048_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [63:0] tmp_V_4_fu_2059_p1;
reg   [63:0] tmp_V_4_reg_3466;
wire    ap_CS_fsm_state20;
wire   [63:0] newIndex11_fu_2092_p1;
reg   [63:0] newIndex11_reg_3474;
wire    ap_CS_fsm_state21;
wire   [0:0] tmp_64_fu_2076_p2;
wire   [0:0] tmp_109_fu_2112_p1;
reg   [0:0] tmp_109_reg_3490;
wire    ap_CS_fsm_state22;
wire   [63:0] tmp_67_fu_2124_p2;
reg   [63:0] tmp_67_reg_3494;
wire   [1:0] rec_bits_V_2_fu_2153_p1;
wire    ap_CS_fsm_state23;
wire   [3:0] now1_V_3_fu_2157_p2;
wire   [10:0] tmp_71_fu_2173_p1;
wire   [63:0] p_7_cast_fu_2215_p1;
reg   [63:0] p_7_cast_reg_3516;
wire    ap_CS_fsm_state25;
wire   [0:0] tmp_75_fu_2224_p1;
reg   [0:0] tmp_75_reg_3521;
wire   [63:0] newIndex4_fu_2238_p1;
reg   [63:0] newIndex4_reg_3526;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire   [63:0] tmp_V_1_fu_2250_p2;
reg   [63:0] tmp_V_1_reg_3554;
wire    ap_CS_fsm_state28;
reg   [0:0] tmp_15_reg_3562;
wire   [0:0] grp_fu_1341_p3;
reg   [0:0] tmp_100_reg_3566;
wire   [12:0] r_V_13_fu_2275_p1;
wire   [63:0] TMP_0_V_5_fu_2284_p2;
wire   [63:0] newIndex6_fu_2316_p1;
reg   [63:0] newIndex6_reg_3590;
wire    ap_CS_fsm_state31;
wire   [0:0] tmp_103_fu_2322_p1;
reg   [0:0] tmp_103_reg_3616;
wire    ap_CS_fsm_state32;
wire   [0:0] tmp_43_fu_2356_p2;
reg   [0:0] tmp_43_reg_3620;
wire   [0:0] tmp_44_fu_2362_p2;
reg   [0:0] tmp_44_reg_3625;
wire   [0:0] tmp_45_fu_2368_p2;
reg   [0:0] tmp_45_reg_3630;
wire   [12:0] r_V_9_fu_2394_p1;
reg   [12:0] r_V_9_reg_3636;
reg   [4:0] shift_constant_V_loa_reg_3641;
wire   [3:0] tmp_59_fu_2410_p2;
reg   [3:0] tmp_59_reg_3646;
wire   [1:0] tmp_48_fu_2439_p3;
reg   [1:0] tmp_48_reg_3653;
wire   [12:0] new_loc1_V_fu_2459_p2;
reg   [12:0] new_loc1_V_reg_3658;
wire   [12:0] r_V_11_fu_2507_p3;
reg   [12:0] r_V_11_reg_3663;
reg   [0:0] tmp_112_reg_3668;
wire    ap_CS_fsm_state35;
wire   [3:0] now1_V_6_fu_2546_p2;
wire   [3:0] now2_V_3_fu_2556_p2;
wire   [63:0] newIndex13_fu_2599_p1;
reg   [63:0] newIndex13_reg_3716;
wire   [0:0] tmp_123_fu_2605_p3;
reg   [0:0] tmp_123_reg_3732;
wire    ap_CS_fsm_state36;
wire   [0:0] op2_assign_8_fu_2619_p2;
reg   [0:0] op2_assign_8_reg_3736;
wire   [0:0] tmp_76_fu_2625_p2;
reg   [0:0] tmp_76_reg_3741;
wire   [63:0] rhs_V_6_fu_2745_p2;
reg   [63:0] rhs_V_6_reg_3745;
wire   [63:0] newIndex17_fu_2761_p1;
reg   [63:0] newIndex17_reg_3751;
wire   [0:0] tmp_87_fu_2767_p2;
reg   [0:0] tmp_87_reg_3767;
wire   [0:0] tmp_134_fu_2773_p1;
reg   [0:0] tmp_134_reg_3771;
wire   [63:0] newIndex23_fu_2787_p1;
reg   [63:0] newIndex23_reg_3776;
wire   [3:0] now1_V_5_fu_2896_p2;
wire    ap_CS_fsm_state37;
wire   [3:0] now2_V_1_fu_2905_p2;
wire   [1:0] p_16_cast_fu_2961_p2;
reg   [1:0] p_16_cast_reg_3808;
wire    ap_CS_fsm_state40;
wire   [63:0] newIndex19_fu_2988_p1;
reg   [63:0] newIndex19_reg_3816;
wire    ap_CS_fsm_state53;
wire   [0:0] tmp_82_fu_2972_p2;
wire   [63:0] newIndex21_fu_3009_p1;
reg   [63:0] newIndex21_reg_3826;
wire   [2:0] now2_V_s_fu_3014_p2;
reg   [2:0] now2_V_s_reg_3836;
wire   [0:0] p_Repl2_6_fu_3020_p2;
reg   [0:0] p_Repl2_6_reg_3841;
wire   [7:0] tmp_86_fu_3060_p1;
wire    ap_CS_fsm_state54;
reg   [63:0] p_Result_1_fu_3083_p4;
reg   [63:0] p_Result_1_reg_3851;
wire    ap_CS_fsm_state62;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state18;
wire    op_V_assign_log_2_64bit_fu_1275_ap_ready;
reg   [12:0] p_03541_8_in_reg_908;
wire   [0:0] tmp_61_fu_1713_p2;
reg   [3:0] p_03553_1_in_reg_917;
reg   [1:0] p_Val2_3_reg_926;
reg   [3:0] p_03549_2_in_reg_938;
reg   [12:0] p_03533_3_in_reg_947;
reg   [63:0] TMP_0_V_3_reg_956;
reg   [63:0] mask_V_load_phi_reg_978;
reg   [3:0] ap_phi_mux_p_03553_2_in_phi_fu_994_p4;
wire    ap_block_pp0_stage0;
reg   [63:0] ap_phi_mux_p_03557_1_in_phi_fu_1003_p4;
reg   [12:0] ap_phi_mux_p_03529_1_in_in_phi_fu_1012_p4;
reg   [63:0] ap_phi_mux_p_03501_4_phi_fu_1021_p4;
reg   [10:0] p_Val2_11_reg_1028;
reg   [3:0] p_03553_3_reg_1038;
reg   [1:0] p_Val2_2_reg_1050;
reg   [7:0] p_03529_2_reg_1059;
reg   [63:0] rhs_V_3_reg_1070;
reg   [3:0] p_6_reg_1080;
reg   [15:0] p_7_reg_1154;
reg   [63:0] buddy_tree_V_load_2_s_reg_1195;
reg   [1:0] ap_phi_mux_p_10_phi_fu_1209_p4;
reg   [1:0] p_10_reg_1205;
reg   [12:0] ap_phi_mux_p_11_phi_fu_1219_p4;
reg   [12:0] p_11_reg_1216;
reg   [63:0] ap_phi_mux_p_03501_1_phi_fu_1228_p4;
reg   [63:0] p_03501_1_reg_1225;
reg   [3:0] p_13_reg_1234;
reg   [3:0] p_14_reg_1244;
reg   [7:0] p_03541_5_in_reg_1254;
wire    ap_CS_fsm_state52;
reg   [2:0] p_03549_1_reg_1264;
wire   [63:0] tmp_9_fu_1432_p1;
wire   [63:0] tmp_19_fu_1555_p1;
wire   [63:0] tmp_21_fu_1895_p1;
wire   [2:0] buddy_tree_V_0_addr_6_gep_fu_657_p3;
wire   [2:0] buddy_tree_V_1_addr_6_gep_fu_665_p3;
wire   [63:0] tmp_28_fu_2310_p1;
wire   [63:0] tmp_69_fu_2540_p1;
wire   [63:0] tmp_72_fu_2594_p1;
wire   [0:0] tmp_129_fu_2793_p1;
wire   [0:0] tmp_119_fu_2931_p1;
reg   [7:0] cmd_fu_310;
reg   [31:0] cnt_1_fu_314;
wire   [31:0] cnt_2_fu_2818_p2;
reg   [63:0] rhs_V_4_fu_318;
wire    ap_CS_fsm_state39;
reg   [12:0] loc2_V_fu_322;
wire   [12:0] loc2_V_2_cast_fu_2570_p1;
wire   [12:0] loc2_V_2_fu_2812_p2;
reg   [12:0] loc1_V_7_fu_326;
wire   [12:0] loc1_V_8_cast_fu_2552_p1;
wire   [12:0] loc1_V_9_fu_2877_p1;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state69;
wire    ap_CS_fsm_state70;
wire    ap_CS_fsm_state71;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state74;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state76;
wire    ap_CS_fsm_state77;
wire    ap_CS_fsm_state78;
reg    ap_reg_ioackin_port1_V_dummy_ack;
wire   [63:0] p_s_fu_1437_p1;
wire   [63:0] p_4_fu_1560_p1;
wire   [63:0] p_5_fu_1915_p1;
wire   [63:0] p_1_fu_1936_p1;
wire   [63:0] p_8_fu_2219_p1;
wire   [63:0] tmp_27_fu_2416_p1;
wire   [63:0] p_3_fu_2532_p1;
wire   [63:0] p_2_fu_2536_p1;
wire   [63:0] p_15_fu_2967_p1;
reg    ap_reg_ioackin_port2_V_dummy_ack;
wire   [31:0] output_addr_V_fu_2279_p1;
wire   [31:0] output_addr_V_1_fu_2515_p1;
reg    ap_reg_ioackin_alloc_addr_ap_ack;
wire   [63:0] tmp_8_fu_1567_p2;
wire   [63:0] tmp_62_fu_2296_p2;
wire   [63:0] tmp_68_fu_2525_p2;
wire   [63:0] r_V_20_fu_2805_p2;
reg   [63:0] p_Result_2_fu_2852_p4;
reg   [63:0] tmp_132_fu_3068_p4;
wire    ap_CS_fsm_state24;
wire   [63:0] storemerge_fu_2207_p3;
wire    ap_CS_fsm_state38;
wire   [63:0] r_V_16_fu_2914_p2;
reg   [63:0] tmp_131_fu_3039_p4;
wire   [3:0] tmp_96_fu_2053_p1;
wire   [3:0] p_12_fu_2953_p2;
wire   [7:0] grp_fu_1355_p1;
wire   [15:0] tmp_size_V_fu_1389_p2;
wire   [15:0] rhs_V_1_fu_1416_p2;
wire   [2:0] newIndex1_fu_1446_p4;
wire   [31:0] tmp_4_fu_1484_p1;
wire  signed [3:0] r_V_25_fu_1493_p2;
wire   [3:0] tmp_7_fu_1513_p2;
wire   [22:0] tmp_17_cast_fu_1510_p1;
wire   [22:0] tmp_18_cast_fu_1519_p1;
wire  signed [15:0] tmp_16_cast_fu_1506_p1;
wire   [22:0] tmp_10_fu_1523_p2;
wire   [15:0] tmp_11_fu_1529_p2;
wire   [0:0] tmp_29_fu_1498_p3;
wire   [12:0] tmp_30_fu_1534_p1;
wire   [12:0] tmp_38_fu_1538_p1;
wire   [3:0] r_V_1_fu_1550_p2;
wire   [63:0] tmp_22_fu_1583_p1;
wire   [63:0] r_V_2_fu_1587_p2;
wire   [2:0] newIndex9_fu_1627_p4;
wire   [0:0] tmp_101_fu_1643_p3;
wire   [0:0] tmp_102_fu_1651_p1;
wire   [0:0] tmp_36_fu_1655_p2;
wire   [31:0] tmp_37_fu_1661_p1;
wire   [31:0] tmp_39_fu_1665_p1;
wire   [31:0] op2_assign_1_fu_1668_p2;
wire   [63:0] buddy_tree_V_load_4_s_fu_1678_p3;
wire  signed [63:0] tmp_40_fu_1674_p1;
wire   [63:0] tmp_60_fu_1700_p1;
wire   [63:0] r_V_7_fu_1704_p2;
wire   [1:0] rec_bits_V_1_fu_1709_p1;
wire   [0:0] tmp_122_fu_1753_p3;
wire   [1:0] tmp_78_fu_1769_p4;
wire   [1:0] tmp_77_fu_1781_p4;
wire   [2:0] newIndex14_fu_1805_p4;
wire   [63:0] tmp_80_fu_1821_p1;
wire   [63:0] lhs_V_3_fu_1830_p3;
wire   [3:0] tmp_14_fu_1852_p2;
wire   [15:0] tmp_30_cast_fu_1849_p1;
wire   [15:0] tmp_34_cast_fu_1857_p1;
wire   [15:0] tmp_17_fu_1861_p2;
wire   [12:0] r_V_fu_1867_p1;
wire   [12:0] tmp_18_fu_1871_p2;
wire   [12:0] tmp_20_fu_1876_p1;
wire   [13:0] lhs_V_4_cast_fu_1886_p1;
wire   [13:0] r_V_3_fu_1889_p2;
wire   [6:0] newIndex7_fu_1900_p4;
wire   [3:0] lhs_V_fu_1922_p3;
wire   [12:0] TMP_0_V_1_cast_fu_1943_p1;
wire   [12:0] r_V_6_fu_1955_p2;
wire   [0:0] tmp_81_fu_1975_p3;
wire   [0:0] tmp_23_fu_1983_p2;
wire   [11:0] p_03529_1_in_fu_1995_p4;
wire   [12:0] tmp_31_fu_2005_p1;
wire   [12:0] loc_tree_V_fu_2009_p2;
wire   [31:0] tmp_33_fu_2015_p1;
wire   [31:0] op2_assign_s_fu_2019_p2;
wire  signed [63:0] tmp_34_fu_2025_p1;
wire   [63:0] tmp_35_fu_2045_p1;
wire   [0:0] tmp_63_fu_2064_p2;
wire   [0:0] not_s_fu_2070_p2;
wire   [2:0] newIndex10_fu_2082_p4;
wire   [31:0] tmp_65_fu_2098_p1;
wire   [31:0] op2_assign_2_fu_2102_p2;
wire   [63:0] buddy_tree_V_load_7_s_fu_2116_p3;
wire  signed [63:0] tmp_66_fu_2108_p1;
wire   [12:0] p_Val2_14_cast_fu_2130_p1;
reg   [12:0] p_Result_8_fu_2134_p4;
wire   [63:0] tmp_70_fu_2144_p1;
wire   [63:0] r_V_14_fu_2148_p2;
wire   [9:0] tmp_115_fu_2163_p4;
wire   [1:0] tmp_124_fu_2177_p1;
wire   [31:0] i_assign_fu_2187_p1;
wire   [0:0] p_Repl2_5_fu_2191_p2;
reg   [63:0] p_Result_s_fu_2197_p4;
wire   [63:0] r_V_15_fu_2181_p2;
wire   [2:0] newIndex3_fu_2228_p4;
wire   [63:0] tmp_13_fu_2244_p2;
wire   [3:0] grp_fu_1349_p2;
wire   [7:0] tmp_37_cast_fu_2265_p0;
wire   [15:0] tmp_37_cast_fu_2265_p1;
wire   [15:0] tmp_36_cast_fu_2261_p1;
wire   [15:0] tmp_42_fu_2269_p2;
wire   [63:0] buddy_tree_V_load_5_s_fu_2289_p3;
wire   [3:0] r_V_5_fu_2304_p2;
wire   [6:0] grp_fu_1355_p4;
wire   [7:0] tmp_103_fu_2322_p0;
wire   [3:0] tmp_104_fu_2334_p1;
wire   [3:0] group_tree_V_load_ph_fu_2326_p3;
wire   [3:0] TMP_1_V_fu_2338_p2;
wire   [3:0] p_9_fu_2344_p2;
wire   [3:0] TMP_1_V_1_fu_2350_p2;
wire   [7:0] tmp_68_cast_fu_2374_p0;
wire   [3:0] tmp_49_fu_2378_p2;
wire   [15:0] tmp_68_cast_fu_2374_p1;
wire   [15:0] tmp_76_cast_fu_2384_p1;
wire   [15:0] tmp_50_fu_2388_p2;
wire   [3:0] tmp27_fu_2398_p2;
wire   [3:0] tmp_58_fu_2404_p2;
wire   [7:0] tmp_27_fu_2416_p0;
wire   [0:0] tmp_47_fu_2435_p2;
wire   [1:0] tmp_46_fu_2428_p3;
wire   [1:0] tmp_54_cast_fu_2421_p3;
wire   [12:0] loc_tree_V_1_fu_2447_p1;
wire   [12:0] tmp_52_fu_2454_p2;
wire   [12:0] tmp_51_fu_2451_p1;
wire  signed [3:0] tmp_106_fu_2465_p1;
wire  signed [3:0] tmp_53_fu_2473_p0;
wire  signed [3:0] tmp_55_fu_2481_p1;
wire   [3:0] tmp_55_fu_2481_p2;
wire   [12:0] tmp_88_cast_fu_2487_p1;
wire   [31:0] tmp_54_fu_2477_p1;
wire  signed [31:0] tmp_53_fu_2473_p1;
wire   [31:0] tmp_57_fu_2497_p2;
wire   [0:0] tmp_106_fu_2465_p3;
wire   [12:0] tmp_56_fu_2491_p2;
wire   [12:0] tmp_107_fu_2503_p1;
wire   [63:0] op2_assign_fu_2520_p2;
wire   [7:0] loc2_V_3_fu_2562_p1;
wire   [8:0] loc2_V_3_fu_2562_p3;
wire   [0:0] rev_fu_2613_p2;
wire   [0:0] tmp_128_fu_2645_p3;
wire   [1:0] tmp_83_fu_2661_p4;
wire   [1:0] tmp_84_fu_2673_p4;
wire   [1:0] tmp_127_fu_2631_p1;
wire   [0:0] sel_tmp_fu_2693_p2;
wire   [63:0] tmp_83_fu_2661_p5;
wire   [63:0] mask_V_load_113_phi_s_fu_2653_p3;
wire   [0:0] sel_tmp2_fu_2707_p2;
wire   [63:0] tmp_84_fu_2673_p5;
wire   [63:0] sel_tmp1_fu_2699_p3;
wire   [0:0] sel_tmp4_fu_2721_p2;
wire   [63:0] mask_V_load_112_phi_s_fu_2685_p3;
wire   [63:0] sel_tmp3_fu_2713_p3;
wire   [63:0] mask_V_load_1_phi_fu_2727_p3;
wire   [63:0] tmp_85_fu_2735_p1;
wire   [63:0] r_V_19_fu_2739_p2;
wire   [2:0] newIndex16_fu_2751_p4;
wire   [2:0] newIndex22_fu_2777_p4;
wire   [63:0] lhs_V_4_fu_2797_p3;
wire   [63:0] p_Val2_14_fu_2845_p3;
wire   [31:0] i_assign_3_fu_2841_p1;
wire   [11:0] loc1_V_6_fu_2867_p4;
wire   [0:0] op2_assign_7_fu_2886_p2;
wire   [3:0] tmp_88_fu_2892_p1;
wire   [3:0] tmp_89_fu_2902_p1;
wire   [7:0] tmp_119_fu_2931_p0;
wire   [1:0] tmp_118_fu_2921_p1;
wire   [3:0] group_tree_V_load_6_s_fu_2935_p3;
wire   [3:0] rhs_i_i_fu_2925_p2;
wire   [1:0] tmp_120_fu_2949_p1;
wire   [1:0] tmp_74_fu_2943_p2;
wire   [1:0] newIndex18_fu_2978_p4;
wire   [2:0] now2_V_fu_2993_p2;
wire   [1:0] newIndex20_fu_2999_p4;
wire   [6:0] loc1_V_s_fu_3025_p4;
wire   [31:0] i_assign_2_fu_3035_p1;
wire   [5:0] loc1_V_7_1_fu_3050_p4;
wire   [31:0] i_assign_2_1_fu_3064_p1;
wire   [7:0] i_assign_1_fu_3079_p0;
wire   [31:0] i_assign_1_fu_3079_p1;
reg   [76:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 77'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_reg_ioackin_port1_V_dummy_ack = 1'b0;
#0 ap_reg_ioackin_port2_V_dummy_ack = 1'b0;
#0 ap_reg_ioackin_alloc_addr_ap_ack = 1'b0;
end

HTA128_theta_groubkb #(
    .DataWidth( 4 ),
    .AddressRange( 35 ),
    .AddressWidth( 6 ))
group_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_1_address0),
    .ce0(group_tree_V_1_ce0),
    .we0(group_tree_V_1_we0),
    .d0(group_tree_V_1_d0),
    .q0(group_tree_V_1_q0)
);

HTA128_theta_groubkb #(
    .DataWidth( 4 ),
    .AddressRange( 35 ),
    .AddressWidth( 6 ))
group_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_0_address0),
    .ce0(group_tree_V_0_ce0),
    .we0(group_tree_V_0_we0),
    .d0(group_tree_V_0_d0),
    .q0(group_tree_V_0_q0)
);

HTA128_theta_groudEe #(
    .DataWidth( 31 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
group_tree_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_mask_V_address0),
    .ce0(group_tree_mask_V_ce0),
    .q0(group_tree_mask_V_q0)
);

HTA128_theta_shifeOg #(
    .DataWidth( 5 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
shift_constant_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_constant_V_address0),
    .ce0(shift_constant_V_ce0),
    .q0(shift_constant_V_q0)
);

HTA128_theta_buddfYi #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buddy_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_1_address0),
    .ce0(buddy_tree_V_1_ce0),
    .we0(buddy_tree_V_1_we0),
    .d0(buddy_tree_V_1_d0),
    .q0(buddy_tree_V_1_q0),
    .address1(buddy_tree_V_1_address1),
    .ce1(buddy_tree_V_1_ce1),
    .we1(buddy_tree_V_1_we1),
    .d1(buddy_tree_V_1_d1),
    .q1(buddy_tree_V_1_q1)
);

HTA128_theta_buddg8j #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buddy_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_0_address0),
    .ce0(buddy_tree_V_0_ce0),
    .we0(buddy_tree_V_0_we0),
    .d0(buddy_tree_V_0_d0),
    .q0(buddy_tree_V_0_q0),
    .address1(buddy_tree_V_0_address1),
    .ce1(buddy_tree_V_0_ce1),
    .we1(buddy_tree_V_0_we1),
    .d1(buddy_tree_V_0_d1),
    .q1(buddy_tree_V_0_q1)
);

HTA128_theta_addrhbi #(
    .DataWidth( 4 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
addr_layer_map_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_layer_map_V_address0),
    .ce0(addr_layer_map_V_ce0),
    .we0(addr_layer_map_V_we0),
    .d0(p_6_reg_1080),
    .q0(addr_layer_map_V_q0)
);

HTA128_theta_addribs #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
addr_tree_map_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_tree_map_V_address0),
    .ce0(addr_tree_map_V_ce0),
    .we0(addr_tree_map_V_we0),
    .d0(addr_tree_map_V_d0),
    .q0(addr_tree_map_V_q0)
);

HTA128_theta_markjbC #(
    .DataWidth( 4 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
mark_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mark_mask_V_address0),
    .ce0(mark_mask_V_ce0),
    .q0(mark_mask_V_q0)
);

log_2_64bit op_V_assign_log_2_64bit_fu_1275(
    .ap_ready(op_V_assign_log_2_64bit_fu_1275_ap_ready),
    .tmp_V(tmp_V_1_reg_3554),
    .ap_return(op_V_assign_log_2_64bit_fu_1275_ap_return)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U2(
    .din0(64'd3),
    .din1(64'd4294967295),
    .din2(64'd0),
    .din3(tmp_78_fu_1769_p4),
    .dout(tmp_78_fu_1769_p5)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U3(
    .din0(64'd1),
    .din1(64'd65535),
    .din2(64'd0),
    .din3(tmp_77_fu_1781_p4),
    .dout(tmp_77_fu_1781_p5)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U4(
    .din0(64'd1),
    .din1(64'd65535),
    .din2(64'd0),
    .din3(tmp_83_fu_2661_p4),
    .dout(tmp_83_fu_2661_p5)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U5(
    .din0(64'd3),
    .din1(64'd4294967295),
    .din2(64'd0),
    .din3(tmp_84_fu_2673_p4),
    .dout(tmp_84_fu_2673_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state18);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state29_io) & (tmp_15_fu_2256_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state30)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state33)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
        end else if ((((tmp_15_fu_2256_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29) & (1'b1 == alloc_addr_ap_ack)) | ((1'b1 == ap_CS_fsm_state30) & (1'b1 == alloc_addr_ap_ack)) | ((1'b1 == ap_CS_fsm_state33) & (1'b1 == alloc_addr_ap_ack)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_port1_V_dummy_ack <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            if ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)) begin
                ap_reg_ioackin_port1_V_dummy_ack <= 1'b0;
            end else if ((1'b1 == 1'b1)) begin
                ap_reg_ioackin_port1_V_dummy_ack <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_port2_V_dummy_ack <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            if ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)) begin
                ap_reg_ioackin_port2_V_dummy_ack <= 1'b0;
            end else if ((1'b1 == 1'b1)) begin
                ap_reg_ioackin_port2_V_dummy_ack <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        TMP_0_V_3_reg_956 <= r_V_24_reg_3366;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_61_fu_1713_p2 == 1'd0) | (tmp_26_reg_3273 == 1'd1)))) begin
        TMP_0_V_3_reg_956 <= tmp_V_reg_3238;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        buddy_tree_V_load_2_s_reg_1195 <= buddy_tree_V_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buddy_tree_V_load_2_s_reg_1195 <= buddy_tree_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_size_ap_vld) | (1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        cmd_fu_310 <= alloc_cmd;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cmd_fu_310 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_123_reg_3732 == 1'd0) & (tmp_76_reg_3741 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        cnt_1_fu_314 <= cnt_2_fu_2818_p2;
    end else if (((grp_fu_1341_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        cnt_1_fu_314 <= 32'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_87_reg_3767 == 1'd0) & (tmp_76_reg_3741 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
                loc1_V_7_fu_326[6 : 0] <= loc1_V_9_fu_2877_p1[6 : 0];
    end else if (((grp_fu_1341_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
                loc1_V_7_fu_326[6 : 0] <= loc1_V_8_cast_fu_2552_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_123_reg_3732 == 1'd0) & (tmp_76_reg_3741 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
                loc2_V_fu_322[12 : 1] <= loc2_V_2_fu_2812_p2[12 : 1];
    end else if (((grp_fu_1341_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
                loc2_V_fu_322[12 : 1] <= loc2_V_2_cast_fu_2570_p1[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_117_fu_1731_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        if ((tmp_121_fu_1739_p1 == 2'd3)) begin
            mask_V_load_phi_reg_978 <= mask_V_load26_phi_ca_fu_1793_p3;
        end else if ((tmp_121_fu_1739_p1 == 2'd2)) begin
            mask_V_load_phi_reg_978 <= mask_V_load25_phi_ca_fu_1761_p3;
        end else if ((tmp_121_fu_1739_p1 == 2'd1)) begin
            mask_V_load_phi_reg_978 <= tmp_78_fu_1769_p5;
        end else if ((tmp_121_fu_1739_p1 == 2'd0)) begin
            mask_V_load_phi_reg_978 <= tmp_77_fu_1781_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        p_03501_1_reg_1225 <= TMP_0_V_5_fu_2284_p2;
    end else if (((tmp_100_reg_3566 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        p_03501_1_reg_1225 <= p_7_cast_reg_3516;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_25_reg_3445 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_03501_4_reg_1018 <= TMP_0_V_2_reg_3449;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03501_4_reg_1018 <= TMP_0_V_1_fu_1940_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_25_reg_3445 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_03529_1_in_in_reg_1009 <= p_Result_7_reg_3455;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03529_1_in_in_reg_1009 <= p_Result_6_fu_1946_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_117_fu_1731_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        p_03529_2_reg_1059 <= 8'd0;
    end else if (((tmp_64_fu_2076_p2 == 1'd0) & (tmp_24_reg_3189 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        p_03529_2_reg_1059 <= addr_tree_map_V_load_reg_3194;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_03533_3_in_reg_947 <= p_Repl2_s_reg_3308;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_61_fu_1713_p2 == 1'd0) | (tmp_26_reg_3273 == 1'd1)))) begin
        p_03533_3_in_reg_947 <= loc1_V_10_reg_3212;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        p_03541_5_in_reg_1254 <= reg_966;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        p_03541_5_in_reg_1254 <= tmp_86_fu_3060_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_26_reg_3273 == 1'd0) & (tmp_61_fu_1713_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_03541_8_in_reg_908 <= p_Result_5_fu_1691_p4;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_03541_8_in_reg_908 <= p_Result_4_fu_1574_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        p_03549_1_reg_1264 <= 3'd6;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        p_03549_1_reg_1264 <= now2_V_s_reg_3836;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_03549_2_in_reg_938 <= p_Repl2_7_reg_3314;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_61_fu_1713_p2 == 1'd0) | (tmp_26_reg_3273 == 1'd1)))) begin
        p_03549_2_in_reg_938 <= ans_V_reg_3158;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_26_reg_3273 == 1'd0) & (tmp_61_fu_1713_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_03553_1_in_reg_917 <= now1_V_1_reg_3268;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_03553_1_in_reg_917 <= ans_V_reg_3158;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_25_reg_3445 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_03553_2_in_reg_991 <= now1_V_2_reg_3435;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03553_2_in_reg_991 <= ans_V_reg_3158;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_03553_3_reg_1038 <= now1_V_3_fu_2157_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_03553_3_reg_1038 <= 4'd7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_25_reg_3445 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_03557_1_in_reg_1000 <= r_V_8_fu_2048_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03557_1_in_reg_1000 <= r_V_14_cast_fu_1961_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        p_10_reg_1205 <= 2'd0;
    end else if (((tmp_100_reg_3566 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        p_10_reg_1205 <= tmp_48_reg_3653;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        p_11_reg_1216 <= r_V_13_fu_2275_p1;
    end else if (((tmp_100_reg_3566 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        p_11_reg_1216 <= r_V_11_reg_3663;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_76_reg_3741 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        p_13_reg_1234 <= now1_V_5_fu_2896_p2;
    end else if (((grp_fu_1341_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        p_13_reg_1234 <= now1_V_6_fu_2546_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_76_reg_3741 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        p_14_reg_1244 <= now2_V_1_fu_2905_p2;
    end else if (((grp_fu_1341_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        p_14_reg_1244 <= now2_V_3_fu_2556_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_s_fu_1411_p2 == 1'd1) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | (~(r_V_21_fu_1421_p2 == 16'd32768) & ~(r_V_21_fu_1421_p2 == 16'd16384) & ~(r_V_21_fu_1421_p2 == 16'd8192) & ~(r_V_21_fu_1421_p2 == 16'd4096) & ~(r_V_21_fu_1421_p2 == 16'd2048) & ~(r_V_21_fu_1421_p2 == 16'd1024) & ~(r_V_21_fu_1421_p2 == 16'd512) & ~(r_V_21_fu_1421_p2 == 16'd256) & ~(r_V_21_fu_1421_p2 == 16'd128) & ~(r_V_21_fu_1421_p2 == 16'd64) & ~(r_V_21_fu_1421_p2 == 16'd32) & ~(r_V_21_fu_1421_p2 == 16'd16) & ~(r_V_21_fu_1421_p2 == 16'd8) & ~(r_V_21_fu_1421_p2 == 16'd4) & ~(r_V_21_fu_1421_p2 == 16'd2) & (tmp_s_fu_1411_p2 == 1'd0) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        p_6_reg_1080 <= 4'd8;
    end else if (((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd32768) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1080 <= 4'd7;
    end else if (((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd16384) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1080 <= 4'd6;
    end else if (((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd8192) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1080 <= 4'd5;
    end else if (((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd4096) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1080 <= 4'd4;
    end else if (((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd2048) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1080 <= 4'd3;
    end else if (((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd1024) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1080 <= 4'd2;
    end else if (((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd512) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1080 <= 4'd1;
    end else if (((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd256) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1080 <= 4'd0;
    end else if (((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd128) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1080 <= 4'd15;
    end else if (((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd64) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1080 <= 4'd14;
    end else if (((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd32) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1080 <= 4'd13;
    end else if (((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd16) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1080 <= 4'd12;
    end else if (((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd8) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1080 <= 4'd11;
    end else if (((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd4) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1080 <= 4'd10;
    end else if (((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd2) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_6_reg_1080 <= 4'd9;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_1411_p2 == 1'd1) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_7_reg_1154 <= 16'd0;
    end else if (((~(r_V_21_fu_1421_p2 == 16'd32768) & ~(r_V_21_fu_1421_p2 == 16'd16384) & ~(r_V_21_fu_1421_p2 == 16'd8192) & ~(r_V_21_fu_1421_p2 == 16'd4096) & ~(r_V_21_fu_1421_p2 == 16'd2048) & ~(r_V_21_fu_1421_p2 == 16'd1024) & ~(r_V_21_fu_1421_p2 == 16'd512) & ~(r_V_21_fu_1421_p2 == 16'd256) & ~(r_V_21_fu_1421_p2 == 16'd128) & ~(r_V_21_fu_1421_p2 == 16'd64) & ~(r_V_21_fu_1421_p2 == 16'd32) & ~(r_V_21_fu_1421_p2 == 16'd16) & ~(r_V_21_fu_1421_p2 == 16'd8) & ~(r_V_21_fu_1421_p2 == 16'd4) & ~(r_V_21_fu_1421_p2 == 16'd2) & (tmp_s_fu_1411_p2 == 1'd0) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd32768) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd16384) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd8192) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd4096) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd2048) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd1024) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd512) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd256) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd128) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd64) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd32) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd16) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd8) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd4) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_s_fu_1411_p2 == 1'd0) & (r_V_21_fu_1421_p2 == 16'd2) & (tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        p_7_reg_1154 <= r_V_21_fu_1421_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
                p_Val2_11_reg_1028[7 : 0] <= tmp_71_fu_2173_p1[7 : 0];
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
                p_Val2_11_reg_1028[7 : 0] <= loc1_V_9_cast_cast_reg_3218[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_Val2_2_reg_1050 <= rec_bits_V_2_fu_2153_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_Val2_2_reg_1050 <= rec_bits_V_3_reg_3440;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_26_reg_3273 == 1'd0) & (tmp_61_fu_1713_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_Val2_3_reg_926 <= 2'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_3_reg_926 <= rec_bits_V_fu_1593_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        reg_966 <= cnt_fu_1843_p2;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_61_fu_1713_p2 == 1'd0) | (tmp_26_reg_3273 == 1'd1)))) begin
        reg_966 <= 32'd1;
    end else if (((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29))) begin
        reg_966 <= op_V_assign_log_2_64bit_fu_1275_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_117_fu_1731_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        rhs_V_3_reg_1070 <= TMP_0_V_3_reg_956;
    end else if (((tmp_64_fu_2076_p2 == 1'd0) & (tmp_24_reg_3189 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        rhs_V_3_reg_1070 <= tmp_V_4_reg_3466;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_123_reg_3732 == 1'd0) & (tmp_76_reg_3741 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        rhs_V_4_fu_318 <= rhs_V_6_reg_3745;
    end else if (((grp_fu_1341_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        rhs_V_4_fu_318 <= ap_phi_mux_p_03501_1_phi_fu_1228_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_25_fu_1989_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        TMP_0_V_2_reg_3449 <= TMP_0_V_2_fu_2029_p2;
        p_Result_7_reg_3455 <= p_Result_7_fu_2035_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        addr_tree_map_V_load_reg_3194 <= addr_tree_map_V_q0;
        ans_V_reg_3158 <= addr_layer_map_V_q0;
        newIndex2_reg_3173[2 : 0] <= newIndex2_fu_1456_p1[2 : 0];
        tmp_16_reg_3168 <= tmp_16_fu_1442_p1;
        tmp_24_reg_3189 <= addr_layer_map_V_q0[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_load_ph_reg_3207 <= buddy_tree_V_load_ph_fu_1470_p3;
        loc1_V_10_reg_3212[7 : 0] <= loc1_V_10_fu_1478_p1[7 : 0];
        loc1_V_9_cast_cast_reg_3218[7 : 0] <= loc1_V_9_cast_cast_fu_1481_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_size_ap_vld) | (1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        free_target_V_reg_3104 <= free_target_V_fu_1385_p1;
        p_Result_3_reg_3111 <= p_Result_3_fu_1395_p4;
        size_V_reg_3099 <= size_V_fu_1381_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        loc1_V_11_reg_3258[11 : 0] <= loc1_V_11_fu_1607_p1[11 : 0];
        loc1_V_reg_3253 <= {{p_03541_8_in_reg_908[12:1]}};
        now1_V_1_reg_3268 <= now1_V_1_fu_1615_p2;
        tmp_26_reg_3273 <= tmp_26_fu_1621_p2;
        tmp_99_reg_3263 <= tmp_99_fu_1611_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        loc_tree_V_5_reg_3382 <= loc_tree_V_5_fu_1880_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_64_fu_2076_p2 == 1'd1) & (tmp_24_reg_3189 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        newIndex11_reg_3474[2 : 0] <= newIndex11_fu_2092_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1341_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        newIndex13_reg_3716[6 : 0] <= newIndex13_fu_2599_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_117_fu_1731_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        newIndex15_reg_3350[2 : 0] <= newIndex15_fu_1815_p1[2 : 0];
        tmp_126_reg_3345 <= tmp_126_fu_1801_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_123_fu_2605_p3 == 1'd0) & (tmp_76_fu_2625_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        newIndex17_reg_3751[2 : 0] <= newIndex17_fu_2761_p1[2 : 0];
        rhs_V_6_reg_3745 <= rhs_V_6_fu_2745_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_82_fu_2972_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state53))) begin
        newIndex19_reg_3816[1 : 0] <= newIndex19_fu_2988_p1[1 : 0];
        newIndex21_reg_3826[1 : 0] <= newIndex21_fu_3009_p1[1 : 0];
        now2_V_s_reg_3836 <= now2_V_s_fu_3014_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_87_fu_2767_p2 == 1'd0) & (tmp_76_fu_2625_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        newIndex23_reg_3776[2 : 0] <= newIndex23_fu_2787_p1[2 : 0];
        tmp_134_reg_3771 <= tmp_134_fu_2773_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        newIndex4_reg_3526[2 : 0] <= newIndex4_fu_2238_p1[2 : 0];
        p_7_cast_reg_3516[15 : 0] <= p_7_cast_fu_2215_p1[15 : 0];
        tmp_75_reg_3521 <= tmp_75_fu_2224_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        newIndex6_reg_3590[6 : 0] <= newIndex6_fu_2316_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        newIndex8_reg_3389[6 : 0] <= newIndex8_fu_1909_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_26_fu_1621_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        newIndex_reg_3277[2 : 0] <= newIndex_fu_1637_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
        new_loc1_V_reg_3658 <= new_loc1_V_fu_2459_p2;
        r_V_11_reg_3663 <= r_V_11_fu_2507_p3;
        tmp_48_reg_3653 <= tmp_48_fu_2439_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        now1_V_2_reg_3435 <= now1_V_2_fu_1965_p2;
        rec_bits_V_3_reg_3440 <= rec_bits_V_3_fu_1971_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        op2_assign_8_reg_3736 <= op2_assign_8_fu_2619_p2;
        tmp_123_reg_3732 <= p_13_reg_1234[32'd3];
        tmp_76_reg_3741 <= tmp_76_fu_2625_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_24_reg_3189 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        op2_assign_9_reg_3223 <= op2_assign_9_fu_1487_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        p_16_cast_reg_3808 <= p_16_cast_fu_2961_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_82_fu_2972_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53))) begin
        p_Repl2_6_reg_3841 <= p_Repl2_6_fu_3020_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_Repl2_7_reg_3314 <= p_Repl2_7_fu_1725_p2;
        p_Repl2_s_reg_3308[12 : 1] <= p_Repl2_s_fu_1719_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        p_Result_1_reg_3851 <= p_Result_1_fu_3083_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        r_V_18_reg_3371 <= r_V_18_fu_1837_p2;
        r_V_24_reg_3366 <= r_V_24_fu_1824_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        r_V_4_reg_3414 <= r_V_4_fu_1930_p2;
        tmp_73_reg_3410 <= tmp_73_fu_1919_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        r_V_9_reg_3636 <= r_V_9_fu_2394_p1;
        shift_constant_V_loa_reg_3641 <= shift_constant_V_q0;
        tmp_103_reg_3616 <= tmp_103_fu_2322_p1;
        tmp_43_reg_3620 <= tmp_43_fu_2356_p2;
        tmp_44_reg_3625 <= tmp_44_fu_2362_p2;
        tmp_45_reg_3630 <= tmp_45_fu_2368_p2;
        tmp_59_reg_3646 <= tmp_59_fu_2410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state29_io) & (tmp_15_fu_2256_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        tmp_100_reg_3566 <= p_6_reg_1080[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_109_reg_3490 <= tmp_109_fu_2112_p1;
        tmp_67_reg_3494 <= tmp_67_fu_2124_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        tmp_112_reg_3668 <= p_6_reg_1080[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_24_reg_3189 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_12_reg_3228 <= tmp_12_fu_1542_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29))) begin
        tmp_15_reg_3562 <= tmp_15_fu_2256_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_25_reg_3445 <= tmp_25_fu_1989_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_41_reg_3293 <= tmp_41_fu_1685_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_6_reg_3144 <= tmp_6_fu_1426_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_76_fu_2625_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        tmp_87_reg_3767 <= tmp_87_fu_2767_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        tmp_V_1_reg_3554 <= tmp_V_1_fu_2250_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        tmp_V_4_reg_3466[3 : 0] <= tmp_V_4_fu_2059_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_V_reg_3238 <= tmp_V_fu_1564_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_reg_3117 <= tmp_fu_1405_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        addr_layer_map_V_address0 = tmp_69_fu_2540_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_layer_map_V_address0 = tmp_9_fu_1432_p1;
    end else begin
        addr_layer_map_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state4))) begin
        addr_layer_map_V_ce0 = 1'b1;
    end else begin
        addr_layer_map_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        addr_layer_map_V_we0 = 1'b1;
    end else begin
        addr_layer_map_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        addr_tree_map_V_address0 = tmp_69_fu_2540_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_tree_map_V_address0 = tmp_9_fu_1432_p1;
    end else begin
        addr_tree_map_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state4))) begin
        addr_tree_map_V_ce0 = 1'b1;
    end else begin
        addr_tree_map_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        addr_tree_map_V_we0 = 1'b1;
    end else begin
        addr_tree_map_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        alloc_addr = output_addr_V_1_fu_2515_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        alloc_addr = output_addr_V_fu_2279_p1;
    end else if (((tmp_15_fu_2256_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        alloc_addr = 32'd4294967295;
    end else begin
        alloc_addr = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_15_fu_2256_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state30)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state33)))) begin
        alloc_addr_ap_vld = 1'b1;
    end else begin
        alloc_addr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state33) | ((tmp_15_fu_2256_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        alloc_addr_blk_n = alloc_addr_ap_ack;
    end else begin
        alloc_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_size_ap_vld) | (1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_cmd_ap_ack = 1'b1;
    end else begin
        alloc_cmd_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_cmd_blk_n = alloc_cmd_ap_vld;
    end else begin
        alloc_cmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_size_ap_vld) | (1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_free_target_ap_ack = 1'b1;
    end else begin
        alloc_free_target_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_free_target_blk_n = alloc_free_target_ap_vld;
    end else begin
        alloc_free_target_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_size_ap_vld) | (1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_size_ap_ack = 1'b1;
    end else begin
        alloc_size_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_size_blk_n = alloc_size_ap_vld;
    end else begin
        alloc_size_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((tmp_25_fu_1989_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state18 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state18 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_100_reg_3566 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        ap_phi_mux_p_03501_1_phi_fu_1228_p4 = p_7_cast_reg_3516;
    end else begin
        ap_phi_mux_p_03501_1_phi_fu_1228_p4 = p_03501_1_reg_1225;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_25_reg_3445 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_03501_4_phi_fu_1021_p4 = TMP_0_V_2_reg_3449;
    end else begin
        ap_phi_mux_p_03501_4_phi_fu_1021_p4 = p_03501_4_reg_1018;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_25_reg_3445 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_03529_1_in_in_phi_fu_1012_p4 = p_Result_7_reg_3455;
    end else begin
        ap_phi_mux_p_03529_1_in_in_phi_fu_1012_p4 = p_03529_1_in_in_reg_1009;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_25_reg_3445 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_03553_2_in_phi_fu_994_p4 = now1_V_2_reg_3435;
    end else begin
        ap_phi_mux_p_03553_2_in_phi_fu_994_p4 = p_03553_2_in_reg_991;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_25_reg_3445 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_03557_1_in_phi_fu_1003_p4 = r_V_8_fu_2048_p2;
    end else begin
        ap_phi_mux_p_03557_1_in_phi_fu_1003_p4 = p_03557_1_in_reg_1000;
    end
end

always @ (*) begin
    if (((tmp_100_reg_3566 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        ap_phi_mux_p_10_phi_fu_1209_p4 = tmp_48_reg_3653;
    end else begin
        ap_phi_mux_p_10_phi_fu_1209_p4 = p_10_reg_1205;
    end
end

always @ (*) begin
    if (((tmp_100_reg_3566 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        ap_phi_mux_p_11_phi_fu_1219_p4 = r_V_11_reg_3663;
    end else begin
        ap_phi_mux_p_11_phi_fu_1219_p4 = p_11_reg_1216;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0)) begin
        ap_sig_ioackin_alloc_addr_ap_ack = alloc_addr_ap_ack;
    end else begin
        ap_sig_ioackin_alloc_addr_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        buddy_tree_V_0_address0 = 3'd5;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        buddy_tree_V_0_address0 = 3'd3;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        buddy_tree_V_0_address0 = 3'd1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_0_address0 = newIndex23_reg_3776;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_0_address0 = newIndex17_fu_2761_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buddy_tree_V_0_address0 = buddy_tree_V_0_addr_6_gep_fu_657_p3;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        buddy_tree_V_0_address0 = newIndex4_reg_3526;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buddy_tree_V_0_address0 = newIndex4_fu_2238_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_0_address0 = newIndex11_reg_3474;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state61) | ((1'b1 == ap_CS_fsm_state21) & ((tmp_64_fu_2076_p2 == 1'd0) | (tmp_24_reg_3189 == 1'd0))))) begin
        buddy_tree_V_0_address0 = 3'd4;
    end else if (((tmp_64_fu_2076_p2 == 1'd1) & (tmp_24_reg_3189 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        buddy_tree_V_0_address0 = newIndex11_fu_2092_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_0_address0 = newIndex15_reg_3350;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buddy_tree_V_0_address0 = newIndex15_fu_1815_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_0_address0 = newIndex_reg_3277;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buddy_tree_V_0_address0 = newIndex_fu_1637_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buddy_tree_V_0_address0 = newIndex2_reg_3173;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_0_address0 = newIndex2_fu_1456_p1;
    end else begin
        buddy_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        buddy_tree_V_0_address1 = newIndex19_reg_3816;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        buddy_tree_V_0_address1 = newIndex19_fu_2988_p1;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state51))) begin
        buddy_tree_V_0_address1 = 3'd6;
    end else if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state49))) begin
        buddy_tree_V_0_address1 = 3'd5;
    end else if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state45))) begin
        buddy_tree_V_0_address1 = 3'd3;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state43))) begin
        buddy_tree_V_0_address1 = 3'd2;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state41))) begin
        buddy_tree_V_0_address1 = 3'd1;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state39))) begin
        buddy_tree_V_0_address1 = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_0_address1 = newIndex17_reg_3751;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_0_address1 = newIndex23_fu_2787_p1;
    end else begin
        buddy_tree_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state61) | ((1'b1 == ap_CS_fsm_state21) & ((tmp_64_fu_2076_p2 == 1'd0) | (tmp_24_reg_3189 == 1'd0))) | ((tmp_64_fu_2076_p2 == 1'd1) & (tmp_24_reg_3189 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state30)))) begin
        buddy_tree_V_0_ce0 = 1'b1;
    end else begin
        buddy_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state39))) begin
        buddy_tree_V_0_ce1 = 1'b1;
    end else begin
        buddy_tree_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        buddy_tree_V_0_d0 = p_Result_1_reg_3851;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_0_d0 = p_Result_2_fu_2852_p4;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buddy_tree_V_0_d0 = tmp_62_fu_2296_p2;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        buddy_tree_V_0_d0 = storemerge_fu_2207_p3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_0_d0 = tmp_67_reg_3494;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_0_d0 = r_V_18_reg_3371;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_0_d0 = tmp_41_reg_3293;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buddy_tree_V_0_d0 = tmp_8_fu_1567_p2;
    end else begin
        buddy_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        buddy_tree_V_0_d1 = tmp_131_fu_3039_p4;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        buddy_tree_V_0_d1 = r_V_16_fu_2914_p2;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_0_d1 = r_V_20_fu_2805_p2;
    end else begin
        buddy_tree_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | ((tmp_134_reg_3771 == 1'd0) & (tmp_87_reg_3767 == 1'd0) & (tmp_76_reg_3741 == 1'd1) & (1'b1 == ap_CS_fsm_state37)) | ((tmp_109_reg_3490 == 1'd0) & (1'b1 == ap_CS_fsm_state23)) | ((tmp_126_reg_3345 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | ((tmp_26_reg_3273 == 1'd0) & (tmp_99_reg_3263 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | ((tmp_16_reg_3168 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((tmp_75_reg_3521 == 1'd0) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state30)) | ((tmp_6_reg_3144 == 1'd1) & (1'b1 == ap_CS_fsm_state24)))) begin
        buddy_tree_V_0_we0 = 1'b1;
    end else begin
        buddy_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state39) | ((tmp_123_reg_3732 == 1'd0) & (tmp_129_fu_2793_p1 == 1'd0) & (tmp_76_reg_3741 == 1'd1) & (1'b1 == ap_CS_fsm_state37)))) begin
        buddy_tree_V_0_we1 = 1'b1;
    end else begin
        buddy_tree_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        buddy_tree_V_1_address0 = 3'd1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state64))) begin
        buddy_tree_V_1_address0 = 3'd5;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_1_address0 = newIndex23_reg_3776;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_1_address0 = newIndex17_fu_2761_p1;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state34))) begin
        buddy_tree_V_1_address0 = 3'd3;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buddy_tree_V_1_address0 = buddy_tree_V_1_addr_6_gep_fu_665_p3;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        buddy_tree_V_1_address0 = newIndex4_reg_3526;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buddy_tree_V_1_address0 = newIndex4_fu_2238_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_1_address0 = newIndex11_reg_3474;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        buddy_tree_V_1_address0 = newIndex11_fu_2092_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_1_address0 = newIndex15_reg_3350;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buddy_tree_V_1_address0 = newIndex15_fu_1815_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_1_address0 = newIndex_reg_3277;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buddy_tree_V_1_address0 = newIndex_fu_1637_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buddy_tree_V_1_address0 = newIndex2_reg_3173;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_1_address0 = newIndex2_fu_1456_p1;
    end else begin
        buddy_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        buddy_tree_V_1_address1 = newIndex21_reg_3826;
    end else if (((tmp_82_fu_2972_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state53))) begin
        buddy_tree_V_1_address1 = newIndex21_fu_3009_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buddy_tree_V_1_address1 = 3'd5;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state48))) begin
        buddy_tree_V_1_address1 = 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state46))) begin
        buddy_tree_V_1_address1 = 3'd3;
    end else if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state44))) begin
        buddy_tree_V_1_address1 = 3'd2;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state42))) begin
        buddy_tree_V_1_address1 = 3'd1;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state66) | ((tmp_82_fu_2972_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53)))) begin
        buddy_tree_V_1_address1 = 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_1_address1 = newIndex17_reg_3751;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_1_address1 = newIndex23_fu_2787_p1;
    end else begin
        buddy_tree_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state34) | ((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state30)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state33)))) begin
        buddy_tree_V_1_ce0 = 1'b1;
    end else begin
        buddy_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state42) | ((tmp_82_fu_2972_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53)) | ((tmp_82_fu_2972_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state53)))) begin
        buddy_tree_V_1_ce1 = 1'b1;
    end else begin
        buddy_tree_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_1_d0 = p_Result_2_fu_2852_p4;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        buddy_tree_V_1_d0 = tmp_68_fu_2525_p2;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buddy_tree_V_1_d0 = tmp_62_fu_2296_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_1_d0 = tmp_67_reg_3494;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_1_d0 = r_V_18_reg_3371;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_1_d0 = tmp_41_reg_3293;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buddy_tree_V_1_d0 = tmp_8_fu_1567_p2;
    end else begin
        buddy_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        buddy_tree_V_1_d1 = tmp_132_fu_3068_p4;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_1_d1 = r_V_20_fu_2805_p2;
    end else begin
        buddy_tree_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | ((tmp_87_reg_3767 == 1'd0) & (tmp_134_reg_3771 == 1'd1) & (tmp_76_reg_3741 == 1'd1) & (1'b1 == ap_CS_fsm_state37)) | ((tmp_109_reg_3490 == 1'd1) & (1'b1 == ap_CS_fsm_state23)) | ((tmp_126_reg_3345 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | ((tmp_26_reg_3273 == 1'd0) & (tmp_99_reg_3263 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | ((tmp_16_reg_3168 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (tmp_75_reg_3521 == 1'd1) & (1'b1 == ap_CS_fsm_state30)))) begin
        buddy_tree_V_1_we0 = 1'b1;
    end else begin
        buddy_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | ((tmp_123_reg_3732 == 1'd0) & (tmp_76_reg_3741 == 1'd1) & (tmp_129_fu_2793_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state37)))) begin
        buddy_tree_V_1_we1 = 1'b1;
    end else begin
        buddy_tree_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_0_address0 = newIndex13_reg_3716;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        group_tree_V_0_address0 = newIndex13_fu_2599_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_0_address0 = newIndex6_reg_3590;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        group_tree_V_0_address0 = newIndex6_fu_2316_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_0_address0 = newIndex8_reg_3389;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        group_tree_V_0_address0 = newIndex8_fu_1909_p1;
    end else begin
        group_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state15) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state33)))) begin
        group_tree_V_0_ce0 = 1'b1;
    end else begin
        group_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_0_d0 = p_12_fu_2953_p2;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_0_d0 = tmp_59_reg_3646;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_0_d0 = tmp_96_fu_2053_p1;
    end else begin
        group_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_119_fu_2931_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state40)) | ((tmp_73_reg_3410 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((tmp_103_reg_3616 == 1'd0) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state33)))) begin
        group_tree_V_0_we0 = 1'b1;
    end else begin
        group_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_1_address0 = newIndex13_reg_3716;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        group_tree_V_1_address0 = newIndex13_fu_2599_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_1_address0 = newIndex6_reg_3590;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        group_tree_V_1_address0 = newIndex6_fu_2316_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_1_address0 = newIndex8_reg_3389;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        group_tree_V_1_address0 = newIndex8_fu_1909_p1;
    end else begin
        group_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state15) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state33)))) begin
        group_tree_V_1_ce0 = 1'b1;
    end else begin
        group_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_1_d0 = p_12_fu_2953_p2;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_1_d0 = tmp_59_reg_3646;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_1_d0 = tmp_96_fu_2053_p1;
    end else begin
        group_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_119_fu_2931_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state40)) | ((tmp_73_reg_3410 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (tmp_103_reg_3616 == 1'd1) & (1'b1 == ap_CS_fsm_state33)))) begin
        group_tree_V_1_we0 = 1'b1;
    end else begin
        group_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        group_tree_mask_V_ce0 = 1'b1;
    end else begin
        group_tree_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        mark_mask_V_address0 = tmp_72_fu_2594_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        mark_mask_V_address0 = tmp_21_fu_1895_p1;
    end else begin
        mark_mask_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state15))) begin
        mark_mask_V_ce0 = 1'b1;
    end else begin
        mark_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | ((1'b1 == ap_CS_fsm_state78) & ((tmp_15_reg_3562 == 1'd0) | (tmp_reg_3117 == 1'd0))) | ((tmp_112_reg_3668 == 1'd1) & (tmp_reg_3117 == 1'd1) & (1'b1 == ap_CS_fsm_state66)))) begin
        port1_V = 64'd699084;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state51))) begin
        port1_V = 64'd699067;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state50))) begin
        port1_V = 64'd699050;
    end else if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state49))) begin
        port1_V = 64'd699033;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state48))) begin
        port1_V = 64'd699016;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state47))) begin
        port1_V = 64'd698999;
    end else if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state46))) begin
        port1_V = 64'd698982;
    end else if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state45))) begin
        port1_V = 64'd698965;
    end else if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state44))) begin
        port1_V = 64'd698948;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state43))) begin
        port1_V = 64'd698931;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state42))) begin
        port1_V = 64'd698914;
    end else if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state41))) begin
        port1_V = 64'd698897;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        port1_V = 64'd12307677;
    end else if (((tmp_100_reg_3566 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        port1_V = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        port1_V = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        port1_V = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        port1_V = 64'd2996;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        port1_V = 64'd2995;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        port1_V = 64'd2994;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        port1_V = 64'd2993;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state6))) begin
        port1_V = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state5) | ((tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        port1_V = 64'd0;
    end else begin
        port1_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state34) | ((tmp_100_reg_3566 == 1'd1) & (1'b1 == ap_CS_fsm_state35)) | ((tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((ap_reg_ioackin_port1_V_dummy_ack == 1'b0) & (1'b1 == ap_CS_fsm_state33)) | ((1'b1 == ap_CS_fsm_state78) & ((tmp_15_reg_3562 == 1'd0) | (tmp_reg_3117 == 1'd0))) | ((tmp_112_reg_3668 == 1'd1) & (tmp_reg_3117 == 1'd1) & (1'b1 == ap_CS_fsm_state66)))) begin
        port1_V_ap_vld = 1'b1;
    end else begin
        port1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state65))) begin
        port2_V = buddy_tree_V_1_q0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state68))) begin
        port2_V = buddy_tree_V_0_q0;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state42) | ((1'b1 == ap_CS_fsm_state78) & ((tmp_15_reg_3562 == 1'd0) | (tmp_reg_3117 == 1'd0))) | ((tmp_112_reg_3668 == 1'd1) & (tmp_reg_3117 == 1'd1) & (1'b1 == ap_CS_fsm_state66)))) begin
        port2_V = buddy_tree_V_0_q1;
    end else if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state41))) begin
        port2_V = buddy_tree_V_1_q1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        port2_V = p_15_fu_2967_p1;
    end else if (((tmp_100_reg_3566 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        port2_V = p_2_fu_2536_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        port2_V = p_3_fu_2532_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        port2_V = tmp_27_fu_2416_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        port2_V = buddy_tree_V_load_2_s_reg_1195;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        port2_V = p_8_fu_2219_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        port2_V = tmp_V_4_fu_2059_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        port2_V = p_1_fu_1936_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        port2_V = p_5_fu_1915_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        port2_V = p_4_fu_1560_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        port2_V = buddy_tree_V_load_ph_fu_1470_p3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        port2_V = p_s_fu_1437_p1;
    end else begin
        port2_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state34) | ((tmp_100_reg_3566 == 1'd1) & (1'b1 == ap_CS_fsm_state35)) | ((ap_reg_ioackin_port2_V_dummy_ack == 1'b0) & (1'b1 == ap_CS_fsm_state33)) | ((1'b1 == ap_CS_fsm_state78) & ((tmp_15_reg_3562 == 1'd0) | (tmp_reg_3117 == 1'd0))) | ((tmp_112_reg_3668 == 1'd1) & (tmp_reg_3117 == 1'd1) & (1'b1 == ap_CS_fsm_state66)))) begin
        port2_V_ap_vld = 1'b1;
    end else begin
        port2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        shift_constant_V_address0 = tmp_28_fu_2310_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        shift_constant_V_address0 = tmp_19_fu_1555_p1;
    end else begin
        shift_constant_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state6))) begin
        shift_constant_V_ce0 = 1'b1;
    end else begin
        shift_constant_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'b0 == alloc_size_ap_vld) | (1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((tmp_fu_1405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((tmp_6_fu_1426_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((tmp_24_reg_3189 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((tmp_26_fu_1621_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & ((tmp_61_fu_1713_p2 == 1'd0) | (tmp_26_reg_3273 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((tmp_117_fu_1731_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_25_fu_1989_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_25_fu_1989_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & ((tmp_64_fu_2076_p2 == 1'd0) | (tmp_24_reg_3189 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state25 : begin
            if (((tmp_75_fu_2224_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((1'b0 == ap_block_state29_io) & (tmp_15_fu_2256_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else if (((1'b0 == ap_block_state29_io) & (grp_fu_1341_p3 == 1'd1) & (tmp_15_fu_2256_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else if (((grp_fu_1341_p3 == 1'd0) & (1'b0 == ap_block_state29_io) & (tmp_15_fu_2256_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((grp_fu_1341_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((tmp_76_fu_2625_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            if (((tmp_82_fu_2972_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign TMP_0_V_1_cast_fu_1943_p1 = r_V_4_reg_3414;

assign TMP_0_V_1_fu_1940_p1 = r_V_4_reg_3414;

assign TMP_0_V_2_fu_2029_p2 = (tmp_34_fu_2025_p1 | ap_phi_mux_p_03501_4_phi_fu_1021_p4);

assign TMP_0_V_5_fu_2284_p2 = (tmp_V_1_reg_3554 ^ 64'd18446744073709551615);

assign TMP_1_V_1_fu_2350_p2 = (p_9_fu_2344_p2 & TMP_1_V_fu_2338_p2);

assign TMP_1_V_fu_2338_p2 = (tmp_104_fu_2334_p1 & group_tree_V_load_ph_fu_2326_p3);

assign addr_tree_map_V_d0 = reg_966;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((1'b0 == alloc_size_ap_vld) | (1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld));
end

always @ (*) begin
    ap_block_state29_io = ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_15_fu_2256_p2 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign buddy_tree_V_0_addr_6_gep_fu_657_p3 = newIndex4_reg_3526;

assign buddy_tree_V_1_addr_6_gep_fu_665_p3 = newIndex4_reg_3526;

assign buddy_tree_V_load_4_s_fu_1678_p3 = ((tmp_99_reg_3263[0:0] === 1'b1) ? buddy_tree_V_0_q0 : buddy_tree_V_1_q0);

assign buddy_tree_V_load_5_s_fu_2289_p3 = ((tmp_75_reg_3521[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign buddy_tree_V_load_7_s_fu_2116_p3 = ((tmp_109_fu_2112_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign buddy_tree_V_load_ph_fu_1470_p3 = ((tmp_16_reg_3168[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign cnt_2_fu_2818_p2 = (32'd1 + cnt_1_fu_314);

assign cnt_fu_1843_p2 = (reg_966 + 32'd1);

assign free_target_V_fu_1385_p1 = alloc_free_target[15:0];

assign group_tree_V_load_6_s_fu_2935_p3 = ((tmp_119_fu_2931_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign group_tree_V_load_ph_fu_2326_p3 = ((tmp_103_fu_2322_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign group_tree_mask_V_address0 = tmp_28_fu_2310_p1;

assign grp_fu_1341_p3 = p_6_reg_1080[32'd3];

assign grp_fu_1349_p2 = ($signed(4'd8) - $signed(p_6_reg_1080));

assign grp_fu_1355_p1 = reg_966;

assign grp_fu_1355_p4 = {{grp_fu_1355_p1[7:1]}};

assign i_assign_1_fu_3079_p0 = reg_966;

assign i_assign_1_fu_3079_p1 = i_assign_1_fu_3079_p0;

assign i_assign_2_1_fu_3064_p1 = loc1_V_7_1_fu_3050_p4;

assign i_assign_2_fu_3035_p1 = loc1_V_s_fu_3025_p4;

assign i_assign_3_fu_2841_p1 = loc1_V_7_fu_326;

assign i_assign_fu_2187_p1 = p_03529_2_reg_1059;

assign lhs_V_3_fu_1830_p3 = ((tmp_126_reg_3345[0:0] === 1'b1) ? buddy_tree_V_0_q0 : buddy_tree_V_1_q0);

assign lhs_V_4_cast_fu_1886_p1 = loc_tree_V_5_reg_3382;

assign lhs_V_4_fu_2797_p3 = ((tmp_129_fu_2793_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign lhs_V_fu_1922_p3 = ((tmp_73_fu_1919_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign loc1_V_10_fu_1478_p1 = addr_tree_map_V_load_reg_3194;

assign loc1_V_11_fu_1607_p1 = loc1_V_fu_1597_p4;

assign loc1_V_6_fu_2867_p4 = {{loc1_V_7_fu_326[12:1]}};

assign loc1_V_7_1_fu_3050_p4 = {{p_03541_5_in_reg_1254[7:2]}};

assign loc1_V_8_cast_fu_2552_p1 = grp_fu_1355_p4;

assign loc1_V_9_cast_cast_fu_1481_p1 = addr_tree_map_V_load_reg_3194;

assign loc1_V_9_fu_2877_p1 = loc1_V_6_fu_2867_p4;

assign loc1_V_fu_1597_p4 = {{p_03541_8_in_reg_908[12:1]}};

assign loc1_V_s_fu_3025_p4 = {{p_03541_5_in_reg_1254[7:1]}};

assign loc2_V_2_cast_fu_2570_p1 = loc2_V_3_fu_2562_p3;

assign loc2_V_2_fu_2812_p2 = loc2_V_fu_322 << 13'd1;

assign loc2_V_3_fu_2562_p1 = reg_966;

assign loc2_V_3_fu_2562_p3 = {{loc2_V_3_fu_2562_p1}, {1'd0}};

assign loc_tree_V_1_fu_2447_p1 = tmp_48_fu_2439_p3;

assign loc_tree_V_5_fu_1880_p2 = (tmp_18_fu_1871_p2 + tmp_20_fu_1876_p1);

assign loc_tree_V_fu_2009_p2 = ($signed(tmp_31_fu_2005_p1) + $signed(13'd8191));

assign mask_V_load25_phi_ca_fu_1761_p3 = ((tmp_122_fu_1753_p3[0:0] === 1'b1) ? 64'd4294967295 : 64'd15);

assign mask_V_load26_phi_ca_fu_1793_p3 = ((tmp_122_fu_1753_p3[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd255);

assign mask_V_load_112_phi_s_fu_2685_p3 = ((tmp_128_fu_2645_p3[0:0] === 1'b1) ? 64'd4294967295 : 64'd15);

assign mask_V_load_113_phi_s_fu_2653_p3 = ((tmp_128_fu_2645_p3[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd255);

assign mask_V_load_1_phi_fu_2727_p3 = ((sel_tmp4_fu_2721_p2[0:0] === 1'b1) ? mask_V_load_112_phi_s_fu_2685_p3 : sel_tmp3_fu_2713_p3);

assign newIndex10_fu_2082_p4 = {{p_03553_3_reg_1038[3:1]}};

assign newIndex11_fu_2092_p1 = newIndex10_fu_2082_p4;

assign newIndex13_fu_2599_p1 = grp_fu_1355_p4;

assign newIndex14_fu_1805_p4 = {{p_Repl2_7_fu_1725_p2[3:1]}};

assign newIndex15_fu_1815_p1 = newIndex14_fu_1805_p4;

assign newIndex16_fu_2751_p4 = {{p_13_reg_1234[3:1]}};

assign newIndex17_fu_2761_p1 = newIndex16_fu_2751_p4;

assign newIndex18_fu_2978_p4 = {{p_03549_1_reg_1264[2:1]}};

assign newIndex19_fu_2988_p1 = newIndex18_fu_2978_p4;

assign newIndex1_fu_1446_p4 = {{addr_layer_map_V_q0[3:1]}};

assign newIndex20_fu_2999_p4 = {{now2_V_fu_2993_p2[2:1]}};

assign newIndex21_fu_3009_p1 = newIndex20_fu_2999_p4;

assign newIndex22_fu_2777_p4 = {{p_14_reg_1244[3:1]}};

assign newIndex23_fu_2787_p1 = newIndex22_fu_2777_p4;

assign newIndex2_fu_1456_p1 = newIndex1_fu_1446_p4;

assign newIndex3_fu_2228_p4 = {{p_6_reg_1080[3:1]}};

assign newIndex4_fu_2238_p1 = newIndex3_fu_2228_p4;

assign newIndex6_fu_2316_p1 = grp_fu_1355_p4;

assign newIndex7_fu_1900_p4 = {{addr_tree_map_V_load_reg_3194[7:1]}};

assign newIndex8_fu_1909_p1 = newIndex7_fu_1900_p4;

assign newIndex9_fu_1627_p4 = {{now1_V_1_fu_1615_p2[3:1]}};

assign newIndex_fu_1637_p1 = newIndex9_fu_1627_p4;

assign new_loc1_V_fu_2459_p2 = (tmp_52_fu_2454_p2 - tmp_51_fu_2451_p1);

assign not_s_fu_2070_p2 = ((p_03553_3_reg_1038 != 4'd0) ? 1'b1 : 1'b0);

assign now1_V_1_fu_1615_p2 = ($signed(4'd15) + $signed(p_03553_1_in_reg_917));

assign now1_V_2_fu_1965_p2 = ($signed(4'd15) + $signed(ap_phi_mux_p_03553_2_in_phi_fu_994_p4));

assign now1_V_3_fu_2157_p2 = ($signed(4'd15) + $signed(p_03553_3_reg_1038));

assign now1_V_5_fu_2896_p2 = (tmp_88_fu_2892_p1 + p_13_reg_1234);

assign now1_V_6_fu_2546_p2 = (p_6_reg_1080 + 4'd1);

assign now2_V_1_fu_2905_p2 = (p_14_reg_1244 - tmp_89_fu_2902_p1);

assign now2_V_3_fu_2556_p2 = ($signed(p_6_reg_1080) + $signed(4'd15));

assign now2_V_fu_2993_p2 = ($signed(p_03549_1_reg_1264) + $signed(3'd7));

assign now2_V_s_fu_3014_p2 = ($signed(p_03549_1_reg_1264) + $signed(3'd6));

assign op2_assign_1_fu_1668_p2 = tmp_37_fu_1661_p1 << tmp_39_fu_1665_p1;

assign op2_assign_2_fu_2102_p2 = 32'd1 << tmp_65_fu_2098_p1;

assign op2_assign_7_fu_2886_p2 = ((p_13_reg_1234 != 4'd8) ? 1'b1 : 1'b0);

assign op2_assign_8_fu_2619_p2 = ((p_14_reg_1244 != 4'd0) ? 1'b1 : 1'b0);

assign op2_assign_9_fu_1487_p2 = 32'd1 << tmp_4_fu_1484_p1;

assign op2_assign_fu_2520_p2 = (tmp_V_1_reg_3554 ^ 64'd18446744073709551615);

assign op2_assign_s_fu_2019_p2 = 32'd1 << tmp_33_fu_2015_p1;

assign output_addr_V_1_fu_2515_p1 = r_V_11_fu_2507_p3;

assign output_addr_V_fu_2279_p1 = r_V_13_fu_2275_p1;

assign p_03529_1_in_fu_1995_p4 = {{ap_phi_mux_p_03529_1_in_in_phi_fu_1012_p4[12:1]}};

assign p_12_fu_2953_p2 = (rhs_i_i_fu_2925_p2 & group_tree_V_load_6_s_fu_2935_p3);

assign p_15_fu_2967_p1 = p_12_fu_2953_p2;

assign p_16_cast_fu_2961_p2 = (tmp_74_fu_2943_p2 & tmp_120_fu_2949_p1);

assign p_1_fu_1936_p1 = loc_tree_V_5_reg_3382;

assign p_2_fu_2536_p1 = new_loc1_V_reg_3658;

assign p_3_fu_2532_p1 = tmp_59_reg_3646;

assign p_4_fu_1560_p1 = addr_tree_map_V_load_reg_3194;

assign p_5_fu_1915_p1 = addr_tree_map_V_load_reg_3194;

assign p_7_cast_fu_2215_p1 = p_7_reg_1154;

assign p_8_fu_2219_p1 = p_6_reg_1080;

assign p_9_fu_2344_p2 = (4'd0 - TMP_1_V_fu_2338_p2);

assign p_Repl2_5_fu_2191_p2 = ((tmp_124_fu_2177_p1 != 2'd0) ? 1'b1 : 1'b0);

assign p_Repl2_6_fu_3020_p2 = ((p_16_cast_reg_3808 != 2'd0) ? 1'b1 : 1'b0);

assign p_Repl2_7_fu_1725_p2 = (4'd1 + p_03549_2_in_reg_938);

assign p_Repl2_s_fu_1719_p2 = p_03533_3_in_reg_947 << 13'd1;

always @ (*) begin
    p_Result_1_fu_3083_p4 = buddy_tree_V_0_q0;
    p_Result_1_fu_3083_p4[i_assign_1_fu_3079_p1] = |(p_Repl2_6_reg_3841);
end

always @ (*) begin
    p_Result_2_fu_2852_p4 = p_Val2_14_fu_2845_p3;
    p_Result_2_fu_2852_p4[i_assign_3_fu_2841_p1] = |(1'd0);
end

integer ap_tvar_int_0;

always @ (tmp_size_V_fu_1389_p2) begin
    for (ap_tvar_int_0 = 16 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 15 - 0) begin
            p_Result_3_fu_1395_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_3_fu_1395_p4[ap_tvar_int_0] = tmp_size_V_fu_1389_p2[15 - ap_tvar_int_0];
        end
    end
end

always @ (*) begin
    p_Result_4_fu_1574_p4 = loc1_V_10_reg_3212;
    p_Result_4_fu_1574_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_5_fu_1691_p4 = loc1_V_11_reg_3258;
    p_Result_5_fu_1691_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_6_fu_1946_p4 = loc_tree_V_5_reg_3382;
    p_Result_6_fu_1946_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_7_fu_2035_p4 = loc_tree_V_fu_2009_p2;
    p_Result_7_fu_2035_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_8_fu_2134_p4 = p_Val2_14_cast_fu_2130_p1;
    p_Result_8_fu_2134_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_s_fu_2197_p4 = buddy_tree_V_0_q0;
    p_Result_s_fu_2197_p4[i_assign_fu_2187_p1] = |(p_Repl2_5_fu_2191_p2);
end

assign p_Val2_14_cast_fu_2130_p1 = p_Val2_11_reg_1028;

assign p_Val2_14_fu_2845_p3 = ((tmp_134_reg_3771[0:0] === 1'b1) ? buddy_tree_V_1_q1 : buddy_tree_V_0_q1);

assign p_s_fu_1437_p1 = addr_layer_map_V_q0;

assign r_V_11_fu_2507_p3 = ((tmp_106_fu_2465_p3[0:0] === 1'b1) ? tmp_56_fu_2491_p2 : tmp_107_fu_2503_p1);

assign r_V_13_fu_2275_p1 = tmp_42_fu_2269_p2[12:0];

assign r_V_14_cast_fu_1961_p1 = r_V_6_fu_1955_p2;

assign r_V_14_fu_2148_p2 = tmp_67_reg_3494 >> tmp_70_fu_2144_p1;

assign r_V_15_fu_2181_p2 = (rhs_V_3_reg_1070 | buddy_tree_V_0_q0);

assign r_V_16_fu_2914_p2 = (rhs_V_4_fu_318 & buddy_tree_V_0_q1);

assign r_V_18_fu_1837_p2 = (r_V_24_fu_1824_p2 | lhs_V_3_fu_1830_p3);

assign r_V_19_fu_2739_p2 = mask_V_load_1_phi_fu_2727_p3 << tmp_85_fu_2735_p1;

assign r_V_1_fu_1550_p2 = (4'd8 ^ ans_V_reg_3158);

assign r_V_20_fu_2805_p2 = (rhs_V_6_reg_3745 & lhs_V_4_fu_2797_p3);

assign r_V_21_fu_1421_p2 = (rhs_V_1_fu_1416_p2 & p_Result_3_reg_3111);

assign r_V_24_fu_1824_p2 = mask_V_load_phi_reg_978 << tmp_80_fu_1821_p1;

assign r_V_25_fu_1493_p2 = ($signed(4'd8) - $signed(ans_V_reg_3158));

assign r_V_2_fu_1587_p2 = tmp_8_fu_1567_p2 >> tmp_22_fu_1583_p1;

assign r_V_3_fu_1889_p2 = (14'd14 + lhs_V_4_cast_fu_1886_p1);

assign r_V_4_fu_1930_p2 = (mark_mask_V_q0 | lhs_V_fu_1922_p3);

assign r_V_5_fu_2304_p2 = (p_6_reg_1080 ^ 4'd8);

assign r_V_6_fu_1955_p2 = TMP_0_V_1_cast_fu_1943_p1 >> p_Result_6_fu_1946_p4;

assign r_V_7_fu_1704_p2 = tmp_41_reg_3293 >> tmp_60_fu_1700_p1;

assign r_V_8_fu_2048_p2 = TMP_0_V_2_reg_3449 >> tmp_35_fu_2045_p1;

assign r_V_9_fu_2394_p1 = tmp_50_fu_2388_p2[12:0];

assign r_V_fu_1867_p1 = tmp_17_fu_1861_p2[12:0];

assign rec_bits_V_1_fu_1709_p1 = r_V_7_fu_1704_p2[1:0];

assign rec_bits_V_2_fu_2153_p1 = r_V_14_fu_2148_p2[1:0];

assign rec_bits_V_3_fu_1971_p1 = ap_phi_mux_p_03557_1_in_phi_fu_1003_p4[1:0];

assign rec_bits_V_fu_1593_p1 = r_V_2_fu_1587_p2[1:0];

assign rev_fu_2613_p2 = (tmp_123_fu_2605_p3 ^ 1'd1);

assign rhs_V_1_fu_1416_p2 = (16'd0 - p_Result_3_reg_3111);

assign rhs_V_6_fu_2745_p2 = (r_V_19_fu_2739_p2 ^ 64'd18446744073709551615);

assign rhs_i_i_fu_2925_p2 = (mark_mask_V_q0 ^ 4'd15);

assign sel_tmp1_fu_2699_p3 = ((sel_tmp_fu_2693_p2[0:0] === 1'b1) ? tmp_83_fu_2661_p5 : mask_V_load_113_phi_s_fu_2653_p3);

assign sel_tmp2_fu_2707_p2 = ((tmp_127_fu_2631_p1 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_2713_p3 = ((sel_tmp2_fu_2707_p2[0:0] === 1'b1) ? tmp_84_fu_2673_p5 : sel_tmp1_fu_2699_p3);

assign sel_tmp4_fu_2721_p2 = ((tmp_127_fu_2631_p1 == 2'd2) ? 1'b1 : 1'b0);

assign sel_tmp_fu_2693_p2 = ((tmp_127_fu_2631_p1 == 2'd0) ? 1'b1 : 1'b0);

assign size_V_fu_1381_p1 = alloc_size[15:0];

assign storemerge_fu_2207_p3 = ((tmp_24_reg_3189[0:0] === 1'b1) ? p_Result_s_fu_2197_p4 : r_V_15_fu_2181_p2);

assign tmp27_fu_2398_p2 = (p_9_fu_2344_p2 & group_tree_V_load_ph_fu_2326_p3);

assign tmp_101_fu_1643_p3 = p_Val2_3_reg_926[32'd1];

assign tmp_102_fu_1651_p1 = p_Val2_3_reg_926[0:0];

assign tmp_103_fu_2322_p0 = reg_966;

assign tmp_103_fu_2322_p1 = tmp_103_fu_2322_p0[0:0];

assign tmp_104_fu_2334_p1 = group_tree_mask_V_q0[3:0];

assign tmp_106_fu_2465_p1 = grp_fu_1349_p2;

assign tmp_106_fu_2465_p3 = tmp_106_fu_2465_p1[32'd3];

assign tmp_107_fu_2503_p1 = tmp_57_fu_2497_p2[12:0];

assign tmp_109_fu_2112_p1 = p_03553_3_reg_1038[0:0];

assign tmp_10_fu_1523_p2 = tmp_17_cast_fu_1510_p1 << tmp_18_cast_fu_1519_p1;

assign tmp_115_fu_2163_p4 = {{p_Val2_11_reg_1028[10:1]}};

assign tmp_117_fu_1731_p3 = p_Repl2_7_fu_1725_p2[32'd3];

assign tmp_118_fu_2921_p1 = mark_mask_V_q0[1:0];

assign tmp_119_fu_2931_p0 = reg_966;

assign tmp_119_fu_2931_p1 = tmp_119_fu_2931_p0[0:0];

assign tmp_11_fu_1529_p2 = free_target_V_reg_3104 >> tmp_16_cast_fu_1506_p1;

assign tmp_120_fu_2949_p1 = group_tree_V_load_6_s_fu_2935_p3[1:0];

assign tmp_121_fu_1739_p1 = reg_966[1:0];

assign tmp_122_fu_1753_p3 = reg_966[32'd2];

assign tmp_123_fu_2605_p3 = p_13_reg_1234[32'd3];

assign tmp_124_fu_2177_p1 = rhs_V_3_reg_1070[1:0];

assign tmp_126_fu_1801_p1 = p_03549_2_in_reg_938[0:0];

assign tmp_127_fu_2631_p1 = cnt_1_fu_314[1:0];

assign tmp_128_fu_2645_p3 = cnt_1_fu_314[32'd2];

assign tmp_129_fu_2793_p1 = p_13_reg_1234[0:0];

assign tmp_12_fu_1542_p3 = ((tmp_29_fu_1498_p3[0:0] === 1'b1) ? tmp_30_fu_1534_p1 : tmp_38_fu_1538_p1);

always @ (*) begin
    tmp_131_fu_3039_p4 = buddy_tree_V_0_q1;
    tmp_131_fu_3039_p4[i_assign_2_fu_3035_p1] = |(1'd0);
end

always @ (*) begin
    tmp_132_fu_3068_p4 = buddy_tree_V_1_q1;
    tmp_132_fu_3068_p4[i_assign_2_1_fu_3064_p1] = |(1'd0);
end

assign tmp_134_fu_2773_p1 = p_14_reg_1244[0:0];

assign tmp_13_fu_2244_p2 = (64'd0 - buddy_tree_V_load_2_s_reg_1195);

assign tmp_14_fu_1852_p2 = ($signed(4'd9) + $signed(ans_V_reg_3158));

assign tmp_15_fu_2256_p2 = ((tmp_V_1_reg_3554 == 64'd0) ? 1'b1 : 1'b0);

assign tmp_16_cast_fu_1506_p1 = r_V_25_fu_1493_p2;

assign tmp_16_fu_1442_p1 = addr_layer_map_V_q0[0:0];

assign tmp_17_cast_fu_1510_p1 = free_target_V_reg_3104;

assign tmp_17_fu_1861_p2 = tmp_30_cast_fu_1849_p1 << tmp_34_cast_fu_1857_p1;

assign tmp_18_cast_fu_1519_p1 = tmp_7_fu_1513_p2;

assign tmp_18_fu_1871_p2 = (tmp_12_reg_3228 - r_V_fu_1867_p1);

assign tmp_19_fu_1555_p1 = r_V_1_fu_1550_p2;

assign tmp_20_fu_1876_p1 = shift_constant_V_q0;

assign tmp_21_fu_1895_p1 = r_V_3_fu_1889_p2;

assign tmp_22_fu_1583_p1 = p_Result_4_fu_1574_p4;

assign tmp_23_fu_1983_p2 = ((rec_bits_V_3_fu_1971_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_25_fu_1989_p2 = (tmp_81_fu_1975_p3 & tmp_23_fu_1983_p2);

assign tmp_26_fu_1621_p2 = ((now1_V_1_fu_1615_p2 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_27_fu_2416_p0 = reg_966;

assign tmp_27_fu_2416_p1 = tmp_27_fu_2416_p0;

assign tmp_28_fu_2310_p1 = r_V_5_fu_2304_p2;

assign tmp_29_fu_1498_p3 = r_V_25_fu_1493_p2[32'd3];

assign tmp_30_cast_fu_1849_p1 = addr_tree_map_V_load_reg_3194;

assign tmp_30_fu_1534_p1 = tmp_10_fu_1523_p2[12:0];

assign tmp_31_fu_2005_p1 = p_03529_1_in_fu_1995_p4;

assign tmp_33_fu_2015_p1 = loc_tree_V_fu_2009_p2;

assign tmp_34_cast_fu_1857_p1 = tmp_14_fu_1852_p2;

assign tmp_34_fu_2025_p1 = $signed(op2_assign_s_fu_2019_p2);

assign tmp_35_fu_2045_p1 = p_Result_7_reg_3455;

assign tmp_36_cast_fu_2261_p1 = grp_fu_1349_p2;

assign tmp_36_fu_1655_p2 = (tmp_102_fu_1651_p1 & tmp_101_fu_1643_p3);

assign tmp_37_cast_fu_2265_p0 = reg_966;

assign tmp_37_cast_fu_2265_p1 = tmp_37_cast_fu_2265_p0;

assign tmp_37_fu_1661_p1 = tmp_36_fu_1655_p2;

assign tmp_38_fu_1538_p1 = tmp_11_fu_1529_p2[12:0];

assign tmp_39_fu_1665_p1 = loc1_V_reg_3253;

assign tmp_40_fu_1674_p1 = $signed(op2_assign_1_fu_1668_p2);

assign tmp_41_fu_1685_p2 = (tmp_40_fu_1674_p1 | buddy_tree_V_load_4_s_fu_1678_p3);

assign tmp_42_fu_2269_p2 = tmp_37_cast_fu_2265_p1 << tmp_36_cast_fu_2261_p1;

assign tmp_43_fu_2356_p2 = ((TMP_1_V_1_fu_2350_p2 == 4'd8) ? 1'b1 : 1'b0);

assign tmp_44_fu_2362_p2 = ((TMP_1_V_1_fu_2350_p2 == 4'd2) ? 1'b1 : 1'b0);

assign tmp_45_fu_2368_p2 = ((TMP_1_V_1_fu_2350_p2 == 4'd4) ? 1'b1 : 1'b0);

assign tmp_46_fu_2428_p3 = ((tmp_45_reg_3630[0:0] === 1'b1) ? 2'd2 : 2'd1);

assign tmp_47_fu_2435_p2 = (tmp_45_reg_3630 | tmp_44_reg_3625);

assign tmp_48_fu_2439_p3 = ((tmp_47_fu_2435_p2[0:0] === 1'b1) ? tmp_46_fu_2428_p3 : tmp_54_cast_fu_2421_p3);

assign tmp_49_fu_2378_p2 = ($signed(4'd9) + $signed(p_6_reg_1080));

assign tmp_4_fu_1484_p1 = addr_tree_map_V_load_reg_3194;

assign tmp_50_fu_2388_p2 = tmp_68_cast_fu_2374_p1 << tmp_76_cast_fu_2384_p1;

assign tmp_51_fu_2451_p1 = shift_constant_V_loa_reg_3641;

assign tmp_52_fu_2454_p2 = (r_V_9_reg_3636 + loc_tree_V_1_fu_2447_p1);

assign tmp_53_fu_2473_p0 = grp_fu_1349_p2;

assign tmp_53_fu_2473_p1 = tmp_53_fu_2473_p0;

assign tmp_54_cast_fu_2421_p3 = ((tmp_43_reg_3620[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign tmp_54_fu_2477_p1 = new_loc1_V_fu_2459_p2;

assign tmp_55_fu_2481_p1 = grp_fu_1349_p2;

assign tmp_55_fu_2481_p2 = ($signed(4'd0) - $signed(tmp_55_fu_2481_p1));

assign tmp_56_fu_2491_p2 = new_loc1_V_fu_2459_p2 >> tmp_88_cast_fu_2487_p1;

assign tmp_57_fu_2497_p2 = tmp_54_fu_2477_p1 << tmp_53_fu_2473_p1;

assign tmp_58_fu_2404_p2 = (tmp_104_fu_2334_p1 & tmp27_fu_2398_p2);

assign tmp_59_fu_2410_p2 = (tmp_58_fu_2404_p2 ^ group_tree_V_load_ph_fu_2326_p3);

assign tmp_60_fu_1700_p1 = p_Result_5_fu_1691_p4;

assign tmp_61_fu_1713_p2 = ((rec_bits_V_1_fu_1709_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_62_fu_2296_p2 = (buddy_tree_V_load_5_s_fu_2289_p3 & TMP_0_V_5_fu_2284_p2);

assign tmp_63_fu_2064_p2 = ((p_Val2_2_reg_1050 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_64_fu_2076_p2 = (tmp_63_fu_2064_p2 & not_s_fu_2070_p2);

assign tmp_65_fu_2098_p1 = p_Val2_11_reg_1028;

assign tmp_66_fu_2108_p1 = $signed(op2_assign_2_fu_2102_p2);

assign tmp_67_fu_2124_p2 = (tmp_66_fu_2108_p1 | buddy_tree_V_load_7_s_fu_2116_p3);

assign tmp_68_cast_fu_2374_p0 = reg_966;

assign tmp_68_cast_fu_2374_p1 = tmp_68_cast_fu_2374_p0;

assign tmp_68_fu_2525_p2 = (op2_assign_fu_2520_p2 & buddy_tree_V_1_q0);

assign tmp_69_fu_2540_p1 = ap_phi_mux_p_11_phi_fu_1219_p4;

assign tmp_6_fu_1426_p2 = ((cmd_fu_310 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_70_fu_2144_p1 = p_Result_8_fu_2134_p4;

assign tmp_71_fu_2173_p1 = tmp_115_fu_2163_p4;

assign tmp_72_fu_2594_p1 = ap_phi_mux_p_10_phi_fu_1209_p4;

assign tmp_73_fu_1919_p1 = addr_tree_map_V_load_reg_3194[0:0];

assign tmp_74_fu_2943_p2 = (tmp_118_fu_2921_p1 ^ 2'd3);

assign tmp_75_fu_2224_p1 = p_6_reg_1080[0:0];

assign tmp_76_cast_fu_2384_p1 = tmp_49_fu_2378_p2;

assign tmp_76_fu_2625_p2 = (rev_fu_2613_p2 | op2_assign_8_fu_2619_p2);

assign tmp_77_fu_1781_p4 = {{reg_966[3:2]}};

assign tmp_78_fu_1769_p4 = {{reg_966[3:2]}};

assign tmp_7_fu_1513_p2 = ($signed(4'd0) - $signed(r_V_25_fu_1493_p2));

assign tmp_80_fu_1821_p1 = p_Repl2_s_reg_3308;

assign tmp_81_fu_1975_p3 = now1_V_2_fu_1965_p2[32'd3];

assign tmp_82_fu_2972_p2 = ((p_03549_1_reg_1264 == 3'd0) ? 1'b1 : 1'b0);

assign tmp_83_fu_2661_p4 = {{cnt_1_fu_314[3:2]}};

assign tmp_84_fu_2673_p4 = {{cnt_1_fu_314[3:2]}};

assign tmp_85_fu_2735_p1 = loc2_V_fu_322;

assign tmp_86_fu_3060_p1 = loc1_V_7_1_fu_3050_p4;

assign tmp_87_fu_2767_p2 = ((p_14_reg_1244 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_88_cast_fu_2487_p1 = tmp_55_fu_2481_p2;

assign tmp_88_fu_2892_p1 = op2_assign_7_fu_2886_p2;

assign tmp_89_fu_2902_p1 = op2_assign_8_reg_3736;

assign tmp_8_fu_1567_p2 = (tmp_V_fu_1564_p1 | buddy_tree_V_load_ph_reg_3207);

assign tmp_96_fu_2053_p1 = p_03501_4_reg_1018[3:0];

assign tmp_99_fu_1611_p1 = p_03553_1_in_reg_917[0:0];

assign tmp_9_fu_1432_p1 = free_target_V_reg_3104;

assign tmp_V_1_fu_2250_p2 = (tmp_13_fu_2244_p2 & buddy_tree_V_load_2_s_reg_1195);

assign tmp_V_4_fu_2059_p1 = tmp_96_fu_2053_p1;

assign tmp_V_fu_1564_p1 = $signed(op2_assign_9_reg_3223);

assign tmp_fu_1405_p2 = ((cmd_fu_310 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_s_fu_1411_p2 = ((size_V_reg_3099 == 16'd1) ? 1'b1 : 1'b0);

assign tmp_size_V_fu_1389_p2 = ($signed(16'd65535) + $signed(size_V_fu_1381_p1));

always @ (posedge ap_clk) begin
    newIndex2_reg_3173[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    loc1_V_10_reg_3212[12:8] <= 5'b00000;
    loc1_V_9_cast_cast_reg_3218[10:8] <= 3'b000;
    loc1_V_11_reg_3258[12] <= 1'b0;
    newIndex_reg_3277[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    p_Repl2_s_reg_3308[0] <= 1'b0;
    newIndex15_reg_3350[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex8_reg_3389[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    tmp_V_4_reg_3466[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    newIndex11_reg_3474[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    p_7_cast_reg_3516[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    newIndex4_reg_3526[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex6_reg_3590[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex13_reg_3716[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex17_reg_3751[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex23_reg_3776[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex19_reg_3816[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    newIndex21_reg_3826[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    p_Val2_11_reg_1028[10:8] <= 3'b000;
    loc2_V_fu_322[0] <= 1'b0;
    loc1_V_7_fu_326[12:7] <= 6'b000000;
end

endmodule //HTA128_theta
