    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ResistiveTouch_1_ADC_SAR_ADC_SAR
ResistiveTouch_1_ADC_SAR_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ResistiveTouch_1_ADC_SAR_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ResistiveTouch_1_ADC_SAR_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ResistiveTouch_1_ADC_SAR_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ResistiveTouch_1_ADC_SAR_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ResistiveTouch_1_ADC_SAR_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ResistiveTouch_1_ADC_SAR_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ResistiveTouch_1_ADC_SAR_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ResistiveTouch_1_ADC_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ResistiveTouch_1_ADC_SAR_ADC_SAR__PM_ACT_MSK EQU 0x02
ResistiveTouch_1_ADC_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ResistiveTouch_1_ADC_SAR_ADC_SAR__PM_STBY_MSK EQU 0x02
ResistiveTouch_1_ADC_SAR_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ResistiveTouch_1_ADC_SAR_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ResistiveTouch_1_ADC_SAR_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ResistiveTouch_1_ADC_SAR_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ResistiveTouch_1_ADC_SAR_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ResistiveTouch_1_ADC_SAR_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ResistiveTouch_1_ADC_SAR_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ResistiveTouch_1_ADC_SAR_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ResistiveTouch_1_ADC_SAR_theACLK
ResistiveTouch_1_ADC_SAR_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ResistiveTouch_1_ADC_SAR_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ResistiveTouch_1_ADC_SAR_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ResistiveTouch_1_ADC_SAR_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ResistiveTouch_1_ADC_SAR_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ResistiveTouch_1_ADC_SAR_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ResistiveTouch_1_ADC_SAR_theACLK__INDEX EQU 0x00
ResistiveTouch_1_ADC_SAR_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ResistiveTouch_1_ADC_SAR_theACLK__PM_ACT_MSK EQU 0x01
ResistiveTouch_1_ADC_SAR_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ResistiveTouch_1_ADC_SAR_theACLK__PM_STBY_MSK EQU 0x01

; ResistiveTouch_1_ADC_SAR_IRQ
ResistiveTouch_1_ADC_SAR_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ResistiveTouch_1_ADC_SAR_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ResistiveTouch_1_ADC_SAR_IRQ__INTC_MASK EQU 0x01
ResistiveTouch_1_ADC_SAR_IRQ__INTC_NUMBER EQU 0
ResistiveTouch_1_ADC_SAR_IRQ__INTC_PRIOR_NUM EQU 7
ResistiveTouch_1_ADC_SAR_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ResistiveTouch_1_ADC_SAR_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ResistiveTouch_1_ADC_SAR_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clipping_Sense_ctComp
Clipping_Sense_ctComp__CLK EQU CYREG_CMP0_CLK
Clipping_Sense_ctComp__CMP_MASK EQU 0x01
Clipping_Sense_ctComp__CMP_NUMBER EQU 0
Clipping_Sense_ctComp__CR EQU CYREG_CMP0_CR
Clipping_Sense_ctComp__LUT__CR EQU CYREG_LUT0_CR
Clipping_Sense_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Clipping_Sense_ctComp__LUT__MSK_MASK EQU 0x01
Clipping_Sense_ctComp__LUT__MSK_SHIFT EQU 0
Clipping_Sense_ctComp__LUT__MX EQU CYREG_LUT0_MX
Clipping_Sense_ctComp__LUT__SR EQU CYREG_LUT_SR
Clipping_Sense_ctComp__LUT__SR_MASK EQU 0x01
Clipping_Sense_ctComp__LUT__SR_SHIFT EQU 0
Clipping_Sense_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Clipping_Sense_ctComp__PM_ACT_MSK EQU 0x01
Clipping_Sense_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Clipping_Sense_ctComp__PM_STBY_MSK EQU 0x01
Clipping_Sense_ctComp__SW0 EQU CYREG_CMP0_SW0
Clipping_Sense_ctComp__SW2 EQU CYREG_CMP0_SW2
Clipping_Sense_ctComp__SW3 EQU CYREG_CMP0_SW3
Clipping_Sense_ctComp__SW4 EQU CYREG_CMP0_SW4
Clipping_Sense_ctComp__SW6 EQU CYREG_CMP0_SW6
Clipping_Sense_ctComp__TR0 EQU CYREG_CMP0_TR0
Clipping_Sense_ctComp__TR1 EQU CYREG_CMP0_TR1
Clipping_Sense_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Clipping_Sense_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Clipping_Sense_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Clipping_Sense_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Clipping_Sense_ctComp__WRK EQU CYREG_CMP_WRK
Clipping_Sense_ctComp__WRK_MASK EQU 0x01
Clipping_Sense_ctComp__WRK_SHIFT EQU 0

; LCD_LCD_SPI_IntClock
LCD_LCD_SPI_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
LCD_LCD_SPI_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
LCD_LCD_SPI_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
LCD_LCD_SPI_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
LCD_LCD_SPI_IntClock__INDEX EQU 0x03
LCD_LCD_SPI_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LCD_LCD_SPI_IntClock__PM_ACT_MSK EQU 0x08
LCD_LCD_SPI_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LCD_LCD_SPI_IntClock__PM_STBY_MSK EQU 0x08

; ResistiveTouch_1_xm
ResistiveTouch_1_xm__0__MASK EQU 0x01
ResistiveTouch_1_xm__0__PC EQU CYREG_PRT5_PC0
ResistiveTouch_1_xm__0__PORT EQU 5
ResistiveTouch_1_xm__0__SHIFT EQU 0
ResistiveTouch_1_xm__AG EQU CYREG_PRT5_AG
ResistiveTouch_1_xm__AMUX EQU CYREG_PRT5_AMUX
ResistiveTouch_1_xm__BIE EQU CYREG_PRT5_BIE
ResistiveTouch_1_xm__BIT_MASK EQU CYREG_PRT5_BIT_MASK
ResistiveTouch_1_xm__BYP EQU CYREG_PRT5_BYP
ResistiveTouch_1_xm__CTL EQU CYREG_PRT5_CTL
ResistiveTouch_1_xm__DM0 EQU CYREG_PRT5_DM0
ResistiveTouch_1_xm__DM1 EQU CYREG_PRT5_DM1
ResistiveTouch_1_xm__DM2 EQU CYREG_PRT5_DM2
ResistiveTouch_1_xm__DR EQU CYREG_PRT5_DR
ResistiveTouch_1_xm__INP_DIS EQU CYREG_PRT5_INP_DIS
ResistiveTouch_1_xm__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
ResistiveTouch_1_xm__LCD_EN EQU CYREG_PRT5_LCD_EN
ResistiveTouch_1_xm__MASK EQU 0x01
ResistiveTouch_1_xm__PORT EQU 5
ResistiveTouch_1_xm__PRT EQU CYREG_PRT5_PRT
ResistiveTouch_1_xm__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
ResistiveTouch_1_xm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
ResistiveTouch_1_xm__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
ResistiveTouch_1_xm__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
ResistiveTouch_1_xm__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
ResistiveTouch_1_xm__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
ResistiveTouch_1_xm__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
ResistiveTouch_1_xm__PS EQU CYREG_PRT5_PS
ResistiveTouch_1_xm__SHIFT EQU 0
ResistiveTouch_1_xm__SLW EQU CYREG_PRT5_SLW

; ResistiveTouch_1_xp
ResistiveTouch_1_xp__0__MASK EQU 0x02
ResistiveTouch_1_xp__0__PC EQU CYREG_PRT5_PC1
ResistiveTouch_1_xp__0__PORT EQU 5
ResistiveTouch_1_xp__0__SHIFT EQU 1
ResistiveTouch_1_xp__AG EQU CYREG_PRT5_AG
ResistiveTouch_1_xp__AMUX EQU CYREG_PRT5_AMUX
ResistiveTouch_1_xp__BIE EQU CYREG_PRT5_BIE
ResistiveTouch_1_xp__BIT_MASK EQU CYREG_PRT5_BIT_MASK
ResistiveTouch_1_xp__BYP EQU CYREG_PRT5_BYP
ResistiveTouch_1_xp__CTL EQU CYREG_PRT5_CTL
ResistiveTouch_1_xp__DM0 EQU CYREG_PRT5_DM0
ResistiveTouch_1_xp__DM1 EQU CYREG_PRT5_DM1
ResistiveTouch_1_xp__DM2 EQU CYREG_PRT5_DM2
ResistiveTouch_1_xp__DR EQU CYREG_PRT5_DR
ResistiveTouch_1_xp__INP_DIS EQU CYREG_PRT5_INP_DIS
ResistiveTouch_1_xp__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
ResistiveTouch_1_xp__LCD_EN EQU CYREG_PRT5_LCD_EN
ResistiveTouch_1_xp__MASK EQU 0x02
ResistiveTouch_1_xp__PORT EQU 5
ResistiveTouch_1_xp__PRT EQU CYREG_PRT5_PRT
ResistiveTouch_1_xp__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
ResistiveTouch_1_xp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
ResistiveTouch_1_xp__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
ResistiveTouch_1_xp__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
ResistiveTouch_1_xp__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
ResistiveTouch_1_xp__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
ResistiveTouch_1_xp__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
ResistiveTouch_1_xp__PS EQU CYREG_PRT5_PS
ResistiveTouch_1_xp__SHIFT EQU 1
ResistiveTouch_1_xp__SLW EQU CYREG_PRT5_SLW

; ResistiveTouch_1_ym
ResistiveTouch_1_ym__0__MASK EQU 0x04
ResistiveTouch_1_ym__0__PC EQU CYREG_PRT5_PC2
ResistiveTouch_1_ym__0__PORT EQU 5
ResistiveTouch_1_ym__0__SHIFT EQU 2
ResistiveTouch_1_ym__AG EQU CYREG_PRT5_AG
ResistiveTouch_1_ym__AMUX EQU CYREG_PRT5_AMUX
ResistiveTouch_1_ym__BIE EQU CYREG_PRT5_BIE
ResistiveTouch_1_ym__BIT_MASK EQU CYREG_PRT5_BIT_MASK
ResistiveTouch_1_ym__BYP EQU CYREG_PRT5_BYP
ResistiveTouch_1_ym__CTL EQU CYREG_PRT5_CTL
ResistiveTouch_1_ym__DM0 EQU CYREG_PRT5_DM0
ResistiveTouch_1_ym__DM1 EQU CYREG_PRT5_DM1
ResistiveTouch_1_ym__DM2 EQU CYREG_PRT5_DM2
ResistiveTouch_1_ym__DR EQU CYREG_PRT5_DR
ResistiveTouch_1_ym__INP_DIS EQU CYREG_PRT5_INP_DIS
ResistiveTouch_1_ym__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
ResistiveTouch_1_ym__LCD_EN EQU CYREG_PRT5_LCD_EN
ResistiveTouch_1_ym__MASK EQU 0x04
ResistiveTouch_1_ym__PORT EQU 5
ResistiveTouch_1_ym__PRT EQU CYREG_PRT5_PRT
ResistiveTouch_1_ym__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
ResistiveTouch_1_ym__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
ResistiveTouch_1_ym__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
ResistiveTouch_1_ym__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
ResistiveTouch_1_ym__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
ResistiveTouch_1_ym__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
ResistiveTouch_1_ym__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
ResistiveTouch_1_ym__PS EQU CYREG_PRT5_PS
ResistiveTouch_1_ym__SHIFT EQU 2
ResistiveTouch_1_ym__SLW EQU CYREG_PRT5_SLW

; ResistiveTouch_1_yp
ResistiveTouch_1_yp__0__MASK EQU 0x08
ResistiveTouch_1_yp__0__PC EQU CYREG_PRT5_PC3
ResistiveTouch_1_yp__0__PORT EQU 5
ResistiveTouch_1_yp__0__SHIFT EQU 3
ResistiveTouch_1_yp__AG EQU CYREG_PRT5_AG
ResistiveTouch_1_yp__AMUX EQU CYREG_PRT5_AMUX
ResistiveTouch_1_yp__BIE EQU CYREG_PRT5_BIE
ResistiveTouch_1_yp__BIT_MASK EQU CYREG_PRT5_BIT_MASK
ResistiveTouch_1_yp__BYP EQU CYREG_PRT5_BYP
ResistiveTouch_1_yp__CTL EQU CYREG_PRT5_CTL
ResistiveTouch_1_yp__DM0 EQU CYREG_PRT5_DM0
ResistiveTouch_1_yp__DM1 EQU CYREG_PRT5_DM1
ResistiveTouch_1_yp__DM2 EQU CYREG_PRT5_DM2
ResistiveTouch_1_yp__DR EQU CYREG_PRT5_DR
ResistiveTouch_1_yp__INP_DIS EQU CYREG_PRT5_INP_DIS
ResistiveTouch_1_yp__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
ResistiveTouch_1_yp__LCD_EN EQU CYREG_PRT5_LCD_EN
ResistiveTouch_1_yp__MASK EQU 0x08
ResistiveTouch_1_yp__PORT EQU 5
ResistiveTouch_1_yp__PRT EQU CYREG_PRT5_PRT
ResistiveTouch_1_yp__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
ResistiveTouch_1_yp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
ResistiveTouch_1_yp__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
ResistiveTouch_1_yp__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
ResistiveTouch_1_yp__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
ResistiveTouch_1_yp__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
ResistiveTouch_1_yp__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
ResistiveTouch_1_yp__PS EQU CYREG_PRT5_PS
ResistiveTouch_1_yp__SHIFT EQU 3
ResistiveTouch_1_yp__SLW EQU CYREG_PRT5_SLW

; LCD_LCD_SPI_BSPIM
LCD_LCD_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
LCD_LCD_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
LCD_LCD_SPI_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
LCD_LCD_SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
LCD_LCD_SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
LCD_LCD_SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
LCD_LCD_SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
LCD_LCD_SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
LCD_LCD_SPI_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
LCD_LCD_SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
LCD_LCD_SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
LCD_LCD_SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
LCD_LCD_SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
LCD_LCD_SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
LCD_LCD_SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
LCD_LCD_SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
LCD_LCD_SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
LCD_LCD_SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
LCD_LCD_SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
LCD_LCD_SPI_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
LCD_LCD_SPI_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
LCD_LCD_SPI_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
LCD_LCD_SPI_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
LCD_LCD_SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
LCD_LCD_SPI_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
LCD_LCD_SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
LCD_LCD_SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
LCD_LCD_SPI_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
LCD_LCD_SPI_BSPIM_RxStsReg__4__MASK EQU 0x10
LCD_LCD_SPI_BSPIM_RxStsReg__4__POS EQU 4
LCD_LCD_SPI_BSPIM_RxStsReg__5__MASK EQU 0x20
LCD_LCD_SPI_BSPIM_RxStsReg__5__POS EQU 5
LCD_LCD_SPI_BSPIM_RxStsReg__6__MASK EQU 0x40
LCD_LCD_SPI_BSPIM_RxStsReg__6__POS EQU 6
LCD_LCD_SPI_BSPIM_RxStsReg__MASK EQU 0x70
LCD_LCD_SPI_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
LCD_LCD_SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
LCD_LCD_SPI_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB07_ST
LCD_LCD_SPI_BSPIM_TxStsReg__0__MASK EQU 0x01
LCD_LCD_SPI_BSPIM_TxStsReg__0__POS EQU 0
LCD_LCD_SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
LCD_LCD_SPI_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
LCD_LCD_SPI_BSPIM_TxStsReg__1__MASK EQU 0x02
LCD_LCD_SPI_BSPIM_TxStsReg__1__POS EQU 1
LCD_LCD_SPI_BSPIM_TxStsReg__2__MASK EQU 0x04
LCD_LCD_SPI_BSPIM_TxStsReg__2__POS EQU 2
LCD_LCD_SPI_BSPIM_TxStsReg__3__MASK EQU 0x08
LCD_LCD_SPI_BSPIM_TxStsReg__3__POS EQU 3
LCD_LCD_SPI_BSPIM_TxStsReg__4__MASK EQU 0x10
LCD_LCD_SPI_BSPIM_TxStsReg__4__POS EQU 4
LCD_LCD_SPI_BSPIM_TxStsReg__MASK EQU 0x1F
LCD_LCD_SPI_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
LCD_LCD_SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
LCD_LCD_SPI_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB07_ST
LCD_LCD_SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
LCD_LCD_SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
LCD_LCD_SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
LCD_LCD_SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
LCD_LCD_SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
LCD_LCD_SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
LCD_LCD_SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
LCD_LCD_SPI_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
LCD_LCD_SPI_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB07_A0
LCD_LCD_SPI_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB07_A1
LCD_LCD_SPI_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
LCD_LCD_SPI_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB07_D0
LCD_LCD_SPI_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB07_D1
LCD_LCD_SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
LCD_LCD_SPI_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
LCD_LCD_SPI_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB07_F0
LCD_LCD_SPI_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB07_F1

; drive_freq_range
drive_freq_range__0__MASK EQU 0x08
drive_freq_range__0__PC EQU CYREG_PRT3_PC3
drive_freq_range__0__PORT EQU 3
drive_freq_range__0__SHIFT EQU 3
drive_freq_range__AG EQU CYREG_PRT3_AG
drive_freq_range__AMUX EQU CYREG_PRT3_AMUX
drive_freq_range__BIE EQU CYREG_PRT3_BIE
drive_freq_range__BIT_MASK EQU CYREG_PRT3_BIT_MASK
drive_freq_range__BYP EQU CYREG_PRT3_BYP
drive_freq_range__CTL EQU CYREG_PRT3_CTL
drive_freq_range__DM0 EQU CYREG_PRT3_DM0
drive_freq_range__DM1 EQU CYREG_PRT3_DM1
drive_freq_range__DM2 EQU CYREG_PRT3_DM2
drive_freq_range__DR EQU CYREG_PRT3_DR
drive_freq_range__INP_DIS EQU CYREG_PRT3_INP_DIS
drive_freq_range__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
drive_freq_range__LCD_EN EQU CYREG_PRT3_LCD_EN
drive_freq_range__MASK EQU 0x08
drive_freq_range__PORT EQU 3
drive_freq_range__PRT EQU CYREG_PRT3_PRT
drive_freq_range__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
drive_freq_range__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
drive_freq_range__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
drive_freq_range__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
drive_freq_range__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
drive_freq_range__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
drive_freq_range__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
drive_freq_range__PS EQU CYREG_PRT3_PS
drive_freq_range__SHIFT EQU 3
drive_freq_range__SLW EQU CYREG_PRT3_SLW

; LCD_LCD_Control
LCD_LCD_Control_Sync_ctrl_reg__0__MASK EQU 0x01
LCD_LCD_Control_Sync_ctrl_reg__0__POS EQU 0
LCD_LCD_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
LCD_LCD_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
LCD_LCD_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
LCD_LCD_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
LCD_LCD_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
LCD_LCD_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
LCD_LCD_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
LCD_LCD_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
LCD_LCD_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
LCD_LCD_Control_Sync_ctrl_reg__1__MASK EQU 0x02
LCD_LCD_Control_Sync_ctrl_reg__1__POS EQU 1
LCD_LCD_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
LCD_LCD_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
LCD_LCD_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
LCD_LCD_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
LCD_LCD_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
LCD_LCD_Control_Sync_ctrl_reg__MASK EQU 0x03
LCD_LCD_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
LCD_LCD_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
LCD_LCD_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL

; ADC_Bypass_P32
ADC_Bypass_P32__0__MASK EQU 0x04
ADC_Bypass_P32__0__PC EQU CYREG_PRT3_PC2
ADC_Bypass_P32__0__PORT EQU 3
ADC_Bypass_P32__0__SHIFT EQU 2
ADC_Bypass_P32__AG EQU CYREG_PRT3_AG
ADC_Bypass_P32__AMUX EQU CYREG_PRT3_AMUX
ADC_Bypass_P32__BIE EQU CYREG_PRT3_BIE
ADC_Bypass_P32__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ADC_Bypass_P32__BYP EQU CYREG_PRT3_BYP
ADC_Bypass_P32__CTL EQU CYREG_PRT3_CTL
ADC_Bypass_P32__DM0 EQU CYREG_PRT3_DM0
ADC_Bypass_P32__DM1 EQU CYREG_PRT3_DM1
ADC_Bypass_P32__DM2 EQU CYREG_PRT3_DM2
ADC_Bypass_P32__DR EQU CYREG_PRT3_DR
ADC_Bypass_P32__INP_DIS EQU CYREG_PRT3_INP_DIS
ADC_Bypass_P32__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ADC_Bypass_P32__LCD_EN EQU CYREG_PRT3_LCD_EN
ADC_Bypass_P32__MASK EQU 0x04
ADC_Bypass_P32__PORT EQU 3
ADC_Bypass_P32__PRT EQU CYREG_PRT3_PRT
ADC_Bypass_P32__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ADC_Bypass_P32__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ADC_Bypass_P32__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ADC_Bypass_P32__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ADC_Bypass_P32__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ADC_Bypass_P32__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ADC_Bypass_P32__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ADC_Bypass_P32__PS EQU CYREG_PRT3_PS
ADC_Bypass_P32__SHIFT EQU 2
ADC_Bypass_P32__SLW EQU CYREG_PRT3_SLW

; ADC_Ext_CP_Clk
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x01
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x02
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x02

; ADC_Clock_Ext
ADC_Clock_Ext__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Clock_Ext__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Clock_Ext__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Clock_Ext__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Clock_Ext__INDEX EQU 0x00
ADC_Clock_Ext__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Clock_Ext__PM_ACT_MSK EQU 0x01
ADC_Clock_Ext__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Clock_Ext__PM_STBY_MSK EQU 0x01

; Divider_PWMHW
Divider_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
Divider_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
Divider_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
Divider_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
Divider_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
Divider_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Divider_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Divider_PWMHW__PER0 EQU CYREG_TMR0_PER0
Divider_PWMHW__PER1 EQU CYREG_TMR0_PER1
Divider_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Divider_PWMHW__PM_ACT_MSK EQU 0x01
Divider_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Divider_PWMHW__PM_STBY_MSK EQU 0x01
Divider_PWMHW__RT0 EQU CYREG_TMR0_RT0
Divider_PWMHW__RT1 EQU CYREG_TMR0_RT1
Divider_PWMHW__SR0 EQU CYREG_TMR0_SR0

; IDrive_viDAC8
IDrive_viDAC8__CR0 EQU CYREG_DAC3_CR0
IDrive_viDAC8__CR1 EQU CYREG_DAC3_CR1
IDrive_viDAC8__D EQU CYREG_DAC3_D
IDrive_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDrive_viDAC8__PM_ACT_MSK EQU 0x08
IDrive_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDrive_viDAC8__PM_STBY_MSK EQU 0x08
IDrive_viDAC8__STROBE EQU CYREG_DAC3_STROBE
IDrive_viDAC8__SW0 EQU CYREG_DAC3_SW0
IDrive_viDAC8__SW2 EQU CYREG_DAC3_SW2
IDrive_viDAC8__SW3 EQU CYREG_DAC3_SW3
IDrive_viDAC8__SW4 EQU CYREG_DAC3_SW4
IDrive_viDAC8__TR EQU CYREG_DAC3_TR
IDrive_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
IDrive_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
IDrive_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
IDrive_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
IDrive_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
IDrive_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
IDrive_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
IDrive_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
IDrive_viDAC8__TST EQU CYREG_DAC3_TST

; PWM_1_PWMUDB
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB05_F1
PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x2D
PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST

; drive_range
drive_range__0__MASK EQU 0x20
drive_range__0__PC EQU CYREG_PRT3_PC5
drive_range__0__PORT EQU 3
drive_range__0__SHIFT EQU 5
drive_range__AG EQU CYREG_PRT3_AG
drive_range__AMUX EQU CYREG_PRT3_AMUX
drive_range__BIE EQU CYREG_PRT3_BIE
drive_range__BIT_MASK EQU CYREG_PRT3_BIT_MASK
drive_range__BYP EQU CYREG_PRT3_BYP
drive_range__CTL EQU CYREG_PRT3_CTL
drive_range__DM0 EQU CYREG_PRT3_DM0
drive_range__DM1 EQU CYREG_PRT3_DM1
drive_range__DM2 EQU CYREG_PRT3_DM2
drive_range__DR EQU CYREG_PRT3_DR
drive_range__INP_DIS EQU CYREG_PRT3_INP_DIS
drive_range__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
drive_range__LCD_EN EQU CYREG_PRT3_LCD_EN
drive_range__MASK EQU 0x20
drive_range__PORT EQU 3
drive_range__PRT EQU CYREG_PRT3_PRT
drive_range__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
drive_range__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
drive_range__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
drive_range__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
drive_range__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
drive_range__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
drive_range__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
drive_range__PS EQU CYREG_PRT3_PS
drive_range__SHIFT EQU 5
drive_range__SLW EQU CYREG_PRT3_SLW

; Drive_Sense
Drive_Sense__0__MASK EQU 0x80
Drive_Sense__0__PC EQU CYREG_PRT3_PC7
Drive_Sense__0__PORT EQU 3
Drive_Sense__0__SHIFT EQU 7
Drive_Sense__AG EQU CYREG_PRT3_AG
Drive_Sense__AMUX EQU CYREG_PRT3_AMUX
Drive_Sense__BIE EQU CYREG_PRT3_BIE
Drive_Sense__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Drive_Sense__BYP EQU CYREG_PRT3_BYP
Drive_Sense__CTL EQU CYREG_PRT3_CTL
Drive_Sense__DM0 EQU CYREG_PRT3_DM0
Drive_Sense__DM1 EQU CYREG_PRT3_DM1
Drive_Sense__DM2 EQU CYREG_PRT3_DM2
Drive_Sense__DR EQU CYREG_PRT3_DR
Drive_Sense__INP_DIS EQU CYREG_PRT3_INP_DIS
Drive_Sense__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Drive_Sense__LCD_EN EQU CYREG_PRT3_LCD_EN
Drive_Sense__MASK EQU 0x80
Drive_Sense__PORT EQU 3
Drive_Sense__PRT EQU CYREG_PRT3_PRT
Drive_Sense__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Drive_Sense__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Drive_Sense__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Drive_Sense__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Drive_Sense__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Drive_Sense__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Drive_Sense__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Drive_Sense__PS EQU CYREG_PRT3_PS
Drive_Sense__SHIFT EQU 7
Drive_Sense__SLW EQU CYREG_PRT3_SLW

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x02
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x04
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x04

; Drive_ABuf
Drive_ABuf__CR EQU CYREG_OPAMP1_CR
Drive_ABuf__MX EQU CYREG_OPAMP1_MX
Drive_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Drive_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Drive_ABuf__PM_ACT_MSK EQU 0x02
Drive_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Drive_ABuf__PM_STBY_MSK EQU 0x02
Drive_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
Drive_ABuf__SW EQU CYREG_OPAMP1_SW
Drive_ABuf__TR0 EQU CYREG_OPAMP1_TR0
Drive_ABuf__TR1 EQU CYREG_OPAMP1_TR1

; Status_Reg
Status_Reg_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_sts_sts_reg__0__POS EQU 0
Status_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Status_Reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
Status_Reg_sts_sts_reg__MASK EQU 0x01
Status_Reg_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB04_MSK
Status_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Status_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Status_Reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Status_Reg_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
Status_Reg_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
Status_Reg_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB04_ST

; TIA_Output
TIA_Output__0__MASK EQU 0x02
TIA_Output__0__PC EQU CYREG_PRT0_PC1
TIA_Output__0__PORT EQU 0
TIA_Output__0__SHIFT EQU 1
TIA_Output__AG EQU CYREG_PRT0_AG
TIA_Output__AMUX EQU CYREG_PRT0_AMUX
TIA_Output__BIE EQU CYREG_PRT0_BIE
TIA_Output__BIT_MASK EQU CYREG_PRT0_BIT_MASK
TIA_Output__BYP EQU CYREG_PRT0_BYP
TIA_Output__CTL EQU CYREG_PRT0_CTL
TIA_Output__DM0 EQU CYREG_PRT0_DM0
TIA_Output__DM1 EQU CYREG_PRT0_DM1
TIA_Output__DM2 EQU CYREG_PRT0_DM2
TIA_Output__DR EQU CYREG_PRT0_DR
TIA_Output__INP_DIS EQU CYREG_PRT0_INP_DIS
TIA_Output__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
TIA_Output__LCD_EN EQU CYREG_PRT0_LCD_EN
TIA_Output__MASK EQU 0x02
TIA_Output__PORT EQU 0
TIA_Output__PRT EQU CYREG_PRT0_PRT
TIA_Output__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
TIA_Output__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
TIA_Output__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
TIA_Output__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
TIA_Output__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
TIA_Output__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
TIA_Output__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
TIA_Output__PS EQU CYREG_PRT0_PS
TIA_Output__SHIFT EQU 1
TIA_Output__SLW EQU CYREG_PRT0_SLW

; Drive_Out
Drive_Out__0__MASK EQU 0x40
Drive_Out__0__PC EQU CYREG_PRT3_PC6
Drive_Out__0__PORT EQU 3
Drive_Out__0__SHIFT EQU 6
Drive_Out__AG EQU CYREG_PRT3_AG
Drive_Out__AMUX EQU CYREG_PRT3_AMUX
Drive_Out__BIE EQU CYREG_PRT3_BIE
Drive_Out__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Drive_Out__BYP EQU CYREG_PRT3_BYP
Drive_Out__CTL EQU CYREG_PRT3_CTL
Drive_Out__DM0 EQU CYREG_PRT3_DM0
Drive_Out__DM1 EQU CYREG_PRT3_DM1
Drive_Out__DM2 EQU CYREG_PRT3_DM2
Drive_Out__DR EQU CYREG_PRT3_DR
Drive_Out__INP_DIS EQU CYREG_PRT3_INP_DIS
Drive_Out__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Drive_Out__LCD_EN EQU CYREG_PRT3_LCD_EN
Drive_Out__MASK EQU 0x40
Drive_Out__PORT EQU 3
Drive_Out__PRT EQU CYREG_PRT3_PRT
Drive_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Drive_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Drive_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Drive_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Drive_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Drive_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Drive_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Drive_Out__PS EQU CYREG_PRT3_PS
Drive_Out__SHIFT EQU 6
Drive_Out__SLW EQU CYREG_PRT3_SLW

; TIA_Input
TIA_Input__0__MASK EQU 0x08
TIA_Input__0__PC EQU CYREG_PRT0_PC3
TIA_Input__0__PORT EQU 0
TIA_Input__0__SHIFT EQU 3
TIA_Input__AG EQU CYREG_PRT0_AG
TIA_Input__AMUX EQU CYREG_PRT0_AMUX
TIA_Input__BIE EQU CYREG_PRT0_BIE
TIA_Input__BIT_MASK EQU CYREG_PRT0_BIT_MASK
TIA_Input__BYP EQU CYREG_PRT0_BYP
TIA_Input__CTL EQU CYREG_PRT0_CTL
TIA_Input__DM0 EQU CYREG_PRT0_DM0
TIA_Input__DM1 EQU CYREG_PRT0_DM1
TIA_Input__DM2 EQU CYREG_PRT0_DM2
TIA_Input__DR EQU CYREG_PRT0_DR
TIA_Input__INP_DIS EQU CYREG_PRT0_INP_DIS
TIA_Input__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
TIA_Input__LCD_EN EQU CYREG_PRT0_LCD_EN
TIA_Input__MASK EQU 0x08
TIA_Input__PORT EQU 0
TIA_Input__PRT EQU CYREG_PRT0_PRT
TIA_Input__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
TIA_Input__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
TIA_Input__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
TIA_Input__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
TIA_Input__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
TIA_Input__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
TIA_Input__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
TIA_Input__PS EQU CYREG_PRT0_PS
TIA_Input__SHIFT EQU 3
TIA_Input__SLW EQU CYREG_PRT0_SLW

; tia_range
tia_range__0__MASK EQU 0x02
tia_range__0__PC EQU CYREG_PRT4_PC1
tia_range__0__PORT EQU 4
tia_range__0__SHIFT EQU 1
tia_range__AG EQU CYREG_PRT4_AG
tia_range__AMUX EQU CYREG_PRT4_AMUX
tia_range__BIE EQU CYREG_PRT4_BIE
tia_range__BIT_MASK EQU CYREG_PRT4_BIT_MASK
tia_range__BYP EQU CYREG_PRT4_BYP
tia_range__CTL EQU CYREG_PRT4_CTL
tia_range__DM0 EQU CYREG_PRT4_DM0
tia_range__DM1 EQU CYREG_PRT4_DM1
tia_range__DM2 EQU CYREG_PRT4_DM2
tia_range__DR EQU CYREG_PRT4_DR
tia_range__INP_DIS EQU CYREG_PRT4_INP_DIS
tia_range__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
tia_range__LCD_EN EQU CYREG_PRT4_LCD_EN
tia_range__MASK EQU 0x02
tia_range__PORT EQU 4
tia_range__PRT EQU CYREG_PRT4_PRT
tia_range__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
tia_range__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
tia_range__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
tia_range__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
tia_range__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
tia_range__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
tia_range__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
tia_range__PS EQU CYREG_PRT4_PS
tia_range__SHIFT EQU 1
tia_range__SLW EQU CYREG_PRT4_SLW

; TIA_Sense
TIA_Sense__0__MASK EQU 0x20
TIA_Sense__0__PC EQU CYREG_PRT0_PC5
TIA_Sense__0__PORT EQU 0
TIA_Sense__0__SHIFT EQU 5
TIA_Sense__AG EQU CYREG_PRT0_AG
TIA_Sense__AMUX EQU CYREG_PRT0_AMUX
TIA_Sense__BIE EQU CYREG_PRT0_BIE
TIA_Sense__BIT_MASK EQU CYREG_PRT0_BIT_MASK
TIA_Sense__BYP EQU CYREG_PRT0_BYP
TIA_Sense__CTL EQU CYREG_PRT0_CTL
TIA_Sense__DM0 EQU CYREG_PRT0_DM0
TIA_Sense__DM1 EQU CYREG_PRT0_DM1
TIA_Sense__DM2 EQU CYREG_PRT0_DM2
TIA_Sense__DR EQU CYREG_PRT0_DR
TIA_Sense__INP_DIS EQU CYREG_PRT0_INP_DIS
TIA_Sense__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
TIA_Sense__LCD_EN EQU CYREG_PRT0_LCD_EN
TIA_Sense__MASK EQU 0x20
TIA_Sense__PORT EQU 0
TIA_Sense__PRT EQU CYREG_PRT0_PRT
TIA_Sense__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
TIA_Sense__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
TIA_Sense__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
TIA_Sense__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
TIA_Sense__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
TIA_Sense__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
TIA_Sense__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
TIA_Sense__PS EQU CYREG_PRT0_PS
TIA_Sense__SHIFT EQU 5
TIA_Sense__SLW EQU CYREG_PRT0_SLW

; ADC_DSM4
ADC_DSM4__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM4__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM4__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM4__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM4__CLK EQU CYREG_DSM0_CLK
ADC_DSM4__CR0 EQU CYREG_DSM0_CR0
ADC_DSM4__CR1 EQU CYREG_DSM0_CR1
ADC_DSM4__CR10 EQU CYREG_DSM0_CR10
ADC_DSM4__CR11 EQU CYREG_DSM0_CR11
ADC_DSM4__CR12 EQU CYREG_DSM0_CR12
ADC_DSM4__CR13 EQU CYREG_DSM0_CR13
ADC_DSM4__CR14 EQU CYREG_DSM0_CR14
ADC_DSM4__CR15 EQU CYREG_DSM0_CR15
ADC_DSM4__CR16 EQU CYREG_DSM0_CR16
ADC_DSM4__CR17 EQU CYREG_DSM0_CR17
ADC_DSM4__CR2 EQU CYREG_DSM0_CR2
ADC_DSM4__CR3 EQU CYREG_DSM0_CR3
ADC_DSM4__CR4 EQU CYREG_DSM0_CR4
ADC_DSM4__CR5 EQU CYREG_DSM0_CR5
ADC_DSM4__CR6 EQU CYREG_DSM0_CR6
ADC_DSM4__CR7 EQU CYREG_DSM0_CR7
ADC_DSM4__CR8 EQU CYREG_DSM0_CR8
ADC_DSM4__CR9 EQU CYREG_DSM0_CR9
ADC_DSM4__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM4__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM4__MISC EQU CYREG_DSM0_MISC
ADC_DSM4__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM4__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM4__REF0 EQU CYREG_DSM0_REF0
ADC_DSM4__REF1 EQU CYREG_DSM0_REF1
ADC_DSM4__REF2 EQU CYREG_DSM0_REF2
ADC_DSM4__REF3 EQU CYREG_DSM0_REF3
ADC_DSM4__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM4__SW0 EQU CYREG_DSM0_SW0
ADC_DSM4__SW2 EQU CYREG_DSM0_SW2
ADC_DSM4__SW3 EQU CYREG_DSM0_SW3
ADC_DSM4__SW4 EQU CYREG_DSM0_SW4
ADC_DSM4__SW6 EQU CYREG_DSM0_SW6
ADC_DSM4__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM4__TST0 EQU CYREG_DSM0_TST0
ADC_DSM4__TST1 EQU CYREG_DSM0_TST1

; Drive_In
Drive_In__0__MASK EQU 0x10
Drive_In__0__PC EQU CYREG_PRT3_PC4
Drive_In__0__PORT EQU 3
Drive_In__0__SHIFT EQU 4
Drive_In__AG EQU CYREG_PRT3_AG
Drive_In__AMUX EQU CYREG_PRT3_AMUX
Drive_In__BIE EQU CYREG_PRT3_BIE
Drive_In__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Drive_In__BYP EQU CYREG_PRT3_BYP
Drive_In__CTL EQU CYREG_PRT3_CTL
Drive_In__DM0 EQU CYREG_PRT3_DM0
Drive_In__DM1 EQU CYREG_PRT3_DM1
Drive_In__DM2 EQU CYREG_PRT3_DM2
Drive_In__DR EQU CYREG_PRT3_DR
Drive_In__INP_DIS EQU CYREG_PRT3_INP_DIS
Drive_In__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Drive_In__LCD_EN EQU CYREG_PRT3_LCD_EN
Drive_In__MASK EQU 0x10
Drive_In__PORT EQU 3
Drive_In__PRT EQU CYREG_PRT3_PRT
Drive_In__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Drive_In__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Drive_In__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Drive_In__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Drive_In__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Drive_In__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Drive_In__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Drive_In__PS EQU CYREG_PRT3_PS
Drive_In__SHIFT EQU 4
Drive_In__SLW EQU CYREG_PRT3_SLW

; LCD_MOSI
LCD_MOSI__0__MASK EQU 0x10
LCD_MOSI__0__PC EQU CYREG_PRT2_PC4
LCD_MOSI__0__PORT EQU 2
LCD_MOSI__0__SHIFT EQU 4
LCD_MOSI__AG EQU CYREG_PRT2_AG
LCD_MOSI__AMUX EQU CYREG_PRT2_AMUX
LCD_MOSI__BIE EQU CYREG_PRT2_BIE
LCD_MOSI__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_MOSI__BYP EQU CYREG_PRT2_BYP
LCD_MOSI__CTL EQU CYREG_PRT2_CTL
LCD_MOSI__DM0 EQU CYREG_PRT2_DM0
LCD_MOSI__DM1 EQU CYREG_PRT2_DM1
LCD_MOSI__DM2 EQU CYREG_PRT2_DM2
LCD_MOSI__DR EQU CYREG_PRT2_DR
LCD_MOSI__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_MOSI__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_MOSI__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_MOSI__MASK EQU 0x10
LCD_MOSI__PORT EQU 2
LCD_MOSI__PRT EQU CYREG_PRT2_PRT
LCD_MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_MOSI__PS EQU CYREG_PRT2_PS
LCD_MOSI__SHIFT EQU 4
LCD_MOSI__SLW EQU CYREG_PRT2_SLW

; LCD_SCLK
LCD_SCLK__0__MASK EQU 0x08
LCD_SCLK__0__PC EQU CYREG_PRT2_PC3
LCD_SCLK__0__PORT EQU 2
LCD_SCLK__0__SHIFT EQU 3
LCD_SCLK__AG EQU CYREG_PRT2_AG
LCD_SCLK__AMUX EQU CYREG_PRT2_AMUX
LCD_SCLK__BIE EQU CYREG_PRT2_BIE
LCD_SCLK__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_SCLK__BYP EQU CYREG_PRT2_BYP
LCD_SCLK__CTL EQU CYREG_PRT2_CTL
LCD_SCLK__DM0 EQU CYREG_PRT2_DM0
LCD_SCLK__DM1 EQU CYREG_PRT2_DM1
LCD_SCLK__DM2 EQU CYREG_PRT2_DM2
LCD_SCLK__DR EQU CYREG_PRT2_DR
LCD_SCLK__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_SCLK__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_SCLK__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_SCLK__MASK EQU 0x08
LCD_SCLK__PORT EQU 2
LCD_SCLK__PRT EQU CYREG_PRT2_PRT
LCD_SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_SCLK__PS EQU CYREG_PRT2_PS
LCD_SCLK__SHIFT EQU 3
LCD_SCLK__SLW EQU CYREG_PRT2_SLW

; Power_SW
Power_SW__0__MASK EQU 0x80
Power_SW__0__PC EQU CYREG_PRT5_PC7
Power_SW__0__PORT EQU 5
Power_SW__0__SHIFT EQU 7
Power_SW__AG EQU CYREG_PRT5_AG
Power_SW__AMUX EQU CYREG_PRT5_AMUX
Power_SW__BIE EQU CYREG_PRT5_BIE
Power_SW__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Power_SW__BYP EQU CYREG_PRT5_BYP
Power_SW__CTL EQU CYREG_PRT5_CTL
Power_SW__DM0 EQU CYREG_PRT5_DM0
Power_SW__DM1 EQU CYREG_PRT5_DM1
Power_SW__DM2 EQU CYREG_PRT5_DM2
Power_SW__DR EQU CYREG_PRT5_DR
Power_SW__INP_DIS EQU CYREG_PRT5_INP_DIS
Power_SW__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Power_SW__LCD_EN EQU CYREG_PRT5_LCD_EN
Power_SW__MASK EQU 0x80
Power_SW__PORT EQU 5
Power_SW__PRT EQU CYREG_PRT5_PRT
Power_SW__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Power_SW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Power_SW__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Power_SW__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Power_SW__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Power_SW__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Power_SW__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Power_SW__PS EQU CYREG_PRT5_PS
Power_SW__SHIFT EQU 7
Power_SW__SLW EQU CYREG_PRT5_SLW

; Sine_DMA
Sine_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Sine_DMA__DRQ_NUMBER EQU 0
Sine_DMA__NUMBEROF_TDS EQU 0
Sine_DMA__PRIORITY EQU 2
Sine_DMA__TERMIN_EN EQU 0
Sine_DMA__TERMIN_SEL EQU 0
Sine_DMA__TERMOUT0_EN EQU 1
Sine_DMA__TERMOUT0_SEL EQU 0
Sine_DMA__TERMOUT1_EN EQU 0
Sine_DMA__TERMOUT1_SEL EQU 0

; TIA_ABuf
TIA_ABuf__CR EQU CYREG_OPAMP0_CR
TIA_ABuf__MX EQU CYREG_OPAMP0_MX
TIA_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
TIA_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
TIA_ABuf__PM_ACT_MSK EQU 0x01
TIA_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
TIA_ABuf__PM_STBY_MSK EQU 0x01
TIA_ABuf__RSVD EQU CYREG_OPAMP0_RSVD
TIA_ABuf__SW EQU CYREG_OPAMP0_SW
TIA_ABuf__TR0 EQU CYREG_OPAMP0_TR0
TIA_ABuf__TR1 EQU CYREG_OPAMP0_TR1

; ADC_DEC
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_5
Clock_5__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_5__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_5__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_5__CFG2_SRC_SEL_MASK EQU 0x07
Clock_5__INDEX EQU 0x04
Clock_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_5__PM_ACT_MSK EQU 0x10
Clock_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_5__PM_STBY_MSK EQU 0x10

; LCD_D_C
LCD_D_C__0__MASK EQU 0x04
LCD_D_C__0__PC EQU CYREG_PRT2_PC2
LCD_D_C__0__PORT EQU 2
LCD_D_C__0__SHIFT EQU 2
LCD_D_C__AG EQU CYREG_PRT2_AG
LCD_D_C__AMUX EQU CYREG_PRT2_AMUX
LCD_D_C__BIE EQU CYREG_PRT2_BIE
LCD_D_C__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_D_C__BYP EQU CYREG_PRT2_BYP
LCD_D_C__CTL EQU CYREG_PRT2_CTL
LCD_D_C__DM0 EQU CYREG_PRT2_DM0
LCD_D_C__DM1 EQU CYREG_PRT2_DM1
LCD_D_C__DM2 EQU CYREG_PRT2_DM2
LCD_D_C__DR EQU CYREG_PRT2_DR
LCD_D_C__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_D_C__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_D_C__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_D_C__MASK EQU 0x04
LCD_D_C__PORT EQU 2
LCD_D_C__PRT EQU CYREG_PRT2_PRT
LCD_D_C__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_D_C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_D_C__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_D_C__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_D_C__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_D_C__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_D_C__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_D_C__PS EQU CYREG_PRT2_PS
LCD_D_C__SHIFT EQU 2
LCD_D_C__SLW EQU CYREG_PRT2_SLW

; LCD_RST
LCD_RST__0__MASK EQU 0x02
LCD_RST__0__PC EQU CYREG_PRT2_PC1
LCD_RST__0__PORT EQU 2
LCD_RST__0__SHIFT EQU 1
LCD_RST__AG EQU CYREG_PRT2_AG
LCD_RST__AMUX EQU CYREG_PRT2_AMUX
LCD_RST__BIE EQU CYREG_PRT2_BIE
LCD_RST__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_RST__BYP EQU CYREG_PRT2_BYP
LCD_RST__CTL EQU CYREG_PRT2_CTL
LCD_RST__DM0 EQU CYREG_PRT2_DM0
LCD_RST__DM1 EQU CYREG_PRT2_DM1
LCD_RST__DM2 EQU CYREG_PRT2_DM2
LCD_RST__DR EQU CYREG_PRT2_DR
LCD_RST__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_RST__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_RST__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_RST__MASK EQU 0x02
LCD_RST__PORT EQU 2
LCD_RST__PRT EQU CYREG_PRT2_PRT
LCD_RST__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_RST__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_RST__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_RST__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_RST__PS EQU CYREG_PRT2_PS
LCD_RST__SHIFT EQU 1
LCD_RST__SLW EQU CYREG_PRT2_SLW

; LCD_CS
LCD_CS__0__MASK EQU 0x01
LCD_CS__0__PC EQU CYREG_PRT2_PC0
LCD_CS__0__PORT EQU 2
LCD_CS__0__SHIFT EQU 0
LCD_CS__AG EQU CYREG_PRT2_AG
LCD_CS__AMUX EQU CYREG_PRT2_AMUX
LCD_CS__BIE EQU CYREG_PRT2_BIE
LCD_CS__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_CS__BYP EQU CYREG_PRT2_BYP
LCD_CS__CTL EQU CYREG_PRT2_CTL
LCD_CS__DM0 EQU CYREG_PRT2_DM0
LCD_CS__DM1 EQU CYREG_PRT2_DM1
LCD_CS__DM2 EQU CYREG_PRT2_DM2
LCD_CS__DR EQU CYREG_PRT2_DR
LCD_CS__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_CS__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_CS__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_CS__MASK EQU 0x01
LCD_CS__PORT EQU 2
LCD_CS__PRT EQU CYREG_PRT2_PRT
LCD_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_CS__PS EQU CYREG_PRT2_PS
LCD_CS__SHIFT EQU 0
LCD_CS__SLW EQU CYREG_PRT2_SLW

; LED_BL
LED_BL__0__MASK EQU 0x40
LED_BL__0__PC EQU CYREG_PRT1_PC6
LED_BL__0__PORT EQU 1
LED_BL__0__SHIFT EQU 6
LED_BL__AG EQU CYREG_PRT1_AG
LED_BL__AMUX EQU CYREG_PRT1_AMUX
LED_BL__BIE EQU CYREG_PRT1_BIE
LED_BL__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_BL__BYP EQU CYREG_PRT1_BYP
LED_BL__CTL EQU CYREG_PRT1_CTL
LED_BL__DM0 EQU CYREG_PRT1_DM0
LED_BL__DM1 EQU CYREG_PRT1_DM1
LED_BL__DM2 EQU CYREG_PRT1_DM2
LED_BL__DR EQU CYREG_PRT1_DR
LED_BL__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_BL__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_BL__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_BL__MASK EQU 0x40
LED_BL__PORT EQU 1
LED_BL__PRT EQU CYREG_PRT1_PRT
LED_BL__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_BL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_BL__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_BL__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_BL__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_BL__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_BL__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_BL__PS EQU CYREG_PRT1_PS
LED_BL__SHIFT EQU 6
LED_BL__SLW EQU CYREG_PRT1_SLW

; SOC_Go
SOC_Go_Sync_ctrl_reg__0__MASK EQU 0x01
SOC_Go_Sync_ctrl_reg__0__POS EQU 0
SOC_Go_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SOC_Go_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SOC_Go_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SOC_Go_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SOC_Go_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SOC_Go_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SOC_Go_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SOC_Go_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SOC_Go_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SOC_Go_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SOC_Go_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
SOC_Go_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SOC_Go_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
SOC_Go_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SOC_Go_Sync_ctrl_reg__MASK EQU 0x01
SOC_Go_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SOC_Go_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
SOC_Go_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; Phase
Phase_Sync_ctrl_reg__0__MASK EQU 0x01
Phase_Sync_ctrl_reg__0__POS EQU 0
Phase_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Phase_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Phase_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Phase_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Phase_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Phase_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Phase_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Phase_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Phase_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Phase_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Phase_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Phase_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Phase_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Phase_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Phase_Sync_ctrl_reg__MASK EQU 0x01
Phase_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Phase_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
Phase_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC5LP
BCLK__BUS_CLK__HZ EQU 16000000
BCLK__BUS_CLK__KHZ EQU 16000
BCLK__BUS_CLK__MHZ EQU 16
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E120069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 0
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 EQU 5
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 EQU 5
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 EQU 5
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 EQU 5
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000001
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
