Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Mon Sep  1 01:08:19 2025
| Host         : hacc-gpu1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  535         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (230)
6. checking no_output_delay (213)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (230)
--------------------------------
 There are 230 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (213)
---------------------------------
 There are 213 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.951      -31.937                     48                 4520        0.053        0.000                      0                 4520        4.358        0.000                       0                  3437  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.951      -31.937                     48                 4520        0.053        0.000                      0                 4520        4.358        0.000                       0                  3437  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           48  Failing Endpoints,  Worst Slack       -0.951ns,  Total Violation      -31.937ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.951ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.681ns  (logic 5.635ns (58.210%)  route 4.046ns (41.790%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y110        FDRE                                         r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/Q
                         net (fo=9, routed)           1.528     2.301    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/din0[9]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_A[9]_P[47])
                                                      2.817     5.118 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__6/P[47]
                         net (fo=18, routed)          0.829     5.947    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__6_n_58
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_C[33]_P[47])
                                                      1.291     7.238 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__7/P[47]
                         net (fo=1, routed)           0.252     7.490    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__7_n_58
    DSP48_X3Y41          DSP48E1 (Prop_dsp48e1_C[47]_P[47])
                                                      1.291     8.781 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__8/P[47]
                         net (fo=18, routed)          1.437    10.218    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__8_n_58
    DSP48_X2Y41          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.510    10.510    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/clk
    DSP48_X2Y41          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.208     9.267    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1
  -------------------------------------------------------------------
                         required time                          9.267    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                 -0.951    

Slack (VIOLATED) :        -0.881ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[35]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.611ns  (logic 5.635ns (58.632%)  route 3.976ns (41.368%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y110        FDRE                                         r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/Q
                         net (fo=9, routed)           1.528     2.301    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/din0[9]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_A[9]_P[47])
                                                      2.817     5.118 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__6/P[47]
                         net (fo=18, routed)          0.829     5.947    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__6_n_58
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_C[33]_P[47])
                                                      1.291     7.238 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__7/P[47]
                         net (fo=1, routed)           0.252     7.490    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__7_n_58
    DSP48_X3Y41          DSP48E1 (Prop_dsp48e1_C[47]_P[47])
                                                      1.291     8.781 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__8/P[47]
                         net (fo=18, routed)          1.367    10.148    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__8_n_58
    DSP48_X2Y41          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[35]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.510    10.510    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/clk
    DSP48_X2Y41          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_C[35])
                                                     -1.208     9.267    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1
  -------------------------------------------------------------------
                         required time                          9.267    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                 -0.881    

Slack (VIOLATED) :        -0.849ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[32]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.579ns  (logic 5.635ns (58.825%)  route 3.944ns (41.175%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y110        FDRE                                         r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/Q
                         net (fo=9, routed)           1.528     2.301    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/din0[9]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_A[9]_P[47])
                                                      2.817     5.118 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__6/P[47]
                         net (fo=18, routed)          0.829     5.947    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__6_n_58
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_C[33]_P[47])
                                                      1.291     7.238 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__7/P[47]
                         net (fo=1, routed)           0.252     7.490    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__7_n_58
    DSP48_X3Y41          DSP48E1 (Prop_dsp48e1_C[47]_P[47])
                                                      1.291     8.781 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__8/P[47]
                         net (fo=18, routed)          1.335    10.116    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__8_n_58
    DSP48_X2Y41          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[32]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.510    10.510    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/clk
    DSP48_X2Y41          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_C[32])
                                                     -1.208     9.267    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1
  -------------------------------------------------------------------
                         required time                          9.267    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                 -0.849    

Slack (VIOLATED) :        -0.849ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[37]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.579ns  (logic 5.635ns (58.825%)  route 3.944ns (41.175%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y110        FDRE                                         r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/Q
                         net (fo=9, routed)           1.528     2.301    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/din0[9]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_A[9]_P[47])
                                                      2.817     5.118 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__6/P[47]
                         net (fo=18, routed)          0.829     5.947    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__6_n_58
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_C[33]_P[47])
                                                      1.291     7.238 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__7/P[47]
                         net (fo=1, routed)           0.252     7.490    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__7_n_58
    DSP48_X3Y41          DSP48E1 (Prop_dsp48e1_C[47]_P[47])
                                                      1.291     8.781 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__8/P[47]
                         net (fo=18, routed)          1.335    10.116    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__8_n_58
    DSP48_X2Y41          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.510    10.510    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/clk
    DSP48_X2Y41          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_C[37])
                                                     -1.208     9.267    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1
  -------------------------------------------------------------------
                         required time                          9.267    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                 -0.849    

Slack (VIOLATED) :        -0.841ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[46]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 5.635ns (58.875%)  route 3.936ns (41.125%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y110        FDRE                                         r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/Q
                         net (fo=9, routed)           1.528     2.301    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/din0[9]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_A[9]_P[47])
                                                      2.817     5.118 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__6/P[47]
                         net (fo=18, routed)          0.829     5.947    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__6_n_58
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_C[33]_P[47])
                                                      1.291     7.238 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__7/P[47]
                         net (fo=1, routed)           0.252     7.490    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__7_n_58
    DSP48_X3Y41          DSP48E1 (Prop_dsp48e1_C[47]_P[47])
                                                      1.291     8.781 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__8/P[47]
                         net (fo=18, routed)          1.327    10.108    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__8_n_58
    DSP48_X2Y41          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[46]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.510    10.510    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/clk
    DSP48_X2Y41          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_C[46])
                                                     -1.208     9.267    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1
  -------------------------------------------------------------------
                         required time                          9.267    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                 -0.841    

Slack (VIOLATED) :        -0.841ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.570ns  (logic 5.635ns (58.879%)  route 3.935ns (41.121%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y110        FDRE                                         r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/Q
                         net (fo=9, routed)           1.528     2.301    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/din0[9]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_A[9]_P[47])
                                                      2.817     5.118 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__6/P[47]
                         net (fo=18, routed)          0.829     5.947    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__6_n_58
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_C[33]_P[47])
                                                      1.291     7.238 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__7/P[47]
                         net (fo=1, routed)           0.252     7.490    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__7_n_58
    DSP48_X3Y41          DSP48E1 (Prop_dsp48e1_C[47]_P[47])
                                                      1.291     8.781 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__8/P[47]
                         net (fo=18, routed)          1.327    10.107    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__8_n_58
    DSP48_X2Y41          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.510    10.510    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/clk
    DSP48_X2Y41          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.208     9.267    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1
  -------------------------------------------------------------------
                         required time                          9.267    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                 -0.841    

Slack (VIOLATED) :        -0.838ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[42]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.567ns  (logic 5.635ns (58.899%)  route 3.932ns (41.102%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y110        FDRE                                         r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/Q
                         net (fo=9, routed)           1.528     2.301    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/din0[9]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_A[9]_P[47])
                                                      2.817     5.118 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__6/P[47]
                         net (fo=18, routed)          0.829     5.947    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__6_n_58
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_C[33]_P[47])
                                                      1.291     7.238 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__7/P[47]
                         net (fo=1, routed)           0.252     7.490    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__7_n_58
    DSP48_X3Y41          DSP48E1 (Prop_dsp48e1_C[47]_P[47])
                                                      1.291     8.781 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__8/P[47]
                         net (fo=18, routed)          1.323    10.104    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__8_n_58
    DSP48_X2Y41          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.510    10.510    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/clk
    DSP48_X2Y41          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_C[42])
                                                     -1.208     9.267    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1
  -------------------------------------------------------------------
                         required time                          9.267    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                 -0.838    

Slack (VIOLATED) :        -0.838ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[43]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.567ns  (logic 5.635ns (58.899%)  route 3.932ns (41.102%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y110        FDRE                                         r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/Q
                         net (fo=9, routed)           1.528     2.301    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/din0[9]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_A[9]_P[47])
                                                      2.817     5.118 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__6/P[47]
                         net (fo=18, routed)          0.829     5.947    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__6_n_58
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_C[33]_P[47])
                                                      1.291     7.238 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__7/P[47]
                         net (fo=1, routed)           0.252     7.490    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__7_n_58
    DSP48_X3Y41          DSP48E1 (Prop_dsp48e1_C[47]_P[47])
                                                      1.291     8.781 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__8/P[47]
                         net (fo=18, routed)          1.323    10.104    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__8_n_58
    DSP48_X2Y41          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[43]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.510    10.510    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/clk
    DSP48_X2Y41          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_C[43])
                                                     -1.208     9.267    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1
  -------------------------------------------------------------------
                         required time                          9.267    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                 -0.838    

Slack (VIOLATED) :        -0.771ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[34]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.501ns  (logic 5.635ns (59.311%)  route 3.866ns (40.689%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y110        FDRE                                         r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/Q
                         net (fo=9, routed)           1.528     2.301    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/din0[9]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_A[9]_P[47])
                                                      2.817     5.118 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__6/P[47]
                         net (fo=18, routed)          0.829     5.947    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__6_n_58
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_C[33]_P[47])
                                                      1.291     7.238 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__7/P[47]
                         net (fo=1, routed)           0.252     7.490    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__7_n_58
    DSP48_X3Y41          DSP48E1 (Prop_dsp48e1_C[47]_P[47])
                                                      1.291     8.781 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__8/P[47]
                         net (fo=18, routed)          1.257    10.038    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__8_n_58
    DSP48_X2Y41          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[34]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.510    10.510    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/clk
    DSP48_X2Y41          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_C[34])
                                                     -1.208     9.267    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1
  -------------------------------------------------------------------
                         required time                          9.267    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                 -0.771    

Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[30]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 5.635ns (59.495%)  route 3.836ns (40.505%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y110        FDRE                                         r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[9]/Q
                         net (fo=9, routed)           1.528     2.301    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/din0[9]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_A[9]_P[47])
                                                      2.817     5.118 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__6/P[47]
                         net (fo=18, routed)          0.829     5.947    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__6_n_58
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_C[33]_P[47])
                                                      1.291     7.238 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__7/P[47]
                         net (fo=1, routed)           0.252     7.490    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__7_n_58
    DSP48_X3Y41          DSP48E1 (Prop_dsp48e1_C[47]_P[47])
                                                      1.291     8.781 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__8/P[47]
                         net (fo=18, routed)          1.227    10.008    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product__8_n_58
    DSP48_X2Y41          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[30]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.510    10.510    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/clk
    DSP48_X2Y41          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_C[30])
                                                     -1.208     9.267    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1
  -------------------------------------------------------------------
                         required time                          9.267    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                 -0.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[7].remd_tmp_reg[8][7]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.282%)  route 0.094ns (50.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.266     0.266    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/clk
    SLICE_X35Y118        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[63]/Q
                         net (fo=1, routed)           0.094     0.451    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/dividend[63]
    SLICE_X34Y118        SRL16E                                       r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[7].remd_tmp_reg[8][7]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.280     0.280    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/clk
    SLICE_X34Y118        SRL16E                                       r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[7].remd_tmp_reg[8][7]_srl9/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X34Y118        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.398    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[7].remd_tmp_reg[8][7]_srl9
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][45]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.626%)  route 0.135ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.266     0.266    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/clk
    SLICE_X51Y111        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[14]/Q
                         net (fo=1, routed)           0.135     0.501    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/dividend[14]
    SLICE_X50Y111        SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][45]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.280     0.280    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/clk
    SLICE_X50Y111        SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][45]_srl32/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X50Y111        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.434    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][45]_srl32
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.501    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][46]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.626%)  route 0.135ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.266     0.266    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/clk
    SLICE_X51Y112        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[15]/Q
                         net (fo=1, routed)           0.135     0.501    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/dividend[15]
    SLICE_X50Y112        SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][46]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.280     0.280    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/clk
    SLICE_X50Y112        SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][46]_srl32/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X50Y112        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.434    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][46]_srl32
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.501    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][47]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.626%)  route 0.135ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.266     0.266    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/clk
    SLICE_X51Y114        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[16]/Q
                         net (fo=1, routed)           0.135     0.501    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/dividend[16]
    SLICE_X50Y114        SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][47]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.280     0.280    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/clk
    SLICE_X50Y114        SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][47]_srl32/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X50Y114        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.434    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][47]_srl32
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.501    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][48]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.626%)  route 0.135ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.266     0.266    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/clk
    SLICE_X51Y113        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[17]/Q
                         net (fo=1, routed)           0.135     0.501    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/dividend[17]
    SLICE_X50Y113        SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][48]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.280     0.280    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/clk
    SLICE_X50Y113        SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][48]_srl32/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X50Y113        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.434    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][48]_srl32
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.501    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][62]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.266     0.266    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/clk
    SLICE_X47Y118        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[34]/Q
                         net (fo=1, routed)           0.054     0.411    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/dividend[34]
    SLICE_X46Y118        SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][62]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.280     0.280    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/clk
    SLICE_X46Y118        SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][62]_srl29/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X46Y118        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056     0.336    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][62]_srl29
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][54]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.286%)  route 0.148ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.266     0.266    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/clk
    SLICE_X51Y115        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[23]/Q
                         net (fo=1, routed)           0.148     0.515    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/dividend[23]
    SLICE_X50Y115        SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][54]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.280     0.280    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/clk
    SLICE_X50Y115        SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][54]_srl32/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X50Y115        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.434    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][54]_srl32
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][42]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.151%)  route 0.149ns (59.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.266     0.266    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/clk
    SLICE_X53Y112        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[11]/Q
                         net (fo=1, routed)           0.149     0.515    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/dividend[11]
    SLICE_X54Y113        SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][42]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.280     0.280    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/clk
    SLICE_X54Y113        SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][42]_srl32/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X54Y113        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.434    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][42]_srl32
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][60]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.594%)  route 0.153ns (60.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.266     0.266    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/clk
    SLICE_X43Y119        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[29]/Q
                         net (fo=1, routed)           0.153     0.519    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/dividend[29]
    SLICE_X42Y119        SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][60]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.280     0.280    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/clk
    SLICE_X42Y119        SRLC32E                                      r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][60]_srl32/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X42Y119        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.434    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][60]_srl32
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[12].dividend_tmp_reg[13][62]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.266     0.266    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/clk
    SLICE_X35Y117        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/dividend0_reg[49]/Q
                         net (fo=1, routed)           0.107     0.474    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/dividend[49]
    SLICE_X34Y117        SRL16E                                       r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[12].dividend_tmp_reg[13][62]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.280     0.280    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/clk
    SLICE_X34Y117        SRL16E                                       r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[12].dividend_tmp_reg[13][62]_srl14/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X34Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.382    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[12].dividend_tmp_reg[13][62]_srl14
  -------------------------------------------------------------------
                         required time                         -0.382    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.634         10.000      7.366      DSP48_X7Y37    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         10.000      8.462      DSP48_X7Y44    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/spmv_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         10.000      8.462      DSP48_X7Y32    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         10.000      8.462      DSP48_X7Y38    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         10.000      8.462      DSP48_X1Y42    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         10.000      8.462      DSP48_X2Y43    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         10.000      8.462      DSP48_X2Y41    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/dout_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         10.000      8.462      DSP48_X2Y42    bd_0_i/hls_inst/inst/mul_64ns_66ns_75_2_1_U3/tmp_product/CLK
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X72Y134  bd_0_i/hls_inst/inst/add_ln15_reg_450_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X73Y133  bd_0_i/hls_inst/inst/add_ln15_reg_450_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X42Y119  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[10].dividend_tmp_reg[11][62]_srl12/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X42Y119  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[10].dividend_tmp_reg[11][62]_srl12/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X42Y119  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[11].dividend_tmp_reg[12][62]_srl13/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X42Y119  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[11].dividend_tmp_reg[12][62]_srl13/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X34Y117  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[12].dividend_tmp_reg[13][62]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X34Y117  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[12].dividend_tmp_reg[13][62]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X42Y124  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[13].dividend_tmp_reg[14][62]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X42Y124  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[13].dividend_tmp_reg[14][62]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X34Y117  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[14].dividend_tmp_reg[15][62]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X34Y117  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[14].dividend_tmp_reg[15][62]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X42Y119  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[10].dividend_tmp_reg[11][62]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X42Y119  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[10].dividend_tmp_reg[11][62]_srl12/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X42Y119  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[11].dividend_tmp_reg[12][62]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X42Y119  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[11].dividend_tmp_reg[12][62]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X34Y117  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[12].dividend_tmp_reg[13][62]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X34Y117  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[12].dividend_tmp_reg[13][62]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X42Y124  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[13].dividend_tmp_reg[14][62]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X42Y124  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[13].dividend_tmp_reg[14][62]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X34Y117  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[14].dividend_tmp_reg[15][62]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X34Y117  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/spmv_urem_64ns_11ns_64_68_1_divider_u/loop[14].dividend_tmp_reg[15][62]_srl16/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.117ns  (logic 0.043ns (3.850%)  route 1.074ns (96.150%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=2, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_start
    SLICE_X74Y134        LUT2 (Prop_lut2_I0_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=1, unset)            0.537     1.117    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.028ns (4.995%)  route 0.533ns (95.005%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=2, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_start
    SLICE_X74Y134        LUT2 (Prop_lut2_I0_O)        0.028     0.294 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=1, unset)            0.266     0.561    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           213 Endpoints
Min Delay           213 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_1_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.167ns  (logic 0.696ns (13.469%)  route 4.471ns (86.531%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y108        FDRE                                         r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[5]/Q
                         net (fo=9, routed)           1.782     2.578    bd_0_i/hls_inst/inst/trunc_ln16_fu_286_p1[5]
    SLICE_X46Y110        LUT4 (Prop_lut4_I0_O)        0.043     2.621 r  bd_0_i/hls_inst/inst/out_0_we0_INST_0_i_34/O
                         net (fo=1, routed)           0.000     2.621    bd_0_i/hls_inst/inst/out_0_we0_INST_0_i_34_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     2.804 r  bd_0_i/hls_inst/inst/out_0_we0_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.804    bd_0_i/hls_inst/inst/out_0_we0_INST_0_i_20_n_0
    SLICE_X46Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.858 r  bd_0_i/hls_inst/inst/out_0_we0_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.858    bd_0_i/hls_inst/inst/out_0_we0_INST_0_i_11_n_0
    SLICE_X46Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.912 r  bd_0_i/hls_inst/inst/out_0_we0_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.912    bd_0_i/hls_inst/inst/out_0_we0_INST_0_i_2_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.966 f  bd_0_i/hls_inst/inst/out_0_we0_INST_0_i_1/CO[3]
                         net (fo=6, routed)           2.153     5.118    bd_0_i/hls_inst/inst/icmp_ln16_fu_290_p2
    SLICE_X73Y134        LUT3 (Prop_lut3_I0_O)        0.049     5.167 r  bd_0_i/hls_inst/inst/out_1_we0_INST_0/O
                         net (fo=0)                   0.537     5.704    out_1_we0
                                                                      r  out_1_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_0_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.161ns  (logic 0.690ns (13.369%)  route 4.471ns (86.631%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y108        FDRE                                         r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/indvars_iv_reg_197_reg[5]/Q
                         net (fo=9, routed)           1.782     2.578    bd_0_i/hls_inst/inst/trunc_ln16_fu_286_p1[5]
    SLICE_X46Y110        LUT4 (Prop_lut4_I0_O)        0.043     2.621 r  bd_0_i/hls_inst/inst/out_0_we0_INST_0_i_34/O
                         net (fo=1, routed)           0.000     2.621    bd_0_i/hls_inst/inst/out_0_we0_INST_0_i_34_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     2.804 r  bd_0_i/hls_inst/inst/out_0_we0_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.804    bd_0_i/hls_inst/inst/out_0_we0_INST_0_i_20_n_0
    SLICE_X46Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.858 r  bd_0_i/hls_inst/inst/out_0_we0_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.858    bd_0_i/hls_inst/inst/out_0_we0_INST_0_i_11_n_0
    SLICE_X46Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.912 r  bd_0_i/hls_inst/inst/out_0_we0_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.912    bd_0_i/hls_inst/inst/out_0_we0_INST_0_i_2_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.966 f  bd_0_i/hls_inst/inst/out_0_we0_INST_0_i_1/CO[3]
                         net (fo=6, routed)           2.153     5.118    bd_0_i/hls_inst/inst/icmp_ln16_fu_290_p2
    SLICE_X73Y134        LUT3 (Prop_lut3_I0_O)        0.043     5.161 r  bd_0_i/hls_inst/inst/out_0_we0_INST_0/O
                         net (fo=0)                   0.537     5.698    out_0_we0
                                                                      r  out_0_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_90_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.157ns  (logic 0.541ns (25.079%)  route 1.616ns (74.921%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_90_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/i_fu_90_reg[7]/Q
                         net (fo=3, routed)           0.378     1.151    bd_0_i/hls_inst/inst/out_1_address0[6]
    SLICE_X72Y133        LUT6 (Prop_lut6_I0_O)        0.124     1.275 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_2/O
                         net (fo=1, routed)           0.326     1.601    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_2_n_0
    SLICE_X72Y134        LUT4 (Prop_lut4_I0_O)        0.049     1.650 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/O
                         net (fo=3, routed)           0.375     2.025    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1_n_0
    SLICE_X72Y132        LUT2 (Prop_lut2_I0_O)        0.132     2.157 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.537     2.694    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_90_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.157ns  (logic 0.541ns (25.079%)  route 1.616ns (74.921%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_90_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/i_fu_90_reg[7]/Q
                         net (fo=3, routed)           0.378     1.151    bd_0_i/hls_inst/inst/out_1_address0[6]
    SLICE_X72Y133        LUT6 (Prop_lut6_I0_O)        0.124     1.275 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_2/O
                         net (fo=1, routed)           0.326     1.601    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_2_n_0
    SLICE_X72Y134        LUT4 (Prop_lut4_I0_O)        0.049     1.650 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/O
                         net (fo=3, routed)           0.375     2.025    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1_n_0
    SLICE_X72Y132        LUT2 (Prop_lut2_I0_O)        0.132     2.157 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.537     2.694    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_90_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rowDelimiters_address0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.814ns  (logic 0.349ns (19.242%)  route 1.465ns (80.758%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_90_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.259     0.796 f  bd_0_i/hls_inst/inst/i_fu_90_reg[4]/Q
                         net (fo=4, routed)           0.475     1.271    bd_0_i/hls_inst/inst/out_1_address0[3]
    SLICE_X73Y133        LUT5 (Prop_lut5_I4_O)        0.043     1.314 r  bd_0_i/hls_inst/inst/rowDelimiters_address0[8]_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.767    bd_0_i/hls_inst/inst/rowDelimiters_address0[8]_INST_0_i_1_n_0
    SLICE_X72Y134        LUT5 (Prop_lut5_I0_O)        0.047     1.814 r  bd_0_i/hls_inst/inst/rowDelimiters_address0[8]_INST_0/O
                         net (fo=1, unset)            0.537     2.351    rowDelimiters_address0[8]
                                                                      r  rowDelimiters_address0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_90_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rowDelimiters_address0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.810ns  (logic 0.345ns (19.064%)  route 1.465ns (80.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_90_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.259     0.796 f  bd_0_i/hls_inst/inst/i_fu_90_reg[4]/Q
                         net (fo=4, routed)           0.475     1.271    bd_0_i/hls_inst/inst/out_1_address0[3]
    SLICE_X73Y133        LUT5 (Prop_lut5_I4_O)        0.043     1.314 r  bd_0_i/hls_inst/inst/rowDelimiters_address0[8]_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.767    bd_0_i/hls_inst/inst/rowDelimiters_address0[8]_INST_0_i_1_n_0
    SLICE_X72Y134        LUT4 (Prop_lut4_I0_O)        0.043     1.810 r  bd_0_i/hls_inst/inst/rowDelimiters_address0[7]_INST_0/O
                         net (fo=1, unset)            0.537     2.347    rowDelimiters_address0[7]
                                                                      r  rowDelimiters_address0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_90_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rowDelimiters_address0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.721ns  (logic 0.345ns (20.050%)  route 1.376ns (79.950%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_90_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.259     0.796 f  bd_0_i/hls_inst/inst/i_fu_90_reg[4]/Q
                         net (fo=4, routed)           0.475     1.271    bd_0_i/hls_inst/inst/out_1_address0[3]
    SLICE_X73Y133        LUT5 (Prop_lut5_I4_O)        0.043     1.314 r  bd_0_i/hls_inst/inst/rowDelimiters_address0[8]_INST_0_i_1/O
                         net (fo=3, routed)           0.364     1.678    bd_0_i/hls_inst/inst/rowDelimiters_address0[8]_INST_0_i_1_n_0
    SLICE_X72Y134        LUT3 (Prop_lut3_I1_O)        0.043     1.721 r  bd_0_i/hls_inst/inst/rowDelimiters_address0[6]_INST_0/O
                         net (fo=1, unset)            0.537     2.258    rowDelimiters_address0[6]
                                                                      r  rowDelimiters_address0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_90_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rowDelimiters_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.457ns  (logic 0.302ns (20.724%)  route 1.155ns (79.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_90_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/i_fu_90_reg[4]/Q
                         net (fo=4, routed)           0.618     1.414    bd_0_i/hls_inst/inst/out_1_address0[3]
    SLICE_X73Y133        LUT6 (Prop_lut6_I0_O)        0.043     1.457 r  bd_0_i/hls_inst/inst/rowDelimiters_address0[5]_INST_0/O
                         net (fo=1, unset)            0.537     1.994    rowDelimiters_address0[5]
                                                                      r  rowDelimiters_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_90_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rowDelimiters_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.340ns  (logic 0.313ns (23.366%)  route 1.027ns (76.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_90_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/i_fu_90_reg[3]/Q
                         net (fo=5, routed)           0.490     1.286    bd_0_i/hls_inst/inst/out_1_address0[2]
    SLICE_X73Y133        LUT4 (Prop_lut4_I3_O)        0.054     1.340 r  bd_0_i/hls_inst/inst/rowDelimiters_address0[3]_INST_0/O
                         net (fo=1, unset)            0.537     1.877    rowDelimiters_address0[3]
                                                                      r  rowDelimiters_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_90_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rowDelimiters_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.321ns  (logic 0.309ns (23.389%)  route 1.012ns (76.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_90_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/i_fu_90_reg[4]/Q
                         net (fo=4, routed)           0.475     1.271    bd_0_i/hls_inst/inst/out_1_address0[3]
    SLICE_X73Y133        LUT5 (Prop_lut5_I4_O)        0.050     1.321 r  bd_0_i/hls_inst/inst/rowDelimiters_address0[4]_INST_0/O
                         net (fo=1, unset)            0.537     1.858    rowDelimiters_address0[4]
                                                                      r  rowDelimiters_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tmp_2_reg_516_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vec_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.091ns (25.469%)  route 0.266ns (74.531%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X79Y129        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_516_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y129        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/tmp_2_reg_516_reg[5]/Q
                         net (fo=0)                   0.266     0.624    vec_address0[5]
                                                                      r  vec_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cols_0_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.266     0.266    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/clk
    SLICE_X73Y115        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y115        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[1]/Q
                         net (fo=0)                   0.266     0.633    cols_0_address0[0]
                                                                      r  cols_0_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cols_0_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.266     0.266    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/clk
    SLICE_X73Y115        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y115        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[2]/Q
                         net (fo=0)                   0.266     0.633    cols_0_address0[1]
                                                                      r  cols_0_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cols_0_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.266     0.266    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/clk
    SLICE_X73Y115        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y115        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[3]/Q
                         net (fo=0)                   0.266     0.633    cols_0_address0[2]
                                                                      r  cols_0_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cols_0_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.266     0.266    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/clk
    SLICE_X75Y115        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[4]/Q
                         net (fo=0)                   0.266     0.633    cols_0_address0[3]
                                                                      r  cols_0_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cols_0_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.266     0.266    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/clk
    SLICE_X75Y115        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[5]/Q
                         net (fo=0)                   0.266     0.633    cols_0_address0[4]
                                                                      r  cols_0_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cols_0_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.266     0.266    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/clk
    SLICE_X73Y115        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y115        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[6]/Q
                         net (fo=0)                   0.266     0.633    cols_0_address0[5]
                                                                      r  cols_0_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cols_0_address0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.266     0.266    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/clk
    SLICE_X73Y116        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y116        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[8]/Q
                         net (fo=0)                   0.266     0.633    cols_0_address0[7]
                                                                      r  cols_0_address0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cols_0_address0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.266     0.266    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/clk
    SLICE_X73Y116        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y116        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[9]/Q
                         net (fo=0)                   0.266     0.633    cols_0_address0[8]
                                                                      r  cols_0_address0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cols_1_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.266     0.266    bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/clk
    SLICE_X73Y115        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y115        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/urem_64ns_11ns_64_68_1_U4/remd_reg[1]/Q
                         net (fo=0)                   0.266     0.633    cols_1_address0[0]
                                                                      r  cols_1_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           503 Endpoints
Min Delay           503 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/BCOUT[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD1_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.498ns  (logic 4.097ns (91.087%)  route 0.401ns (8.913%))
  Logic Levels:           3  (DSP48E1=2 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y29          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/BCOUT[17]
                         net (fo=1, routed)           0.050     0.050    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/B_CASCADE_IN[17]
    DSP48_X7Y30          DSP48E1 (Prop_dsp48e1_BCIN[17]_PCOUT[47])
                                                      2.568     2.618 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     2.618    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/P_CASCADE_IN[47]
    DSP48_X7Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PATTERNDETECT)
                                                      1.486     4.104 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT
                         net (fo=1, routed)           0.351     4.455    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/dsp2_pd_p5
    SLICE_X98Y77         LUT2 (Prop_lut2_I0_O)        0.043     4.498 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD1_DEL_i_1/O
                         net (fo=1, routed)           0.000     4.498    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD1_DEL/i_pipe/D[0]
    SLICE_X98Y77         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD1_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.510     0.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD1_DEL/i_pipe/CLK
    SLICE_X98Y77         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD1_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[29]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.495ns  (logic 3.804ns (84.620%)  route 0.691ns (15.380%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y34          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[29]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/A_CASCADE_IN[29]
    DSP48_X7Y35          DSP48E1 (Prop_dsp48e1_ACIN[29]_PCOUT[47])
                                                      2.727     2.727 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/P_CASCADE_IN[47]
    DSP48_X7Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077     3.804 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/P[3]
                         net (fo=1, routed)           0.691     4.495    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/D[3]
    SLICE_X98Y100        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.510     0.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/CLK
    SLICE_X98Y100        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[29]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 3.804ns (85.220%)  route 0.660ns (14.781%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y34          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[29]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/A_CASCADE_IN[29]
    DSP48_X7Y35          DSP48E1 (Prop_dsp48e1_ACIN[29]_PCOUT[47])
                                                      2.727     2.727 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/P_CASCADE_IN[47]
    DSP48_X7Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.077     3.804 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/P[14]
                         net (fo=1, routed)           0.660     4.464    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/D[14]
    SLICE_X98Y102        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.510     0.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/CLK
    SLICE_X98Y102        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[29]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.457ns  (logic 3.804ns (85.343%)  route 0.653ns (14.657%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y34          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[29]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/A_CASCADE_IN[29]
    DSP48_X7Y35          DSP48E1 (Prop_dsp48e1_ACIN[29]_PCOUT[47])
                                                      2.727     2.727 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/P_CASCADE_IN[47]
    DSP48_X7Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.077     3.804 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/P[12]
                         net (fo=1, routed)           0.653     4.457    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/D[12]
    SLICE_X98Y102        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.510     0.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/CLK
    SLICE_X98Y102        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[29]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.441ns  (logic 3.804ns (85.664%)  route 0.637ns (14.336%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y34          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[29]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/A_CASCADE_IN[29]
    DSP48_X7Y35          DSP48E1 (Prop_dsp48e1_ACIN[29]_PCOUT[47])
                                                      2.727     2.727 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/P_CASCADE_IN[47]
    DSP48_X7Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.077     3.804 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/P[7]
                         net (fo=1, routed)           0.637     4.441    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/D[7]
    SLICE_X98Y99         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.510     0.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/CLK
    SLICE_X98Y99         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[29]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.408ns  (logic 3.804ns (86.295%)  route 0.604ns (13.705%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y34          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[29]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/A_CASCADE_IN[29]
    DSP48_X7Y35          DSP48E1 (Prop_dsp48e1_ACIN[29]_PCOUT[47])
                                                      2.727     2.727 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/P_CASCADE_IN[47]
    DSP48_X7Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.077     3.804 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/P[9]
                         net (fo=1, routed)           0.604     4.408    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/D[9]
    SLICE_X98Y99         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.510     0.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/CLK
    SLICE_X98Y99         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[29]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.407ns  (logic 3.804ns (86.315%)  route 0.603ns (13.685%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y34          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[29]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/A_CASCADE_IN[29]
    DSP48_X7Y35          DSP48E1 (Prop_dsp48e1_ACIN[29]_PCOUT[47])
                                                      2.727     2.727 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/P_CASCADE_IN[47]
    DSP48_X7Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.077     3.804 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/P[1]
                         net (fo=1, routed)           0.603     4.407    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/D[1]
    SLICE_X98Y97         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.510     0.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/CLK
    SLICE_X98Y97         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[29]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.380ns  (logic 3.804ns (86.858%)  route 0.576ns (13.142%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y34          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[29]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/A_CASCADE_IN[29]
    DSP48_X7Y35          DSP48E1 (Prop_dsp48e1_ACIN[29]_PCOUT[47])
                                                      2.727     2.727 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/P_CASCADE_IN[47]
    DSP48_X7Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.077     3.804 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/P[11]
                         net (fo=1, routed)           0.576     4.380    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/D[11]
    SLICE_X98Y102        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.510     0.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/CLK
    SLICE_X98Y102        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[29]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.347ns  (logic 3.804ns (87.514%)  route 0.543ns (12.486%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y34          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[29]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/A_CASCADE_IN[29]
    DSP48_X7Y35          DSP48E1 (Prop_dsp48e1_ACIN[29]_PCOUT[47])
                                                      2.727     2.727 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/P_CASCADE_IN[47]
    DSP48_X7Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.077     3.804 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/P[4]
                         net (fo=1, routed)           0.543     4.347    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/D[4]
    SLICE_X98Y100        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.510     0.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/CLK
    SLICE_X98Y100        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[29]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.338ns  (logic 3.804ns (87.684%)  route 0.534ns (12.316%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y34          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[29]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/A_CASCADE_IN[29]
    DSP48_X7Y35          DSP48E1 (Prop_dsp48e1_ACIN[29]_PCOUT[47])
                                                      2.727     2.727 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/P_CASCADE_IN[47]
    DSP48_X7Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     3.804 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/P[16]
                         net (fo=1, routed)           0.534     4.338    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/D[16]
    SLICE_X98Y102        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.510     0.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/CLK
    SLICE_X98Y102        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/BCOUT[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/BCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y31          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/BCOUT[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/B_CASCADE_IN[17]
    DSP48_X7Y32          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/BCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/CLK
    DSP48_X7Y32          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[0]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y36          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[0]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/A_CASCADE_IN[0]
    DSP48_X7Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/CLK
    DSP48_X7Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[10]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y36          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[10]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/A_CASCADE_IN[10]
    DSP48_X7Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/CLK
    DSP48_X7Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[11]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y36          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[11]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/A_CASCADE_IN[11]
    DSP48_X7Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/CLK
    DSP48_X7Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[12]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y36          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[12]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/A_CASCADE_IN[12]
    DSP48_X7Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/CLK
    DSP48_X7Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[13]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y36          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[13]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/A_CASCADE_IN[13]
    DSP48_X7Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/CLK
    DSP48_X7Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[14]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y36          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[14]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/A_CASCADE_IN[14]
    DSP48_X7Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/CLK
    DSP48_X7Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[15]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y36          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[15]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/A_CASCADE_IN[15]
    DSP48_X7Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/CLK
    DSP48_X7Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[16]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y36          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[16]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/A_CASCADE_IN[16]
    DSP48_X7Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/CLK
    DSP48_X7Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y36          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/A_CASCADE_IN[17]
    DSP48_X7Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3446, unset)         0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/CLK
    DSP48_X7Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK





