   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"drv_i2c.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.thumb
  20              		.thumb_func
  22              	__DMB:
  23              	.LFB10:
  24              		.file 1 "/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h"
   1:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**************************************************************************//**
   2:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @file     core_cm3.h
   3:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @version  V1.30
   5:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @date     30. October 2009
   6:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
   7:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @note
   8:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  10:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  11:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  15:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  16:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  22:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
  23:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  24:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CORE_H__
  26:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  27:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  29:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 10: \n
  31:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Error 10: Expecting ';'
  33:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  34:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 530: \n
  35:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     return(__regBasePri); \n
  36:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * . 
  38:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 550: \n
  39:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  42:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 754: \n
  43:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  46:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 750: \n
  47:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  50:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 528: \n
  51:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  54:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 751: \n
  55:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     } InterruptType_Type; \n
  56:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  58:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  60:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  61:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  62:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -save */
  63:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e10  */
  64:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e530 */
  65:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e550 */
  66:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e754 */
  67:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e750 */
  68:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e528 */
  69:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e751 */
  70:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  71:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  72:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     - CMSIS version number
  75:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core peripheral base address
  77:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
  78:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  79:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  80:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
  81:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  extern "C" {
  82:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif 
  83:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  84:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  88:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  90:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  92:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__ICCARM__)
  93:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
  95:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  96:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  97:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 100:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 101:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 102:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 103:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 104:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 105:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * IO definitions
 106:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 107:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * define access restrictions to peripheral registers
 108:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 109:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 110:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
 111:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
 113:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 115:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 118:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 119:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 120:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
 121:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                 Register Abstraction
 122:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 123:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  @{
 125:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** */
 126:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 127:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 128:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 131:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 132:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 133:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 134:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }  NVIC_Type;                                               
 148:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 150:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 151:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 154:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 155:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 156:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 157:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } SCB_Type;                                                
 177:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 178:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 182:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 185:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 188:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 191:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 195:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 198:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 201:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 204:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 207:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 210:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 213:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 216:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 219:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 222:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 226:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 229:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 233:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 236:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 239:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 242:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 245:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 248:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 251:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Control Register Definitions */
 252:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 255:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 258:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 261:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 265:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 268:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 271:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 274:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 277:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 280:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 284:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 287:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 290:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 293:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 296:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 299:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 302:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 305:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 308:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 311:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****                                      
 314:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 317:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 320:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 323:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 327:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 330:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 333:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 337:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 340:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 343:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 347:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 350:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 353:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 356:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 360:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 361:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for SysTick
 363:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 364:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 365:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 366:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 367:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } SysTick_Type;
 372:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 373:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 377:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 380:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 383:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 386:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 390:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Current Register Definitions */
 391:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 394:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 398:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 401:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 405:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 406:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 409:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 410:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 411:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 412:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  union  
 413:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   {
 414:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } ITM_Type;                                                
 445:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 446:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 450:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 454:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 457:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 460:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 463:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 466:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 469:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 472:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 475:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 479:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 483:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 487:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 491:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 494:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 498:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 499:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 502:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 503:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 504:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 505:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0;
 506:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
 510:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1;
 511:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 512:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } InterruptType_Type;
 513:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 514:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 518:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 522:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 525:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 529:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 530:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 534:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 535:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 536:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 537:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } MPU_Type;                                                
 549:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 550:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Type Register */
 551:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 554:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 557:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 560:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Control Register */
 561:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 564:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 567:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 570:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Number Register */
 571:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 574:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Base Address Register */
 575:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 578:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 581:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 584:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 588:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 591:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 594:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 597:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 600:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 603:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 606:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 609:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 612:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 614:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 615:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 616:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 619:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 620:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 621:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 622:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } CoreDebug_Type;
 627:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 628:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 632:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 635:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 638:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 641:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 644:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 647:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 650:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 653:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 656:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 659:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 662:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 665:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Core Register Selector Register */
 666:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 669:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 672:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 676:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 679:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 682:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 685:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 688:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 691:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 694:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 697:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 700:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 703:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 706:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 709:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 713:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 714:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 722:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 729:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 733:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 734:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 736:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 737:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
 738:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                Hardware Abstraction Layer
 739:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 740:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 741:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   )
 742:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 745:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 749:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 753:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 757:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 758:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 759:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 760:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 762:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ARM armcc specific functions */
 764:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 765:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 768:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                             __nop
 769:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFI                             __wfi
 770:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFE                             __wfe
 771:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __SEV                             __sev
 772:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __ISB()                           __isb(0)
 773:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __REV                             __rev
 776:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __RBIT                            __rbit
 777:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 784:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 785:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 790:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 791:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 792:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 794:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
 795:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 796:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
 797:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 798:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 800:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 801:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 803:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 805:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 808:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 810:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 811:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 813:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
 814:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 815:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
 817:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 818:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 820:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 821:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 823:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 825:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 828:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 830:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 831:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 833:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 834:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
 835:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 836:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 838:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 840:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 841:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 843:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 844:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
 845:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 846:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 848:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 850:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 851:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 853:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 854:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 856:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 858:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __CLREX(void);
 859:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 860:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 861:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 862:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 863:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 864:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 865:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 866:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 867:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 869:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 870:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 871:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 872:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 873:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 874:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
 875:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 876:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 878:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 879:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 881:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 882:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 883:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 885:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 887:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 888:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 890:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   priMask  PriMask
 891:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 892:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 894:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 896:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 897:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 899:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 900:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 901:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 902:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 903:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 905:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 906:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 908:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask faultMask value
 909:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 910:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
 911:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 912:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 914:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 915:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
 916:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
 917:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
 918:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 919:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
 920:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 921:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 923:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 924:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
 925:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 926:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
 927:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 928:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
 929:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 930:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 932:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 934:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 935:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 937:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 939:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CLREX                           __clrex
 940:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 941:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 942:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 943:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 944:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 945:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 946:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 947:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 948:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 950:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regBasePri);
 952:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 953:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 954:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 955:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 956:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 957:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 958:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 959:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
 960:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 961:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 963:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 966:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 967:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 968:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 970:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 971:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 972:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 974:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 976:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regPriMask);
 978:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 979:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 980:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 981:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 983:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priMask  PriMask
 984:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 985:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 987:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 989:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regPriMask = (priMask);
 991:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 992:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 993:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 994:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 996:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 997:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 998:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 999:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1000:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1002:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regFaultMask);
1004:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1005:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1006:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1007:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1009:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask  faultMask value
1010:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1011:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
1012:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1013:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1015:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1018:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1019:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1020:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
1021:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1022:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
1023:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1024:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
1025:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1026:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1028:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regControl);
1030:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1031:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1032:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1033:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
1034:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1035:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
1036:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1037:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
1038:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1039:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1041:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regControl = control;
1043:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1044:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1045:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1047:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1048:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1049:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* IAR iccarm specific functions */
1051:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1052:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1055:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1058:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1064:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1076:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1077:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1078:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1080:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
1081:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1082:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
1083:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1084:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1086:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1087:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1089:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1091:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1094:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1096:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1097:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1099:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
1100:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1101:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
1103:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1104:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1106:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1107:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1109:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1111:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1114:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1116:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1117:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1119:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1120:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1121:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1122:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1124:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1126:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1127:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse bit order of value
1128:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1129:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1130:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1131:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1132:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse bit order of value
1133:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1134:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1136:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1137:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1139:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1140:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1141:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1142:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1144:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1146:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1147:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1149:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1150:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1151:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1152:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1154:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1156:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1157:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1159:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1160:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1161:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1162:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1164:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1166:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1167:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1169:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1170:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1171:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1172:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1173:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1175:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1177:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1178:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1180:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1181:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1182:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1183:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1184:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1186:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1188:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1189:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1191:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1192:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1193:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1194:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1195:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1197:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1199:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1200:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1201:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* GNU gcc specific functions */
1203:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1204:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1207:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1210:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
1212:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
1213:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __SEV()                      { __ASM volatile ("sev"); }
1214:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __ISB()                      { __ASM volatile ("isb"); }
1215:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
1216:/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
  25              		.loc 1 1216 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 0
  28              		@ frame_needed = 1, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30 0000 80B4     		push	{r7}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 00AF     		add	r7, sp, #0
  35              	.LCFI1:
  36              		.cfi_def_cfa_register 7
  37              		.loc 1 1216 0
  38              	@ 1216 "/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h" 1
  39 0004 BFF35F8F 		dmb
  40              	@ 0 "" 2
  41              		.thumb
  42 0008 BD46     		mov	sp, r7
  43 000a 80BC     		pop	{r7}
  44 000c 7047     		bx	lr
  45              		.cfi_endproc
  46              	.LFE10:
  48              		.bss
  49              		.align	2
  50              	I2Cx:
  51 0000 00000000 		.space	4
  52              		.text
  53 000e 00BF     		.align	2
  54              		.global	I2C1_ER_IRQHandler
  55              		.thumb
  56              		.thumb_func
  58              	I2C1_ER_IRQHandler:
  59              	.LFB29:
  60              		.file 2 "../src/drv_i2c.c"
   1:../src/drv_i2c.c **** #include "board.h"
   2:../src/drv_i2c.c **** 
   3:../src/drv_i2c.c **** #ifndef SOFT_I2C
   4:../src/drv_i2c.c **** 
   5:../src/drv_i2c.c **** // I2C2
   6:../src/drv_i2c.c **** // SCL  PB10
   7:../src/drv_i2c.c **** // SDA  PB11
   8:../src/drv_i2c.c **** 
   9:../src/drv_i2c.c **** static I2C_TypeDef *I2Cx;
  10:../src/drv_i2c.c **** static void i2c_er_handler(void);
  11:../src/drv_i2c.c **** static void i2c_ev_handler(void);
  12:../src/drv_i2c.c **** static void i2cUnstick(void);
  13:../src/drv_i2c.c **** 
  14:../src/drv_i2c.c **** void I2C1_ER_IRQHandler(void)
  15:../src/drv_i2c.c **** {
  61              		.loc 2 15 0
  62              		.cfi_startproc
  63              		@ args = 0, pretend = 0, frame = 0
  64              		@ frame_needed = 1, uses_anonymous_args = 0
  65 0010 80B5     		push	{r7, lr}
  66              	.LCFI2:
  67              		.cfi_def_cfa_offset 8
  68              		.cfi_offset 7, -8
  69              		.cfi_offset 14, -4
  70 0012 00AF     		add	r7, sp, #0
  71              	.LCFI3:
  72              		.cfi_def_cfa_register 7
  16:../src/drv_i2c.c ****     i2c_er_handler();
  73              		.loc 2 16 0
  74 0014 00F014F8 		bl	i2c_er_handler
  17:../src/drv_i2c.c **** }
  75              		.loc 2 17 0
  76 0018 80BD     		pop	{r7, pc}
  77              		.cfi_endproc
  78              	.LFE29:
  80 001a 00BF     		.align	2
  81              		.global	I2C1_EV_IRQHandler
  82              		.thumb
  83              		.thumb_func
  85              	I2C1_EV_IRQHandler:
  86              	.LFB30:
  18:../src/drv_i2c.c **** 
  19:../src/drv_i2c.c **** void I2C1_EV_IRQHandler(void)
  20:../src/drv_i2c.c **** {
  87              		.loc 2 20 0
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 0
  90              		@ frame_needed = 1, uses_anonymous_args = 0
  91 001c 80B5     		push	{r7, lr}
  92              	.LCFI4:
  93              		.cfi_def_cfa_offset 8
  94              		.cfi_offset 7, -8
  95              		.cfi_offset 14, -4
  96 001e 00AF     		add	r7, sp, #0
  97              	.LCFI5:
  98              		.cfi_def_cfa_register 7
  21:../src/drv_i2c.c ****     i2c_ev_handler();
  99              		.loc 2 21 0
 100 0020 00F00AFA 		bl	i2c_ev_handler
  22:../src/drv_i2c.c **** }
 101              		.loc 2 22 0
 102 0024 80BD     		pop	{r7, pc}
 103              		.cfi_endproc
 104              	.LFE30:
 106 0026 00BF     		.align	2
 107              		.global	I2C2_ER_IRQHandler
 108              		.thumb
 109              		.thumb_func
 111              	I2C2_ER_IRQHandler:
 112              	.LFB31:
  23:../src/drv_i2c.c **** 
  24:../src/drv_i2c.c **** void I2C2_ER_IRQHandler(void)
  25:../src/drv_i2c.c **** {
 113              		.loc 2 25 0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 1, uses_anonymous_args = 0
 117 0028 80B5     		push	{r7, lr}
 118              	.LCFI6:
 119              		.cfi_def_cfa_offset 8
 120              		.cfi_offset 7, -8
 121              		.cfi_offset 14, -4
 122 002a 00AF     		add	r7, sp, #0
 123              	.LCFI7:
 124              		.cfi_def_cfa_register 7
  26:../src/drv_i2c.c ****     i2c_er_handler();
 125              		.loc 2 26 0
 126 002c 00F008F8 		bl	i2c_er_handler
  27:../src/drv_i2c.c **** }
 127              		.loc 2 27 0
 128 0030 80BD     		pop	{r7, pc}
 129              		.cfi_endproc
 130              	.LFE31:
 132 0032 00BF     		.align	2
 133              		.global	I2C2_EV_IRQHandler
 134              		.thumb
 135              		.thumb_func
 137              	I2C2_EV_IRQHandler:
 138              	.LFB32:
  28:../src/drv_i2c.c **** 
  29:../src/drv_i2c.c **** void I2C2_EV_IRQHandler(void)
  30:../src/drv_i2c.c **** {
 139              		.loc 2 30 0
 140              		.cfi_startproc
 141              		@ args = 0, pretend = 0, frame = 0
 142              		@ frame_needed = 1, uses_anonymous_args = 0
 143 0034 80B5     		push	{r7, lr}
 144              	.LCFI8:
 145              		.cfi_def_cfa_offset 8
 146              		.cfi_offset 7, -8
 147              		.cfi_offset 14, -4
 148 0036 00AF     		add	r7, sp, #0
 149              	.LCFI9:
 150              		.cfi_def_cfa_register 7
  31:../src/drv_i2c.c ****     i2c_ev_handler();
 151              		.loc 2 31 0
 152 0038 00F0FEF9 		bl	i2c_ev_handler
  32:../src/drv_i2c.c **** }
 153              		.loc 2 32 0
 154 003c 80BD     		pop	{r7, pc}
 155              		.cfi_endproc
 156              	.LFE32:
 158              		.bss
 159              		.align	1
 160              	i2cErrorCount:
 161 0004 0000     		.space	2
 162              	error:
 163 0006 00       		.space	1
 164              	busy:
 165 0007 00       		.space	1
 166              	addr:
 167 0008 00       		.space	1
 168              	reg:
 169 0009 00       		.space	1
 170              	bytes:
 171 000a 00       		.space	1
 172              	writing:
 173 000b 00       		.space	1
 174              	reading:
 175 000c 00       		.space	1
 176 000d 000000   		.align	2
 177              	write_p:
 178 0010 00000000 		.space	4
 179              		.align	2
 180              	read_p:
 181 0014 00000000 		.space	4
 182              		.text
 183 003e 00BF     		.align	2
 184              		.thumb
 185              		.thumb_func
 187              	i2c_er_handler:
 188              	.LFB33:
  33:../src/drv_i2c.c **** 
  34:../src/drv_i2c.c **** 
  35:../src/drv_i2c.c **** #define I2C_DEFAULT_TIMEOUT 30000
  36:../src/drv_i2c.c **** static volatile uint16_t i2cErrorCount = 0;
  37:../src/drv_i2c.c **** 
  38:../src/drv_i2c.c **** static volatile bool error = false;
  39:../src/drv_i2c.c **** static volatile bool busy;
  40:../src/drv_i2c.c **** 
  41:../src/drv_i2c.c **** static volatile uint8_t addr;
  42:../src/drv_i2c.c **** static volatile uint8_t reg;
  43:../src/drv_i2c.c **** static volatile uint8_t bytes;
  44:../src/drv_i2c.c **** static volatile uint8_t writing;
  45:../src/drv_i2c.c **** static volatile uint8_t reading;
  46:../src/drv_i2c.c **** static volatile uint8_t* write_p;
  47:../src/drv_i2c.c **** static volatile uint8_t* read_p;
  48:../src/drv_i2c.c **** 
  49:../src/drv_i2c.c **** static void i2c_er_handler(void)
  50:../src/drv_i2c.c **** {
 189              		.loc 2 50 0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 8
 192              		@ frame_needed = 1, uses_anonymous_args = 0
 193 0040 80B5     		push	{r7, lr}
 194              	.LCFI10:
 195              		.cfi_def_cfa_offset 8
 196              		.cfi_offset 7, -8
 197              		.cfi_offset 14, -4
 198 0042 82B0     		sub	sp, sp, #8
 199              	.LCFI11:
 200              		.cfi_def_cfa_offset 16
 201 0044 00AF     		add	r7, sp, #0
 202              	.LCFI12:
 203              		.cfi_def_cfa_register 7
  51:../src/drv_i2c.c ****     volatile uint32_t SR1Register, SR2Register;
  52:../src/drv_i2c.c ****     /* Read the I2C1 status register */
  53:../src/drv_i2c.c ****     SR1Register = I2Cx->SR1;
 204              		.loc 2 53 0
 205 0046 3B4B     		ldr	r3, .L12
 206 0048 1B68     		ldr	r3, [r3, #0]
 207 004a 9B8A     		ldrh	r3, [r3, #20]	@ movhi
 208 004c 9BB2     		uxth	r3, r3
 209 004e 7B60     		str	r3, [r7, #4]
  54:../src/drv_i2c.c ****     if (SR1Register & 0x0F00) { //an error
 210              		.loc 2 54 0
 211 0050 7B68     		ldr	r3, [r7, #4]
 212 0052 03F47063 		and	r3, r3, #3840
 213 0056 002B     		cmp	r3, #0
 214 0058 03D0     		beq	.L7
  55:../src/drv_i2c.c ****         error = true;
 215              		.loc 2 55 0
 216 005a 374B     		ldr	r3, .L12+4
 217 005c 4FF00102 		mov	r2, #1
 218 0060 1A70     		strb	r2, [r3, #0]
 219              	.L7:
  56:../src/drv_i2c.c ****         // I2C1error.error = ((SR1Register & 0x0F00) >> 8);        //save error
  57:../src/drv_i2c.c ****         // I2C1error.job = job;    //the task
  58:../src/drv_i2c.c ****     }
  59:../src/drv_i2c.c ****     /* If AF, BERR or ARLO, abandon the current job and commence new if there are jobs */
  60:../src/drv_i2c.c ****     if (SR1Register & 0x0700) {
 220              		.loc 2 60 0
 221 0062 7B68     		ldr	r3, [r7, #4]
 222 0064 03F4E063 		and	r3, r3, #1792
 223 0068 002B     		cmp	r3, #0
 224 006a 51D0     		beq	.L8
  61:../src/drv_i2c.c ****         SR2Register = I2Cx->SR2;        //read second status register to clear ADDR if it is set (n
 225              		.loc 2 61 0
 226 006c 314B     		ldr	r3, .L12
 227 006e 1B68     		ldr	r3, [r3, #0]
 228 0070 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 229 0072 9BB2     		uxth	r3, r3
 230 0074 3B60     		str	r3, [r7, #0]
  62:../src/drv_i2c.c ****         I2C_ITConfig(I2Cx, I2C_IT_BUF, DISABLE);        //disable the RXNE/TXE interrupt - prevent 
 231              		.loc 2 62 0
 232 0076 2F4B     		ldr	r3, .L12
 233 0078 1B68     		ldr	r3, [r3, #0]
 234 007a 1846     		mov	r0, r3
 235 007c 4FF48061 		mov	r1, #1024
 236 0080 4FF00002 		mov	r2, #0
 237 0084 FFF7FEFF 		bl	I2C_ITConfig
  63:../src/drv_i2c.c ****         if (!(SR1Register & 0x0200) && !(I2Cx->CR1 & 0x0200)) {  //if we dont have an ARLO error, e
 238              		.loc 2 63 0
 239 0088 7B68     		ldr	r3, [r7, #4]
 240 008a 03F40073 		and	r3, r3, #512
 241 008e 002B     		cmp	r3, #0
 242 0090 3ED1     		bne	.L8
 243              		.loc 2 63 0 is_stmt 0 discriminator 1
 244 0092 284B     		ldr	r3, .L12
 245 0094 1B68     		ldr	r3, [r3, #0]
 246 0096 1B88     		ldrh	r3, [r3, #0]	@ movhi
 247 0098 9BB2     		uxth	r3, r3
 248 009a 03F40073 		and	r3, r3, #512
 249 009e 002B     		cmp	r3, #0
 250 00a0 36D1     		bne	.L8
  64:../src/drv_i2c.c ****             if (I2Cx->CR1 & 0x0100) {   //We are currently trying to send a start, this is very bad
 251              		.loc 2 64 0 is_stmt 1
 252 00a2 244B     		ldr	r3, .L12
 253 00a4 1B68     		ldr	r3, [r3, #0]
 254 00a6 1B88     		ldrh	r3, [r3, #0]	@ movhi
 255 00a8 9BB2     		uxth	r3, r3
 256 00aa 03F48073 		and	r3, r3, #256
 257 00ae 002B     		cmp	r3, #0
 258 00b0 1ED0     		beq	.L9
  65:../src/drv_i2c.c ****                 while (I2Cx->CR1 & 0x0100);     //wait for any start to finish sending
 259              		.loc 2 65 0
 260 00b2 00BF     		nop
 261              	.L10:
 262              		.loc 2 65 0 is_stmt 0 discriminator 1
 263 00b4 1F4B     		ldr	r3, .L12
 264 00b6 1B68     		ldr	r3, [r3, #0]
 265 00b8 1B88     		ldrh	r3, [r3, #0]	@ movhi
 266 00ba 9BB2     		uxth	r3, r3
 267 00bc 03F48073 		and	r3, r3, #256
 268 00c0 002B     		cmp	r3, #0
 269 00c2 F7D1     		bne	.L10
  66:../src/drv_i2c.c ****                 I2C_GenerateSTOP(I2Cx, ENABLE); //send stop to finalise bus transaction
 270              		.loc 2 66 0 is_stmt 1
 271 00c4 1B4B     		ldr	r3, .L12
 272 00c6 1B68     		ldr	r3, [r3, #0]
 273 00c8 1846     		mov	r0, r3
 274 00ca 4FF00101 		mov	r1, #1
 275 00ce FFF7FEFF 		bl	I2C_GenerateSTOP
  67:../src/drv_i2c.c ****                 while (I2Cx->CR1 & 0x0200);     //wait for stop to finish sending
 276              		.loc 2 67 0
 277 00d2 00BF     		nop
 278              	.L11:
 279              		.loc 2 67 0 is_stmt 0 discriminator 1
 280 00d4 174B     		ldr	r3, .L12
 281 00d6 1B68     		ldr	r3, [r3, #0]
 282 00d8 1B88     		ldrh	r3, [r3, #0]	@ movhi
 283 00da 9BB2     		uxth	r3, r3
 284 00dc 03F40073 		and	r3, r3, #512
 285 00e0 002B     		cmp	r3, #0
 286 00e2 F7D1     		bne	.L11
  68:../src/drv_i2c.c ****                 i2cInit(I2Cx);   //reset and configure the hardware
 287              		.loc 2 68 0 is_stmt 1
 288 00e4 134B     		ldr	r3, .L12
 289 00e6 1B68     		ldr	r3, [r3, #0]
 290 00e8 1846     		mov	r0, r3
 291 00ea FFF7FEFF 		bl	i2cInit
 292 00ee 0FE0     		b	.L8
 293              	.L9:
  69:../src/drv_i2c.c ****             } else {
  70:../src/drv_i2c.c ****                 I2C_GenerateSTOP(I2Cx, ENABLE); //stop to free up the bus
 294              		.loc 2 70 0
 295 00f0 104B     		ldr	r3, .L12
 296 00f2 1B68     		ldr	r3, [r3, #0]
 297 00f4 1846     		mov	r0, r3
 298 00f6 4FF00101 		mov	r1, #1
 299 00fa FFF7FEFF 		bl	I2C_GenerateSTOP
  71:../src/drv_i2c.c ****                 I2C_ITConfig(I2Cx, I2C_IT_EVT | I2C_IT_ERR, DISABLE);   //Disable EVT and ERR inter
 300              		.loc 2 71 0
 301 00fe 0D4B     		ldr	r3, .L12
 302 0100 1B68     		ldr	r3, [r3, #0]
 303 0102 1846     		mov	r0, r3
 304 0104 4FF44071 		mov	r1, #768
 305 0108 4FF00002 		mov	r2, #0
 306 010c FFF7FEFF 		bl	I2C_ITConfig
 307              	.L8:
  72:../src/drv_i2c.c ****             }
  73:../src/drv_i2c.c ****         }
  74:../src/drv_i2c.c ****     }
  75:../src/drv_i2c.c ****     I2Cx->SR1 &= ~0x0F00;       //reset all the error bits to clear the interrupt
 308              		.loc 2 75 0
 309 0110 084B     		ldr	r3, .L12
 310 0112 1B68     		ldr	r3, [r3, #0]
 311 0114 074A     		ldr	r2, .L12
 312 0116 1268     		ldr	r2, [r2, #0]
 313 0118 928A     		ldrh	r2, [r2, #20]	@ movhi
 314 011a 92B2     		uxth	r2, r2
 315 011c 22F47062 		bic	r2, r2, #3840
 316 0120 92B2     		uxth	r2, r2
 317 0122 9A82     		strh	r2, [r3, #20]	@ movhi
  76:../src/drv_i2c.c ****     busy = 0;
 318              		.loc 2 76 0
 319 0124 054B     		ldr	r3, .L12+8
 320 0126 4FF00002 		mov	r2, #0
 321 012a 1A70     		strb	r2, [r3, #0]
  77:../src/drv_i2c.c **** }
 322              		.loc 2 77 0
 323 012c 07F10807 		add	r7, r7, #8
 324 0130 BD46     		mov	sp, r7
 325 0132 80BD     		pop	{r7, pc}
 326              	.L13:
 327              		.align	2
 328              	.L12:
 329 0134 00000000 		.word	I2Cx
 330 0138 06000000 		.word	error
 331 013c 07000000 		.word	busy
 332              		.cfi_endproc
 333              	.LFE33:
 335              		.align	2
 336              		.global	i2cWriteBuffer
 337              		.thumb
 338              		.thumb_func
 340              	i2cWriteBuffer:
 341              	.LFB34:
  78:../src/drv_i2c.c **** 
  79:../src/drv_i2c.c **** bool i2cWriteBuffer(uint8_t addr_, uint8_t reg_, uint8_t len_, uint8_t *data)
  80:../src/drv_i2c.c **** {
 342              		.loc 2 80 0
 343              		.cfi_startproc
 344              		@ args = 0, pretend = 0, frame = 32
 345              		@ frame_needed = 1, uses_anonymous_args = 0
 346 0140 80B5     		push	{r7, lr}
 347              	.LCFI13:
 348              		.cfi_def_cfa_offset 8
 349              		.cfi_offset 7, -8
 350              		.cfi_offset 14, -4
 351 0142 88B0     		sub	sp, sp, #32
 352              	.LCFI14:
 353              		.cfi_def_cfa_offset 40
 354 0144 00AF     		add	r7, sp, #0
 355              	.LCFI15:
 356              		.cfi_def_cfa_register 7
 357 0146 3B60     		str	r3, [r7, #0]
 358 0148 0346     		mov	r3, r0
 359 014a FB71     		strb	r3, [r7, #7]
 360 014c 0B46     		mov	r3, r1
 361 014e BB71     		strb	r3, [r7, #6]
 362 0150 1346     		mov	r3, r2
 363 0152 7B71     		strb	r3, [r7, #5]
  81:../src/drv_i2c.c ****     uint8_t i;
  82:../src/drv_i2c.c ****     uint8_t my_data[16];
  83:../src/drv_i2c.c ****     uint32_t timeout = I2C_DEFAULT_TIMEOUT;
 364              		.loc 2 83 0
 365 0154 47F23053 		movw	r3, #30000
 366 0158 BB61     		str	r3, [r7, #24]
  84:../src/drv_i2c.c **** 
  85:../src/drv_i2c.c ****     addr = addr_ << 1;
 367              		.loc 2 85 0
 368 015a FB79     		ldrb	r3, [r7, #7]
 369 015c 4FEA4303 		lsl	r3, r3, #1
 370 0160 DAB2     		uxtb	r2, r3
 371 0162 4C4B     		ldr	r3, .L27
 372 0164 1A70     		strb	r2, [r3, #0]
  86:../src/drv_i2c.c ****     reg = reg_;
 373              		.loc 2 86 0
 374 0166 4C4B     		ldr	r3, .L27+4
 375 0168 BA79     		ldrb	r2, [r7, #6]
 376 016a 1A70     		strb	r2, [r3, #0]
  87:../src/drv_i2c.c ****     writing = 1;
 377              		.loc 2 87 0
 378 016c 4B4B     		ldr	r3, .L27+8
 379 016e 4FF00102 		mov	r2, #1
 380 0172 1A70     		strb	r2, [r3, #0]
  88:../src/drv_i2c.c ****     reading = 0;
 381              		.loc 2 88 0
 382 0174 4A4B     		ldr	r3, .L27+12
 383 0176 4FF00002 		mov	r2, #0
 384 017a 1A70     		strb	r2, [r3, #0]
  89:../src/drv_i2c.c ****     write_p = my_data;
 385              		.loc 2 89 0
 386 017c 494B     		ldr	r3, .L27+16
 387 017e 07F10802 		add	r2, r7, #8
 388 0182 1A60     		str	r2, [r3, #0]
  90:../src/drv_i2c.c ****     read_p = my_data;
 389              		.loc 2 90 0
 390 0184 484B     		ldr	r3, .L27+20
 391 0186 07F10802 		add	r2, r7, #8
 392 018a 1A60     		str	r2, [r3, #0]
  91:../src/drv_i2c.c ****     bytes = len_;
 393              		.loc 2 91 0
 394 018c 474B     		ldr	r3, .L27+24
 395 018e 7A79     		ldrb	r2, [r7, #5]
 396 0190 1A70     		strb	r2, [r3, #0]
  92:../src/drv_i2c.c ****     busy = 1;
 397              		.loc 2 92 0
 398 0192 474B     		ldr	r3, .L27+28
 399 0194 4FF00102 		mov	r2, #1
 400 0198 1A70     		strb	r2, [r3, #0]
  93:../src/drv_i2c.c ****     error = false;
 401              		.loc 2 93 0
 402 019a 464B     		ldr	r3, .L27+32
 403 019c 4FF00002 		mov	r2, #0
 404 01a0 1A70     		strb	r2, [r3, #0]
  94:../src/drv_i2c.c **** 
  95:../src/drv_i2c.c ****     // too long
  96:../src/drv_i2c.c ****     if (len_ > 16)
 405              		.loc 2 96 0
 406 01a2 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 407 01a4 102B     		cmp	r3, #16
 408 01a6 02D9     		bls	.L15
  97:../src/drv_i2c.c ****         return false;
 409              		.loc 2 97 0
 410 01a8 4FF00003 		mov	r3, #0
 411 01ac 6CE0     		b	.L25
 412              	.L15:
  98:../src/drv_i2c.c **** 
  99:../src/drv_i2c.c ****     for (i = 0; i < len_; i++)
 413              		.loc 2 99 0
 414 01ae 4FF00003 		mov	r3, #0
 415 01b2 FB77     		strb	r3, [r7, #31]
 416 01b4 0DE0     		b	.L17
 417              	.L18:
 100:../src/drv_i2c.c ****         my_data[i] = data[i];
 418              		.loc 2 100 0 discriminator 2
 419 01b6 FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 420 01b8 FA7F     		ldrb	r2, [r7, #31]	@ zero_extendqisi2
 421 01ba 3968     		ldr	r1, [r7, #0]
 422 01bc 8A18     		adds	r2, r1, r2
 423 01be 1278     		ldrb	r2, [r2, #0]	@ zero_extendqisi2
 424 01c0 07F12001 		add	r1, r7, #32
 425 01c4 CB18     		adds	r3, r1, r3
 426 01c6 03F8182C 		strb	r2, [r3, #-24]
  99:../src/drv_i2c.c ****     for (i = 0; i < len_; i++)
 427              		.loc 2 99 0 discriminator 2
 428 01ca FB7F     		ldrb	r3, [r7, #31]
 429 01cc 03F10103 		add	r3, r3, #1
 430 01d0 FB77     		strb	r3, [r7, #31]
 431              	.L17:
  99:../src/drv_i2c.c ****     for (i = 0; i < len_; i++)
 432              		.loc 2 99 0 is_stmt 0 discriminator 1
 433 01d2 FA7F     		ldrb	r2, [r7, #31]	@ zero_extendqisi2
 434 01d4 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 435 01d6 9A42     		cmp	r2, r3
 436 01d8 EDD3     		bcc	.L18
 101:../src/drv_i2c.c **** 
 102:../src/drv_i2c.c ****     if (!(I2Cx->CR2 & I2C_IT_EVT)) {        //if we are restarting the driver
 437              		.loc 2 102 0 is_stmt 1
 438 01da 374B     		ldr	r3, .L27+36
 439 01dc 1B68     		ldr	r3, [r3, #0]
 440 01de 9B88     		ldrh	r3, [r3, #4]	@ movhi
 441 01e0 9BB2     		uxth	r3, r3
 442 01e2 03F40073 		and	r3, r3, #512
 443 01e6 002B     		cmp	r3, #0
 444 01e8 20D1     		bne	.L26
 103:../src/drv_i2c.c ****         if (!(I2Cx->CR1 & 0x0100)) {        // ensure sending a start
 445              		.loc 2 103 0
 446 01ea 334B     		ldr	r3, .L27+36
 447 01ec 1B68     		ldr	r3, [r3, #0]
 448 01ee 1B88     		ldrh	r3, [r3, #0]	@ movhi
 449 01f0 9BB2     		uxth	r3, r3
 450 01f2 03F48073 		and	r3, r3, #256
 451 01f6 002B     		cmp	r3, #0
 452 01f8 0FD1     		bne	.L20
 104:../src/drv_i2c.c ****             while (I2Cx->CR1 & 0x0200) { ; }               //wait for any stop to finish sending
 453              		.loc 2 104 0
 454 01fa 00BF     		nop
 455              	.L21:
 456              		.loc 2 104 0 is_stmt 0 discriminator 1
 457 01fc 2E4B     		ldr	r3, .L27+36
 458 01fe 1B68     		ldr	r3, [r3, #0]
 459 0200 1B88     		ldrh	r3, [r3, #0]	@ movhi
 460 0202 9BB2     		uxth	r3, r3
 461 0204 03F40073 		and	r3, r3, #512
 462 0208 002B     		cmp	r3, #0
 463 020a F7D1     		bne	.L21
 105:../src/drv_i2c.c ****             I2C_GenerateSTART(I2Cx, ENABLE);        //send the start for the new job
 464              		.loc 2 105 0 is_stmt 1
 465 020c 2A4B     		ldr	r3, .L27+36
 466 020e 1B68     		ldr	r3, [r3, #0]
 467 0210 1846     		mov	r0, r3
 468 0212 4FF00101 		mov	r1, #1
 469 0216 FFF7FEFF 		bl	I2C_GenerateSTART
 470              	.L20:
 106:../src/drv_i2c.c ****         }
 107:../src/drv_i2c.c ****         I2C_ITConfig(I2Cx, I2C_IT_EVT | I2C_IT_ERR, ENABLE);        //allow the interrupts to fire 
 471              		.loc 2 107 0
 472 021a 274B     		ldr	r3, .L27+36
 473 021c 1B68     		ldr	r3, [r3, #0]
 474 021e 1846     		mov	r0, r3
 475 0220 4FF44071 		mov	r1, #768
 476 0224 4FF00102 		mov	r2, #1
 477 0228 FFF7FEFF 		bl	I2C_ITConfig
 478              	.L26:
 108:../src/drv_i2c.c ****     }
 109:../src/drv_i2c.c **** 
 110:../src/drv_i2c.c ****     while (busy && --timeout > 0);
 479              		.loc 2 110 0
 480 022c 00BF     		nop
 481              	.L23:
 482              		.loc 2 110 0 is_stmt 0 discriminator 1
 483 022e 204B     		ldr	r3, .L27+28
 484 0230 1B78     		ldrb	r3, [r3, #0]
 485 0232 DBB2     		uxtb	r3, r3
 486 0234 002B     		cmp	r3, #0
 487 0236 06D0     		beq	.L22
 488              		.loc 2 110 0 discriminator 2
 489 0238 BB69     		ldr	r3, [r7, #24]
 490 023a 03F1FF33 		add	r3, r3, #-1
 491 023e BB61     		str	r3, [r7, #24]
 492 0240 BB69     		ldr	r3, [r7, #24]
 493 0242 002B     		cmp	r3, #0
 494 0244 F3D1     		bne	.L23
 495              	.L22:
 111:../src/drv_i2c.c ****     if (timeout == 0) {
 496              		.loc 2 111 0 is_stmt 1
 497 0246 BB69     		ldr	r3, [r7, #24]
 498 0248 002B     		cmp	r3, #0
 499 024a 0FD1     		bne	.L24
 112:../src/drv_i2c.c ****         i2cErrorCount++;
 500              		.loc 2 112 0
 501 024c 1B4B     		ldr	r3, .L27+40
 502 024e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 503 0250 9BB2     		uxth	r3, r3
 504 0252 03F10103 		add	r3, r3, #1
 505 0256 9AB2     		uxth	r2, r3
 506 0258 184B     		ldr	r3, .L27+40
 507 025a 1A80     		strh	r2, [r3, #0]	@ movhi
 113:../src/drv_i2c.c ****         // reinit peripheral + clock out garbage
 114:../src/drv_i2c.c ****         i2cInit(I2Cx);
 508              		.loc 2 114 0
 509 025c 164B     		ldr	r3, .L27+36
 510 025e 1B68     		ldr	r3, [r3, #0]
 511 0260 1846     		mov	r0, r3
 512 0262 FFF7FEFF 		bl	i2cInit
 115:../src/drv_i2c.c ****         return false;
 513              		.loc 2 115 0
 514 0266 4FF00003 		mov	r3, #0
 515 026a 0DE0     		b	.L25
 516              	.L24:
 116:../src/drv_i2c.c ****     }
 117:../src/drv_i2c.c **** 
 118:../src/drv_i2c.c ****     return !error;
 517              		.loc 2 118 0
 518 026c 114B     		ldr	r3, .L27+32
 519 026e 1B78     		ldrb	r3, [r3, #0]
 520 0270 DBB2     		uxtb	r3, r3
 521 0272 002B     		cmp	r3, #0
 522 0274 0CBF     		ite	eq
 523 0276 0023     		moveq	r3, #0
 524 0278 0123     		movne	r3, #1
 525 027a DBB2     		uxtb	r3, r3
 526 027c 83F00103 		eor	r3, r3, #1
 527 0280 DBB2     		uxtb	r3, r3
 528 0282 03F00103 		and	r3, r3, #1
 529 0286 DBB2     		uxtb	r3, r3
 530              	.L25:
 119:../src/drv_i2c.c **** }
 531              		.loc 2 119 0
 532 0288 1846     		mov	r0, r3
 533 028a 07F12007 		add	r7, r7, #32
 534 028e BD46     		mov	sp, r7
 535 0290 80BD     		pop	{r7, pc}
 536              	.L28:
 537 0292 00BF     		.align	2
 538              	.L27:
 539 0294 08000000 		.word	addr
 540 0298 09000000 		.word	reg
 541 029c 0B000000 		.word	writing
 542 02a0 0C000000 		.word	reading
 543 02a4 10000000 		.word	write_p
 544 02a8 14000000 		.word	read_p
 545 02ac 0A000000 		.word	bytes
 546 02b0 07000000 		.word	busy
 547 02b4 06000000 		.word	error
 548 02b8 00000000 		.word	I2Cx
 549 02bc 04000000 		.word	i2cErrorCount
 550              		.cfi_endproc
 551              	.LFE34:
 553              		.align	2
 554              		.global	i2cWrite
 555              		.thumb
 556              		.thumb_func
 558              	i2cWrite:
 559              	.LFB35:
 120:../src/drv_i2c.c **** 
 121:../src/drv_i2c.c **** bool i2cWrite(uint8_t addr_, uint8_t reg_, uint8_t data)
 122:../src/drv_i2c.c **** {
 560              		.loc 2 122 0
 561              		.cfi_startproc
 562              		@ args = 0, pretend = 0, frame = 8
 563              		@ frame_needed = 1, uses_anonymous_args = 0
 564 02c0 80B5     		push	{r7, lr}
 565              	.LCFI16:
 566              		.cfi_def_cfa_offset 8
 567              		.cfi_offset 7, -8
 568              		.cfi_offset 14, -4
 569 02c2 82B0     		sub	sp, sp, #8
 570              	.LCFI17:
 571              		.cfi_def_cfa_offset 16
 572 02c4 00AF     		add	r7, sp, #0
 573              	.LCFI18:
 574              		.cfi_def_cfa_register 7
 575 02c6 1346     		mov	r3, r2
 576 02c8 0246     		mov	r2, r0
 577 02ca FA71     		strb	r2, [r7, #7]
 578 02cc 0A46     		mov	r2, r1
 579 02ce BA71     		strb	r2, [r7, #6]
 580 02d0 7B71     		strb	r3, [r7, #5]
 123:../src/drv_i2c.c ****     return i2cWriteBuffer(addr_, reg_, 1, &data);
 581              		.loc 2 123 0
 582 02d2 F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
 583 02d4 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 584 02d6 07F10503 		add	r3, r7, #5
 585 02da 0846     		mov	r0, r1
 586 02dc 1146     		mov	r1, r2
 587 02de 4FF00102 		mov	r2, #1
 588 02e2 FFF7FEFF 		bl	i2cWriteBuffer
 589 02e6 0346     		mov	r3, r0
 124:../src/drv_i2c.c **** }
 590              		.loc 2 124 0
 591 02e8 1846     		mov	r0, r3
 592 02ea 07F10807 		add	r7, r7, #8
 593 02ee BD46     		mov	sp, r7
 594 02f0 80BD     		pop	{r7, pc}
 595              		.cfi_endproc
 596              	.LFE35:
 598 02f2 00BF     		.align	2
 599              		.global	i2cRead
 600              		.thumb
 601              		.thumb_func
 603              	i2cRead:
 604              	.LFB36:
 125:../src/drv_i2c.c **** 
 126:../src/drv_i2c.c **** bool i2cRead(uint8_t addr_, uint8_t reg_, uint8_t len, uint8_t* buf)
 127:../src/drv_i2c.c **** {
 605              		.loc 2 127 0
 606              		.cfi_startproc
 607              		@ args = 0, pretend = 0, frame = 16
 608              		@ frame_needed = 1, uses_anonymous_args = 0
 609 02f4 80B5     		push	{r7, lr}
 610              	.LCFI19:
 611              		.cfi_def_cfa_offset 8
 612              		.cfi_offset 7, -8
 613              		.cfi_offset 14, -4
 614 02f6 84B0     		sub	sp, sp, #16
 615              	.LCFI20:
 616              		.cfi_def_cfa_offset 24
 617 02f8 00AF     		add	r7, sp, #0
 618              	.LCFI21:
 619              		.cfi_def_cfa_register 7
 620 02fa 3B60     		str	r3, [r7, #0]
 621 02fc 0346     		mov	r3, r0
 622 02fe FB71     		strb	r3, [r7, #7]
 623 0300 0B46     		mov	r3, r1
 624 0302 BB71     		strb	r3, [r7, #6]
 625 0304 1346     		mov	r3, r2
 626 0306 7B71     		strb	r3, [r7, #5]
 128:../src/drv_i2c.c ****     uint32_t timeout = I2C_DEFAULT_TIMEOUT;
 627              		.loc 2 128 0
 628 0308 47F23053 		movw	r3, #30000
 629 030c FB60     		str	r3, [r7, #12]
 129:../src/drv_i2c.c **** 
 130:../src/drv_i2c.c ****     addr = addr_ << 1;
 630              		.loc 2 130 0
 631 030e FB79     		ldrb	r3, [r7, #7]
 632 0310 4FEA4303 		lsl	r3, r3, #1
 633 0314 DAB2     		uxtb	r2, r3
 634 0316 3D4B     		ldr	r3, .L40
 635 0318 1A70     		strb	r2, [r3, #0]
 131:../src/drv_i2c.c ****     reg = reg_;
 636              		.loc 2 131 0
 637 031a 3D4B     		ldr	r3, .L40+4
 638 031c BA79     		ldrb	r2, [r7, #6]
 639 031e 1A70     		strb	r2, [r3, #0]
 132:../src/drv_i2c.c ****     writing = 0;
 640              		.loc 2 132 0
 641 0320 3C4B     		ldr	r3, .L40+8
 642 0322 4FF00002 		mov	r2, #0
 643 0326 1A70     		strb	r2, [r3, #0]
 133:../src/drv_i2c.c ****     reading = 1;
 644              		.loc 2 133 0
 645 0328 3B4B     		ldr	r3, .L40+12
 646 032a 4FF00102 		mov	r2, #1
 647 032e 1A70     		strb	r2, [r3, #0]
 134:../src/drv_i2c.c ****     read_p = buf;
 648              		.loc 2 134 0
 649 0330 3A4B     		ldr	r3, .L40+16
 650 0332 3A68     		ldr	r2, [r7, #0]
 651 0334 1A60     		str	r2, [r3, #0]
 135:../src/drv_i2c.c ****     write_p = buf;
 652              		.loc 2 135 0
 653 0336 3A4B     		ldr	r3, .L40+20
 654 0338 3A68     		ldr	r2, [r7, #0]
 655 033a 1A60     		str	r2, [r3, #0]
 136:../src/drv_i2c.c ****     bytes = len;
 656              		.loc 2 136 0
 657 033c 394B     		ldr	r3, .L40+24
 658 033e 7A79     		ldrb	r2, [r7, #5]
 659 0340 1A70     		strb	r2, [r3, #0]
 137:../src/drv_i2c.c ****     busy = 1;
 660              		.loc 2 137 0
 661 0342 394B     		ldr	r3, .L40+28
 662 0344 4FF00102 		mov	r2, #1
 663 0348 1A70     		strb	r2, [r3, #0]
 138:../src/drv_i2c.c ****     error = false;
 664              		.loc 2 138 0
 665 034a 384B     		ldr	r3, .L40+32
 666 034c 4FF00002 		mov	r2, #0
 667 0350 1A70     		strb	r2, [r3, #0]
 139:../src/drv_i2c.c **** 
 140:../src/drv_i2c.c ****     if (!(I2Cx->CR2 & I2C_IT_EVT)) {        //if we are restarting the driver
 668              		.loc 2 140 0
 669 0352 374B     		ldr	r3, .L40+36
 670 0354 1B68     		ldr	r3, [r3, #0]
 671 0356 9B88     		ldrh	r3, [r3, #4]	@ movhi
 672 0358 9BB2     		uxth	r3, r3
 673 035a 03F40073 		and	r3, r3, #512
 674 035e 002B     		cmp	r3, #0
 675 0360 20D1     		bne	.L39
 141:../src/drv_i2c.c ****         if (!(I2Cx->CR1 & 0x0100)) {        // ensure sending a start
 676              		.loc 2 141 0
 677 0362 334B     		ldr	r3, .L40+36
 678 0364 1B68     		ldr	r3, [r3, #0]
 679 0366 1B88     		ldrh	r3, [r3, #0]	@ movhi
 680 0368 9BB2     		uxth	r3, r3
 681 036a 03F48073 		and	r3, r3, #256
 682 036e 002B     		cmp	r3, #0
 683 0370 0FD1     		bne	.L33
 142:../src/drv_i2c.c ****             while (I2Cx->CR1 & 0x0200) { ; }               //wait for any stop to finish sending
 684              		.loc 2 142 0
 685 0372 00BF     		nop
 686              	.L34:
 687              		.loc 2 142 0 is_stmt 0 discriminator 1
 688 0374 2E4B     		ldr	r3, .L40+36
 689 0376 1B68     		ldr	r3, [r3, #0]
 690 0378 1B88     		ldrh	r3, [r3, #0]	@ movhi
 691 037a 9BB2     		uxth	r3, r3
 692 037c 03F40073 		and	r3, r3, #512
 693 0380 002B     		cmp	r3, #0
 694 0382 F7D1     		bne	.L34
 143:../src/drv_i2c.c ****             I2C_GenerateSTART(I2Cx, ENABLE);        //send the start for the new job
 695              		.loc 2 143 0 is_stmt 1
 696 0384 2A4B     		ldr	r3, .L40+36
 697 0386 1B68     		ldr	r3, [r3, #0]
 698 0388 1846     		mov	r0, r3
 699 038a 4FF00101 		mov	r1, #1
 700 038e FFF7FEFF 		bl	I2C_GenerateSTART
 701              	.L33:
 144:../src/drv_i2c.c ****         }
 145:../src/drv_i2c.c ****         I2C_ITConfig(I2Cx, I2C_IT_EVT | I2C_IT_ERR, ENABLE);        //allow the interrupts to fire 
 702              		.loc 2 145 0
 703 0392 274B     		ldr	r3, .L40+36
 704 0394 1B68     		ldr	r3, [r3, #0]
 705 0396 1846     		mov	r0, r3
 706 0398 4FF44071 		mov	r1, #768
 707 039c 4FF00102 		mov	r2, #1
 708 03a0 FFF7FEFF 		bl	I2C_ITConfig
 709              	.L39:
 146:../src/drv_i2c.c ****     }
 147:../src/drv_i2c.c **** 
 148:../src/drv_i2c.c ****     while (busy && --timeout > 0);
 710              		.loc 2 148 0
 711 03a4 00BF     		nop
 712              	.L36:
 713              		.loc 2 148 0 is_stmt 0 discriminator 1
 714 03a6 204B     		ldr	r3, .L40+28
 715 03a8 1B78     		ldrb	r3, [r3, #0]
 716 03aa DBB2     		uxtb	r3, r3
 717 03ac 002B     		cmp	r3, #0
 718 03ae 06D0     		beq	.L35
 719              		.loc 2 148 0 discriminator 2
 720 03b0 FB68     		ldr	r3, [r7, #12]
 721 03b2 03F1FF33 		add	r3, r3, #-1
 722 03b6 FB60     		str	r3, [r7, #12]
 723 03b8 FB68     		ldr	r3, [r7, #12]
 724 03ba 002B     		cmp	r3, #0
 725 03bc F3D1     		bne	.L36
 726              	.L35:
 149:../src/drv_i2c.c ****     if (timeout == 0) {
 727              		.loc 2 149 0 is_stmt 1
 728 03be FB68     		ldr	r3, [r7, #12]
 729 03c0 002B     		cmp	r3, #0
 730 03c2 0FD1     		bne	.L37
 150:../src/drv_i2c.c ****         i2cErrorCount++;
 731              		.loc 2 150 0
 732 03c4 1B4B     		ldr	r3, .L40+40
 733 03c6 1B88     		ldrh	r3, [r3, #0]	@ movhi
 734 03c8 9BB2     		uxth	r3, r3
 735 03ca 03F10103 		add	r3, r3, #1
 736 03ce 9AB2     		uxth	r2, r3
 737 03d0 184B     		ldr	r3, .L40+40
 738 03d2 1A80     		strh	r2, [r3, #0]	@ movhi
 151:../src/drv_i2c.c ****         // reinit peripheral + clock out garbage
 152:../src/drv_i2c.c ****         i2cInit(I2Cx);
 739              		.loc 2 152 0
 740 03d4 164B     		ldr	r3, .L40+36
 741 03d6 1B68     		ldr	r3, [r3, #0]
 742 03d8 1846     		mov	r0, r3
 743 03da FFF7FEFF 		bl	i2cInit
 153:../src/drv_i2c.c ****         return false;
 744              		.loc 2 153 0
 745 03de 4FF00003 		mov	r3, #0
 746 03e2 0DE0     		b	.L38
 747              	.L37:
 154:../src/drv_i2c.c ****     }
 155:../src/drv_i2c.c **** 
 156:../src/drv_i2c.c ****     return !error;
 748              		.loc 2 156 0
 749 03e4 114B     		ldr	r3, .L40+32
 750 03e6 1B78     		ldrb	r3, [r3, #0]
 751 03e8 DBB2     		uxtb	r3, r3
 752 03ea 002B     		cmp	r3, #0
 753 03ec 0CBF     		ite	eq
 754 03ee 0023     		moveq	r3, #0
 755 03f0 0123     		movne	r3, #1
 756 03f2 DBB2     		uxtb	r3, r3
 757 03f4 83F00103 		eor	r3, r3, #1
 758 03f8 DBB2     		uxtb	r3, r3
 759 03fa 03F00103 		and	r3, r3, #1
 760 03fe DBB2     		uxtb	r3, r3
 761              	.L38:
 157:../src/drv_i2c.c **** }
 762              		.loc 2 157 0
 763 0400 1846     		mov	r0, r3
 764 0402 07F11007 		add	r7, r7, #16
 765 0406 BD46     		mov	sp, r7
 766 0408 80BD     		pop	{r7, pc}
 767              	.L41:
 768 040a 00BF     		.align	2
 769              	.L40:
 770 040c 08000000 		.word	addr
 771 0410 09000000 		.word	reg
 772 0414 0B000000 		.word	writing
 773 0418 0C000000 		.word	reading
 774 041c 14000000 		.word	read_p
 775 0420 10000000 		.word	write_p
 776 0424 0A000000 		.word	bytes
 777 0428 07000000 		.word	busy
 778 042c 06000000 		.word	error
 779 0430 00000000 		.word	I2Cx
 780 0434 04000000 		.word	i2cErrorCount
 781              		.cfi_endproc
 782              	.LFE36:
 784              		.align	2
 785              		.thumb
 786              		.thumb_func
 788              	i2c_ev_handler:
 789              	.LFB37:
 158:../src/drv_i2c.c **** 
 159:../src/drv_i2c.c **** void i2c_ev_handler(void)
 160:../src/drv_i2c.c **** {
 790              		.loc 2 160 0
 791              		.cfi_startproc
 792              		@ args = 0, pretend = 0, frame = 8
 793              		@ frame_needed = 1, uses_anonymous_args = 0
 794 0438 B0B5     		push	{r4, r5, r7, lr}
 795              	.LCFI22:
 796              		.cfi_def_cfa_offset 16
 797              		.cfi_offset 4, -16
 798              		.cfi_offset 5, -12
 799              		.cfi_offset 7, -8
 800              		.cfi_offset 14, -4
 801 043a 82B0     		sub	sp, sp, #8
 802              	.LCFI23:
 803              		.cfi_def_cfa_offset 24
 804 043c 00AF     		add	r7, sp, #0
 805              	.LCFI24:
 806              		.cfi_def_cfa_register 7
 161:../src/drv_i2c.c ****     static uint8_t subaddress_sent, final_stop; //flag to indicate if subaddess sent, flag to indic
 162:../src/drv_i2c.c ****     static int8_t index;        //index is signed -1==send the subaddress
 163:../src/drv_i2c.c ****     uint8_t SReg_1 = I2Cx->SR1; //read the status register here
 807              		.loc 2 163 0
 808 043e 724B     		ldr	r3, .L74
 809 0440 1B68     		ldr	r3, [r3, #0]
 810 0442 9B8A     		ldrh	r3, [r3, #20]	@ movhi
 811 0444 9BB2     		uxth	r3, r3
 812 0446 FB71     		strb	r3, [r7, #7]
 164:../src/drv_i2c.c **** 
 165:../src/drv_i2c.c ****     if (SReg_1 & 0x0001) {      //we just sent a start - EV5 in ref manual
 813              		.loc 2 165 0
 814 0448 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 815 044a 03F00103 		and	r3, r3, #1
 816 044e 002B     		cmp	r3, #0
 817 0450 57D0     		beq	.L43
 166:../src/drv_i2c.c ****         I2Cx->CR1 &= ~0x0800;  //reset the POS bit so ACK/NACK applied to the current byte
 818              		.loc 2 166 0
 819 0452 6D4B     		ldr	r3, .L74
 820 0454 1B68     		ldr	r3, [r3, #0]
 821 0456 6C4A     		ldr	r2, .L74
 822 0458 1268     		ldr	r2, [r2, #0]
 823 045a 1288     		ldrh	r2, [r2, #0]	@ movhi
 824 045c 92B2     		uxth	r2, r2
 825 045e 22F40062 		bic	r2, r2, #2048
 826 0462 92B2     		uxth	r2, r2
 827 0464 1A80     		strh	r2, [r3, #0]	@ movhi
 167:../src/drv_i2c.c ****         I2C_AcknowledgeConfig(I2Cx, ENABLE);    //make sure ACK is on
 828              		.loc 2 167 0
 829 0466 684B     		ldr	r3, .L74
 830 0468 1B68     		ldr	r3, [r3, #0]
 831 046a 1846     		mov	r0, r3
 832 046c 4FF00101 		mov	r1, #1
 833 0470 FFF7FEFF 		bl	I2C_AcknowledgeConfig
 168:../src/drv_i2c.c ****         index = 0;              //reset the index
 834              		.loc 2 168 0
 835 0474 654B     		ldr	r3, .L74+4
 836 0476 4FF00002 		mov	r2, #0
 837 047a 1A70     		strb	r2, [r3, #0]
 169:../src/drv_i2c.c ****         if (reading && (subaddress_sent || 0xFF == reg)) {       //we have sent the subaddr
 838              		.loc 2 169 0
 839 047c 644B     		ldr	r3, .L74+8
 840 047e 1B78     		ldrb	r3, [r3, #0]
 841 0480 DBB2     		uxtb	r3, r3
 842 0482 002B     		cmp	r3, #0
 843 0484 27D0     		beq	.L44
 844              		.loc 2 169 0 is_stmt 0 discriminator 1
 845 0486 634B     		ldr	r3, .L74+12
 846 0488 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 847 048a 002B     		cmp	r3, #0
 848 048c 04D1     		bne	.L45
 849 048e 624B     		ldr	r3, .L74+16
 850 0490 1B78     		ldrb	r3, [r3, #0]
 851 0492 DBB2     		uxtb	r3, r3
 852 0494 FF2B     		cmp	r3, #255
 853 0496 1ED1     		bne	.L44
 854              	.L45:
 170:../src/drv_i2c.c ****             subaddress_sent = 1;        //make sure this is set in case of no subaddress, so follow
 855              		.loc 2 170 0 is_stmt 1
 856 0498 5E4B     		ldr	r3, .L74+12
 857 049a 4FF00102 		mov	r2, #1
 858 049e 1A70     		strb	r2, [r3, #0]
 171:../src/drv_i2c.c ****             if (bytes == 2)
 859              		.loc 2 171 0
 860 04a0 5E4B     		ldr	r3, .L74+20
 861 04a2 1B78     		ldrb	r3, [r3, #0]
 862 04a4 DBB2     		uxtb	r3, r3
 863 04a6 022B     		cmp	r3, #2
 864 04a8 09D1     		bne	.L46
 172:../src/drv_i2c.c ****                 I2Cx->CR1 |= 0x0800;    //set the POS bit so NACK applied to the final byte in the 
 865              		.loc 2 172 0
 866 04aa 574B     		ldr	r3, .L74
 867 04ac 1B68     		ldr	r3, [r3, #0]
 868 04ae 564A     		ldr	r2, .L74
 869 04b0 1268     		ldr	r2, [r2, #0]
 870 04b2 1288     		ldrh	r2, [r2, #0]	@ movhi
 871 04b4 92B2     		uxth	r2, r2
 872 04b6 42F40062 		orr	r2, r2, #2048
 873 04ba 92B2     		uxth	r2, r2
 874 04bc 1A80     		strh	r2, [r3, #0]	@ movhi
 875              	.L46:
 173:../src/drv_i2c.c ****             I2C_Send7bitAddress(I2Cx, addr, I2C_Direction_Receiver);   //send the address and set h
 876              		.loc 2 173 0
 877 04be 524B     		ldr	r3, .L74
 878 04c0 1A68     		ldr	r2, [r3, #0]
 879 04c2 574B     		ldr	r3, .L74+24
 880 04c4 1B78     		ldrb	r3, [r3, #0]
 881 04c6 DBB2     		uxtb	r3, r3
 882 04c8 1046     		mov	r0, r2
 883 04ca 1946     		mov	r1, r3
 884 04cc 4FF00102 		mov	r2, #1
 885 04d0 FFF7FEFF 		bl	I2C_Send7bitAddress
 886 04d4 21E2     		b	.L48
 887              	.L44:
 174:../src/drv_i2c.c ****         } else {                //direction is Tx, or we havent sent the sub and rep start
 175:../src/drv_i2c.c ****             I2C_Send7bitAddress(I2Cx, addr, I2C_Direction_Transmitter);        //send the address a
 888              		.loc 2 175 0
 889 04d6 4C4B     		ldr	r3, .L74
 890 04d8 1A68     		ldr	r2, [r3, #0]
 891 04da 514B     		ldr	r3, .L74+24
 892 04dc 1B78     		ldrb	r3, [r3, #0]
 893 04de DBB2     		uxtb	r3, r3
 894 04e0 1046     		mov	r0, r2
 895 04e2 1946     		mov	r1, r3
 896 04e4 4FF00002 		mov	r2, #0
 897 04e8 FFF7FEFF 		bl	I2C_Send7bitAddress
 176:../src/drv_i2c.c ****             if (reg != 0xFF)       //0xFF as subaddress means it will be ignored, in Tx or Rx mode
 898              		.loc 2 176 0
 899 04ec 4A4B     		ldr	r3, .L74+16
 900 04ee 1B78     		ldrb	r3, [r3, #0]
 901 04f0 DBB2     		uxtb	r3, r3
 902 04f2 FF2B     		cmp	r3, #255
 903 04f4 00F01082 		beq	.L72
 177:../src/drv_i2c.c ****                 index = -1;     //send a subaddress
 904              		.loc 2 177 0
 905 04f8 444B     		ldr	r3, .L74+4
 906 04fa 4FF0FF02 		mov	r2, #255
 907 04fe 1A70     		strb	r2, [r3, #0]
 908 0500 0AE2     		b	.L72
 909              	.L43:
 178:../src/drv_i2c.c ****         }
 179:../src/drv_i2c.c ****     } else if (SReg_1 & 0x0002) {       //we just sent the address - EV6 in ref manual
 910              		.loc 2 179 0
 911 0502 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 912 0504 03F00203 		and	r3, r3, #2
 913 0508 002B     		cmp	r3, #0
 914 050a 00F08D80 		beq	.L49
 915              	.LBB2:
 180:../src/drv_i2c.c ****         //Read SR1,2 to clear ADDR
 181:../src/drv_i2c.c ****         volatile uint8_t a;
 182:../src/drv_i2c.c ****         __DMB(); // memory fence to control hardware
 916              		.loc 2 182 0
 917 050e FFF777FD 		bl	__DMB
 183:../src/drv_i2c.c ****         if (bytes == 1 && reading && subaddress_sent) { //we are receiving 1 byte - EV6_3
 918              		.loc 2 183 0
 919 0512 424B     		ldr	r3, .L74+20
 920 0514 1B78     		ldrb	r3, [r3, #0]
 921 0516 DBB2     		uxtb	r3, r3
 922 0518 012B     		cmp	r3, #1
 923 051a 2CD1     		bne	.L50
 924              		.loc 2 183 0 is_stmt 0 discriminator 1
 925 051c 3C4B     		ldr	r3, .L74+8
 926 051e 1B78     		ldrb	r3, [r3, #0]
 927 0520 DBB2     		uxtb	r3, r3
 928 0522 002B     		cmp	r3, #0
 929 0524 27D0     		beq	.L50
 930 0526 3B4B     		ldr	r3, .L74+12
 931 0528 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 932 052a 002B     		cmp	r3, #0
 933 052c 23D0     		beq	.L50
 184:../src/drv_i2c.c ****             I2C_AcknowledgeConfig(I2Cx, DISABLE);       //turn off ACK
 934              		.loc 2 184 0 is_stmt 1
 935 052e 364B     		ldr	r3, .L74
 936 0530 1B68     		ldr	r3, [r3, #0]
 937 0532 1846     		mov	r0, r3
 938 0534 4FF00001 		mov	r1, #0
 939 0538 FFF7FEFF 		bl	I2C_AcknowledgeConfig
 185:../src/drv_i2c.c ****             __DMB();
 940              		.loc 2 185 0
 941 053c FFF760FD 		bl	__DMB
 186:../src/drv_i2c.c ****             a = I2Cx->SR2;      //clear ADDR after ACK is turned off
 942              		.loc 2 186 0
 943 0540 314B     		ldr	r3, .L74
 944 0542 1B68     		ldr	r3, [r3, #0]
 945 0544 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 946 0546 9BB2     		uxth	r3, r3
 947 0548 DBB2     		uxtb	r3, r3
 948 054a BB71     		strb	r3, [r7, #6]
 187:../src/drv_i2c.c ****             I2C_GenerateSTOP(I2Cx, ENABLE);     //program the stop
 949              		.loc 2 187 0
 950 054c 2E4B     		ldr	r3, .L74
 951 054e 1B68     		ldr	r3, [r3, #0]
 952 0550 1846     		mov	r0, r3
 953 0552 4FF00101 		mov	r1, #1
 954 0556 FFF7FEFF 		bl	I2C_GenerateSTOP
 188:../src/drv_i2c.c ****             final_stop = 1;
 955              		.loc 2 188 0
 956 055a 324B     		ldr	r3, .L74+28
 957 055c 4FF00102 		mov	r2, #1
 958 0560 1A70     		strb	r2, [r3, #0]
 189:../src/drv_i2c.c ****             I2C_ITConfig(I2Cx, I2C_IT_BUF, ENABLE);     //allow us to have an EV7
 959              		.loc 2 189 0
 960 0562 294B     		ldr	r3, .L74
 961 0564 1B68     		ldr	r3, [r3, #0]
 962 0566 1846     		mov	r0, r3
 963 0568 4FF48061 		mov	r1, #1024
 964 056c 4FF00102 		mov	r2, #1
 965 0570 FFF7FEFF 		bl	I2C_ITConfig
 966 0574 D1E1     		b	.L48
 967              	.L50:
 190:../src/drv_i2c.c ****         } else {                //EV6 and EV6_1
 191:../src/drv_i2c.c ****             a = I2Cx->SR2;      //clear the ADDR here
 968              		.loc 2 191 0
 969 0576 244B     		ldr	r3, .L74
 970 0578 1B68     		ldr	r3, [r3, #0]
 971 057a 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 972 057c 9BB2     		uxth	r3, r3
 973 057e DBB2     		uxtb	r3, r3
 974 0580 BB71     		strb	r3, [r7, #6]
 192:../src/drv_i2c.c ****             __DMB();
 975              		.loc 2 192 0
 976 0582 FFF73DFD 		bl	__DMB
 193:../src/drv_i2c.c ****             if (bytes == 2 && reading && subaddress_sent) {     //rx 2 bytes - EV6_1
 977              		.loc 2 193 0
 978 0586 254B     		ldr	r3, .L74+20
 979 0588 1B78     		ldrb	r3, [r3, #0]
 980 058a DBB2     		uxtb	r3, r3
 981 058c 022B     		cmp	r3, #2
 982 058e 19D1     		bne	.L52
 983              		.loc 2 193 0 is_stmt 0 discriminator 1
 984 0590 1F4B     		ldr	r3, .L74+8
 985 0592 1B78     		ldrb	r3, [r3, #0]
 986 0594 DBB2     		uxtb	r3, r3
 987 0596 002B     		cmp	r3, #0
 988 0598 14D0     		beq	.L52
 989 059a 1E4B     		ldr	r3, .L74+12
 990 059c 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 991 059e 002B     		cmp	r3, #0
 992 05a0 10D0     		beq	.L52
 194:../src/drv_i2c.c ****                 I2C_AcknowledgeConfig(I2Cx, DISABLE);   //turn off ACK
 993              		.loc 2 194 0 is_stmt 1
 994 05a2 194B     		ldr	r3, .L74
 995 05a4 1B68     		ldr	r3, [r3, #0]
 996 05a6 1846     		mov	r0, r3
 997 05a8 4FF00001 		mov	r1, #0
 998 05ac FFF7FEFF 		bl	I2C_AcknowledgeConfig
 195:../src/drv_i2c.c ****                 I2C_ITConfig(I2Cx, I2C_IT_BUF, DISABLE);        //disable TXE to allow the buffer t
 999              		.loc 2 195 0
 1000 05b0 154B     		ldr	r3, .L74
 1001 05b2 1B68     		ldr	r3, [r3, #0]
 1002 05b4 1846     		mov	r0, r3
 1003 05b6 4FF48061 		mov	r1, #1024
 1004 05ba 4FF00002 		mov	r2, #0
 1005 05be FFF7FEFF 		bl	I2C_ITConfig
 1006 05c2 AAE1     		b	.L48
 1007              	.L52:
 196:../src/drv_i2c.c ****             } else if (bytes == 3 && reading && subaddress_sent)       //rx 3 bytes
 1008              		.loc 2 196 0
 1009 05c4 154B     		ldr	r3, .L74+20
 1010 05c6 1B78     		ldrb	r3, [r3, #0]
 1011 05c8 DBB2     		uxtb	r3, r3
 1012 05ca 032B     		cmp	r3, #3
 1013 05cc 12D1     		bne	.L53
 1014              		.loc 2 196 0 is_stmt 0 discriminator 1
 1015 05ce 104B     		ldr	r3, .L74+8
 1016 05d0 1B78     		ldrb	r3, [r3, #0]
 1017 05d2 DBB2     		uxtb	r3, r3
 1018 05d4 002B     		cmp	r3, #0
 1019 05d6 0DD0     		beq	.L53
 1020 05d8 0E4B     		ldr	r3, .L74+12
 1021 05da 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1022 05dc 002B     		cmp	r3, #0
 1023 05de 09D0     		beq	.L53
 197:../src/drv_i2c.c ****                 I2C_ITConfig(I2Cx, I2C_IT_BUF, DISABLE);        //make sure RXNE disabled so we get
 1024              		.loc 2 197 0 is_stmt 1
 1025 05e0 094B     		ldr	r3, .L74
 1026 05e2 1B68     		ldr	r3, [r3, #0]
 1027 05e4 1846     		mov	r0, r3
 1028 05e6 4FF48061 		mov	r1, #1024
 1029 05ea 4FF00002 		mov	r2, #0
 1030 05ee FFF7FEFF 		bl	I2C_ITConfig
 1031 05f2 92E1     		b	.L48
 1032              	.L53:
 198:../src/drv_i2c.c ****             else                //receiving greater than three bytes, sending subaddress, or transm
 199:../src/drv_i2c.c ****                 I2C_ITConfig(I2Cx, I2C_IT_BUF, ENABLE);
 1033              		.loc 2 199 0
 1034 05f4 044B     		ldr	r3, .L74
 1035 05f6 1B68     		ldr	r3, [r3, #0]
 1036 05f8 1846     		mov	r0, r3
 1037 05fa 4FF48061 		mov	r1, #1024
 1038 05fe 4FF00102 		mov	r2, #1
 1039 0602 FFF7FEFF 		bl	I2C_ITConfig
 1040 0606 88E1     		b	.L48
 1041              	.L75:
 1042              		.align	2
 1043              	.L74:
 1044 0608 00000000 		.word	I2Cx
 1045 060c 18000000 		.word	index.8729
 1046 0610 0C000000 		.word	reading
 1047 0614 19000000 		.word	subaddress_sent.8727
 1048 0618 09000000 		.word	reg
 1049 061c 0A000000 		.word	bytes
 1050 0620 08000000 		.word	addr
 1051 0624 1A000000 		.word	final_stop.8728
 1052              	.L49:
 1053              	.LBE2:
 200:../src/drv_i2c.c ****         }
 201:../src/drv_i2c.c ****     } else if (SReg_1 & 0x004) {        //Byte transfer finished - EV7_2, EV7_3 or EV8_2
 1054              		.loc 2 201 0
 1055 0628 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1056 062a 03F00403 		and	r3, r3, #4
 1057 062e 002B     		cmp	r3, #0
 1058 0630 00F0D180 		beq	.L54
 202:../src/drv_i2c.c ****         final_stop = 1;
 1059              		.loc 2 202 0
 1060 0634 864B     		ldr	r3, .L76
 1061 0636 4FF00102 		mov	r2, #1
 1062 063a 1A70     		strb	r2, [r3, #0]
 203:../src/drv_i2c.c ****         if (reading && subaddress_sent) {     //EV7_2, EV7_3
 1063              		.loc 2 203 0
 1064 063c 854B     		ldr	r3, .L76+4
 1065 063e 1B78     		ldrb	r3, [r3, #0]
 1066 0640 DBB2     		uxtb	r3, r3
 1067 0642 002B     		cmp	r3, #0
 1068 0644 00F08D80 		beq	.L55
 1069              		.loc 2 203 0 is_stmt 0 discriminator 1
 1070 0648 834B     		ldr	r3, .L76+8
 1071 064a 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1072 064c 002B     		cmp	r3, #0
 1073 064e 00F08880 		beq	.L55
 204:../src/drv_i2c.c ****             if (bytes > 2) {      //EV7_2
 1074              		.loc 2 204 0 is_stmt 1
 1075 0652 824B     		ldr	r3, .L76+12
 1076 0654 1B78     		ldrb	r3, [r3, #0]
 1077 0656 DBB2     		uxtb	r3, r3
 1078 0658 022B     		cmp	r3, #2
 1079 065a 41D9     		bls	.L56
 205:../src/drv_i2c.c ****                 I2C_AcknowledgeConfig(I2Cx, DISABLE);   //turn off ACK
 1080              		.loc 2 205 0
 1081 065c 804B     		ldr	r3, .L76+16
 1082 065e 1B68     		ldr	r3, [r3, #0]
 1083 0660 1846     		mov	r0, r3
 1084 0662 4FF00001 		mov	r1, #0
 1085 0666 FFF7FEFF 		bl	I2C_AcknowledgeConfig
 206:../src/drv_i2c.c ****                 read_p[index++] = I2C_ReceiveData(I2Cx);    //read data N-2
 1086              		.loc 2 206 0
 1087 066a 7E4B     		ldr	r3, .L76+20
 1088 066c 1A68     		ldr	r2, [r3, #0]
 1089 066e 7E4B     		ldr	r3, .L76+24
 1090 0670 1C78     		ldrb	r4, [r3, #0]	@ zero_extendqisi2
 1091 0672 63B2     		sxtb	r3, r4
 1092 0674 D518     		adds	r5, r2, r3
 1093 0676 7A4B     		ldr	r3, .L76+16
 1094 0678 1B68     		ldr	r3, [r3, #0]
 1095 067a 1846     		mov	r0, r3
 1096 067c FFF7FEFF 		bl	I2C_ReceiveData
 1097 0680 0346     		mov	r3, r0
 1098 0682 2B70     		strb	r3, [r5, #0]
 1099 0684 2346     		mov	r3, r4
 1100 0686 03F10103 		add	r3, r3, #1
 1101 068a DAB2     		uxtb	r2, r3
 1102 068c 764B     		ldr	r3, .L76+24
 1103 068e 1A70     		strb	r2, [r3, #0]
 207:../src/drv_i2c.c ****                 I2C_GenerateSTOP(I2Cx, ENABLE); //program the Stop
 1104              		.loc 2 207 0
 1105 0690 734B     		ldr	r3, .L76+16
 1106 0692 1B68     		ldr	r3, [r3, #0]
 1107 0694 1846     		mov	r0, r3
 1108 0696 4FF00101 		mov	r1, #1
 1109 069a FFF7FEFF 		bl	I2C_GenerateSTOP
 208:../src/drv_i2c.c ****                 final_stop = 1; //reuired to fix hardware
 1110              		.loc 2 208 0
 1111 069e 6C4B     		ldr	r3, .L76
 1112 06a0 4FF00102 		mov	r2, #1
 1113 06a4 1A70     		strb	r2, [r3, #0]
 209:../src/drv_i2c.c ****                 read_p[index++] = I2C_ReceiveData(I2Cx);    //read data N-1
 1114              		.loc 2 209 0
 1115 06a6 6F4B     		ldr	r3, .L76+20
 1116 06a8 1A68     		ldr	r2, [r3, #0]
 1117 06aa 6F4B     		ldr	r3, .L76+24
 1118 06ac 1C78     		ldrb	r4, [r3, #0]	@ zero_extendqisi2
 1119 06ae 63B2     		sxtb	r3, r4
 1120 06b0 D518     		adds	r5, r2, r3
 1121 06b2 6B4B     		ldr	r3, .L76+16
 1122 06b4 1B68     		ldr	r3, [r3, #0]
 1123 06b6 1846     		mov	r0, r3
 1124 06b8 FFF7FEFF 		bl	I2C_ReceiveData
 1125 06bc 0346     		mov	r3, r0
 1126 06be 2B70     		strb	r3, [r5, #0]
 1127 06c0 2346     		mov	r3, r4
 1128 06c2 03F10103 		add	r3, r3, #1
 1129 06c6 DAB2     		uxtb	r2, r3
 1130 06c8 674B     		ldr	r3, .L76+24
 1131 06ca 1A70     		strb	r2, [r3, #0]
 210:../src/drv_i2c.c ****                 I2C_ITConfig(I2Cx, I2C_IT_BUF, ENABLE); //enable TXE to allow the final EV7
 1132              		.loc 2 210 0
 1133 06cc 644B     		ldr	r3, .L76+16
 1134 06ce 1B68     		ldr	r3, [r3, #0]
 1135 06d0 1846     		mov	r0, r3
 1136 06d2 4FF48061 		mov	r1, #1024
 1137 06d6 4FF00102 		mov	r2, #1
 1138 06da FFF7FEFF 		bl	I2C_ITConfig
 204:../src/drv_i2c.c ****             if (bytes > 2) {      //EV7_2
 1139              		.loc 2 204 0
 1140 06de 70E0     		b	.L60
 1141              	.L56:
 211:../src/drv_i2c.c ****             } else {            //EV7_3
 212:../src/drv_i2c.c ****                 if (final_stop)
 1142              		.loc 2 212 0
 1143 06e0 5B4B     		ldr	r3, .L76
 1144 06e2 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1145 06e4 002B     		cmp	r3, #0
 1146 06e6 07D0     		beq	.L58
 213:../src/drv_i2c.c ****                     I2C_GenerateSTOP(I2Cx, ENABLE);     //program the Stop
 1147              		.loc 2 213 0
 1148 06e8 5D4B     		ldr	r3, .L76+16
 1149 06ea 1B68     		ldr	r3, [r3, #0]
 1150 06ec 1846     		mov	r0, r3
 1151 06ee 4FF00101 		mov	r1, #1
 1152 06f2 FFF7FEFF 		bl	I2C_GenerateSTOP
 1153 06f6 06E0     		b	.L59
 1154              	.L58:
 214:../src/drv_i2c.c ****                 else
 215:../src/drv_i2c.c ****                     I2C_GenerateSTART(I2Cx, ENABLE);    //program a rep start
 1155              		.loc 2 215 0
 1156 06f8 594B     		ldr	r3, .L76+16
 1157 06fa 1B68     		ldr	r3, [r3, #0]
 1158 06fc 1846     		mov	r0, r3
 1159 06fe 4FF00101 		mov	r1, #1
 1160 0702 FFF7FEFF 		bl	I2C_GenerateSTART
 1161              	.L59:
 216:../src/drv_i2c.c ****                 read_p[index++] = I2C_ReceiveData(I2Cx);    //read data N-1
 1162              		.loc 2 216 0
 1163 0706 574B     		ldr	r3, .L76+20
 1164 0708 1A68     		ldr	r2, [r3, #0]
 1165 070a 574B     		ldr	r3, .L76+24
 1166 070c 1C78     		ldrb	r4, [r3, #0]	@ zero_extendqisi2
 1167 070e 63B2     		sxtb	r3, r4
 1168 0710 D518     		adds	r5, r2, r3
 1169 0712 534B     		ldr	r3, .L76+16
 1170 0714 1B68     		ldr	r3, [r3, #0]
 1171 0716 1846     		mov	r0, r3
 1172 0718 FFF7FEFF 		bl	I2C_ReceiveData
 1173 071c 0346     		mov	r3, r0
 1174 071e 2B70     		strb	r3, [r5, #0]
 1175 0720 2346     		mov	r3, r4
 1176 0722 03F10103 		add	r3, r3, #1
 1177 0726 DAB2     		uxtb	r2, r3
 1178 0728 4F4B     		ldr	r3, .L76+24
 1179 072a 1A70     		strb	r2, [r3, #0]
 217:../src/drv_i2c.c ****                 read_p[index++] = I2C_ReceiveData(I2Cx);    //read data N
 1180              		.loc 2 217 0
 1181 072c 4D4B     		ldr	r3, .L76+20
 1182 072e 1A68     		ldr	r2, [r3, #0]
 1183 0730 4D4B     		ldr	r3, .L76+24
 1184 0732 1C78     		ldrb	r4, [r3, #0]	@ zero_extendqisi2
 1185 0734 63B2     		sxtb	r3, r4
 1186 0736 D518     		adds	r5, r2, r3
 1187 0738 494B     		ldr	r3, .L76+16
 1188 073a 1B68     		ldr	r3, [r3, #0]
 1189 073c 1846     		mov	r0, r3
 1190 073e FFF7FEFF 		bl	I2C_ReceiveData
 1191 0742 0346     		mov	r3, r0
 1192 0744 2B70     		strb	r3, [r5, #0]
 1193 0746 2346     		mov	r3, r4
 1194 0748 03F10103 		add	r3, r3, #1
 1195 074c DAB2     		uxtb	r2, r3
 1196 074e 464B     		ldr	r3, .L76+24
 1197 0750 1A70     		strb	r2, [r3, #0]
 218:../src/drv_i2c.c ****                 index++;        //to show job completed
 1198              		.loc 2 218 0
 1199 0752 454B     		ldr	r3, .L76+24
 1200 0754 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1201 0756 03F10103 		add	r3, r3, #1
 1202 075a DAB2     		uxtb	r2, r3
 1203 075c 424B     		ldr	r3, .L76+24
 1204 075e 1A70     		strb	r2, [r3, #0]
 204:../src/drv_i2c.c ****             if (bytes > 2) {      //EV7_2
 1205              		.loc 2 204 0
 1206 0760 2FE0     		b	.L60
 1207              	.L55:
 219:../src/drv_i2c.c ****             }
 220:../src/drv_i2c.c ****         } else {                //EV8_2, which may be due to a subaddress sent or a write completio
 221:../src/drv_i2c.c ****             if (subaddress_sent || (writing)) {
 1208              		.loc 2 221 0
 1209 0762 3D4B     		ldr	r3, .L76+8
 1210 0764 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1211 0766 002B     		cmp	r3, #0
 1212 0768 04D1     		bne	.L61
 1213              		.loc 2 221 0 is_stmt 0 discriminator 1
 1214 076a 404B     		ldr	r3, .L76+28
 1215 076c 1B78     		ldrb	r3, [r3, #0]
 1216 076e DBB2     		uxtb	r3, r3
 1217 0770 002B     		cmp	r3, #0
 1218 0772 1AD0     		beq	.L62
 1219              	.L61:
 222:../src/drv_i2c.c ****                 if (final_stop)
 1220              		.loc 2 222 0 is_stmt 1
 1221 0774 364B     		ldr	r3, .L76
 1222 0776 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1223 0778 002B     		cmp	r3, #0
 1224 077a 07D0     		beq	.L63
 223:../src/drv_i2c.c ****                     I2C_GenerateSTOP(I2Cx, ENABLE);     //program the Stop
 1225              		.loc 2 223 0
 1226 077c 384B     		ldr	r3, .L76+16
 1227 077e 1B68     		ldr	r3, [r3, #0]
 1228 0780 1846     		mov	r0, r3
 1229 0782 4FF00101 		mov	r1, #1
 1230 0786 FFF7FEFF 		bl	I2C_GenerateSTOP
 1231 078a 06E0     		b	.L64
 1232              	.L63:
 224:../src/drv_i2c.c ****                 else
 225:../src/drv_i2c.c ****                     I2C_GenerateSTART(I2Cx, ENABLE);    //program a rep start
 1233              		.loc 2 225 0
 1234 078c 344B     		ldr	r3, .L76+16
 1235 078e 1B68     		ldr	r3, [r3, #0]
 1236 0790 1846     		mov	r0, r3
 1237 0792 4FF00101 		mov	r1, #1
 1238 0796 FFF7FEFF 		bl	I2C_GenerateSTART
 1239              	.L64:
 226:../src/drv_i2c.c ****                 index++;        //to show that the job is complete
 1240              		.loc 2 226 0
 1241 079a 334B     		ldr	r3, .L76+24
 1242 079c 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1243 079e 03F10103 		add	r3, r3, #1
 1244 07a2 DAB2     		uxtb	r2, r3
 1245 07a4 304B     		ldr	r3, .L76+24
 1246 07a6 1A70     		strb	r2, [r3, #0]
 1247 07a8 0BE0     		b	.L60
 1248              	.L62:
 227:../src/drv_i2c.c ****             } else {            //We need to send a subaddress
 228:../src/drv_i2c.c ****                 I2C_GenerateSTART(I2Cx, ENABLE);        //program the repeated Start
 1249              		.loc 2 228 0
 1250 07aa 2D4B     		ldr	r3, .L76+16
 1251 07ac 1B68     		ldr	r3, [r3, #0]
 1252 07ae 1846     		mov	r0, r3
 1253 07b0 4FF00101 		mov	r1, #1
 1254 07b4 FFF7FEFF 		bl	I2C_GenerateSTART
 229:../src/drv_i2c.c ****                 subaddress_sent = 1;    //this is set back to zero upon completion of the current t
 1255              		.loc 2 229 0
 1256 07b8 274B     		ldr	r3, .L76+8
 1257 07ba 4FF00102 		mov	r2, #1
 1258 07be 1A70     		strb	r2, [r3, #0]
 230:../src/drv_i2c.c ****             }
 231:../src/drv_i2c.c ****         }
 232:../src/drv_i2c.c ****         //we must wait for the start to clear, otherwise we get constant BTF
 233:../src/drv_i2c.c ****         while (I2Cx->CR1 & 0x0100) { ; }                       
 1259              		.loc 2 233 0
 1260 07c0 FFE7     		b	.L73
 1261              	.L60:
 1262              	.L73:
 1263 07c2 00BF     		nop
 1264              	.L65:
 1265              		.loc 2 233 0 is_stmt 0 discriminator 1
 1266 07c4 264B     		ldr	r3, .L76+16
 1267 07c6 1B68     		ldr	r3, [r3, #0]
 1268 07c8 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1269 07ca 9BB2     		uxth	r3, r3
 1270 07cc 03F48073 		and	r3, r3, #256
 1271 07d0 002B     		cmp	r3, #0
 1272 07d2 F7D1     		bne	.L65
 1273              		.loc 2 233 0
 1274 07d4 A1E0     		b	.L48
 1275              	.L54:
 234:../src/drv_i2c.c ****     } else if (SReg_1 & 0x0040) {       //Byte received - EV7
 1276              		.loc 2 234 0 is_stmt 1
 1277 07d6 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1278 07d8 03F04003 		and	r3, r3, #64
 1279 07dc 002B     		cmp	r3, #0
 1280 07de 47D0     		beq	.L66
 235:../src/drv_i2c.c ****         read_p[index++] = I2C_ReceiveData(I2Cx);
 1281              		.loc 2 235 0
 1282 07e0 204B     		ldr	r3, .L76+20
 1283 07e2 1A68     		ldr	r2, [r3, #0]
 1284 07e4 204B     		ldr	r3, .L76+24
 1285 07e6 1C78     		ldrb	r4, [r3, #0]	@ zero_extendqisi2
 1286 07e8 63B2     		sxtb	r3, r4
 1287 07ea D518     		adds	r5, r2, r3
 1288 07ec 1C4B     		ldr	r3, .L76+16
 1289 07ee 1B68     		ldr	r3, [r3, #0]
 1290 07f0 1846     		mov	r0, r3
 1291 07f2 FFF7FEFF 		bl	I2C_ReceiveData
 1292 07f6 0346     		mov	r3, r0
 1293 07f8 2B70     		strb	r3, [r5, #0]
 1294 07fa 2346     		mov	r3, r4
 1295 07fc 03F10103 		add	r3, r3, #1
 1296 0800 DAB2     		uxtb	r2, r3
 1297 0802 194B     		ldr	r3, .L76+24
 1298 0804 1A70     		strb	r2, [r3, #0]
 236:../src/drv_i2c.c ****         if (bytes == (index + 3))
 1299              		.loc 2 236 0
 1300 0806 154B     		ldr	r3, .L76+12
 1301 0808 1B78     		ldrb	r3, [r3, #0]
 1302 080a DBB2     		uxtb	r3, r3
 1303 080c 1A46     		mov	r2, r3
 1304 080e 164B     		ldr	r3, .L76+24
 1305 0810 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1306 0812 5BB2     		sxtb	r3, r3
 1307 0814 03F10303 		add	r3, r3, #3
 1308 0818 9A42     		cmp	r2, r3
 1309 081a 08D1     		bne	.L67
 237:../src/drv_i2c.c ****             I2C_ITConfig(I2Cx, I2C_IT_BUF, DISABLE);    //disable TXE to allow the buffer to flush 
 1310              		.loc 2 237 0
 1311 081c 104B     		ldr	r3, .L76+16
 1312 081e 1B68     		ldr	r3, [r3, #0]
 1313 0820 1846     		mov	r0, r3
 1314 0822 4FF48061 		mov	r1, #1024
 1315 0826 4FF00002 		mov	r2, #0
 1316 082a FFF7FEFF 		bl	I2C_ITConfig
 1317              	.L67:
 238:../src/drv_i2c.c ****         if (bytes == index)       //We have completed a final EV7
 1318              		.loc 2 238 0
 1319 082e 0B4B     		ldr	r3, .L76+12
 1320 0830 1B78     		ldrb	r3, [r3, #0]
 1321 0832 DBB2     		uxtb	r3, r3
 1322 0834 1A46     		mov	r2, r3
 1323 0836 0C4B     		ldr	r3, .L76+24
 1324 0838 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1325 083a 5BB2     		sxtb	r3, r3
 1326 083c 9A42     		cmp	r2, r3
 1327 083e 6CD1     		bne	.L48
 239:../src/drv_i2c.c ****             index++;            //to show job is complete
 1328              		.loc 2 239 0
 1329 0840 094B     		ldr	r3, .L76+24
 1330 0842 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1331 0844 03F10103 		add	r3, r3, #1
 1332 0848 DAB2     		uxtb	r2, r3
 1333 084a 074B     		ldr	r3, .L76+24
 1334 084c 1A70     		strb	r2, [r3, #0]
 1335 084e 64E0     		b	.L48
 1336              	.L77:
 1337              		.align	2
 1338              	.L76:
 1339 0850 1A000000 		.word	final_stop.8728
 1340 0854 0C000000 		.word	reading
 1341 0858 19000000 		.word	subaddress_sent.8727
 1342 085c 0A000000 		.word	bytes
 1343 0860 00000000 		.word	I2Cx
 1344 0864 14000000 		.word	read_p
 1345 0868 18000000 		.word	index.8729
 1346 086c 0B000000 		.word	writing
 1347              	.L66:
 240:../src/drv_i2c.c ****     } else if (SReg_1 & 0x0080) {       //Byte transmitted -EV8/EV8_1
 1348              		.loc 2 240 0
 1349 0870 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1350 0872 5BB2     		sxtb	r3, r3
 1351 0874 002B     		cmp	r3, #0
 1352 0876 50DA     		bge	.L48
 241:../src/drv_i2c.c ****         if (index != -1) {      //we dont have a subaddress to send
 1353              		.loc 2 241 0
 1354 0878 394B     		ldr	r3, .L78
 1355 087a 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1356 087c 5BB2     		sxtb	r3, r3
 1357 087e B3F1FF3F 		cmp	r3, #-1
 1358 0882 25D0     		beq	.L68
 242:../src/drv_i2c.c ****             I2C_SendData(I2Cx, write_p[index++]);
 1359              		.loc 2 242 0
 1360 0884 374B     		ldr	r3, .L78+4
 1361 0886 1968     		ldr	r1, [r3, #0]
 1362 0888 374B     		ldr	r3, .L78+8
 1363 088a 1868     		ldr	r0, [r3, #0]
 1364 088c 344B     		ldr	r3, .L78
 1365 088e 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1366 0890 5AB2     		sxtb	r2, r3
 1367 0892 8218     		adds	r2, r0, r2
 1368 0894 1278     		ldrb	r2, [r2, #0]
 1369 0896 D2B2     		uxtb	r2, r2
 1370 0898 03F10103 		add	r3, r3, #1
 1371 089c D8B2     		uxtb	r0, r3
 1372 089e 304B     		ldr	r3, .L78
 1373 08a0 1870     		strb	r0, [r3, #0]
 1374 08a2 0846     		mov	r0, r1
 1375 08a4 1146     		mov	r1, r2
 1376 08a6 FFF7FEFF 		bl	I2C_SendData
 243:../src/drv_i2c.c ****             if (bytes == index)   //we have sent all the data
 1377              		.loc 2 243 0
 1378 08aa 304B     		ldr	r3, .L78+12
 1379 08ac 1B78     		ldrb	r3, [r3, #0]
 1380 08ae DBB2     		uxtb	r3, r3
 1381 08b0 1A46     		mov	r2, r3
 1382 08b2 2B4B     		ldr	r3, .L78
 1383 08b4 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1384 08b6 5BB2     		sxtb	r3, r3
 1385 08b8 9A42     		cmp	r2, r3
 1386 08ba 2ED1     		bne	.L48
 244:../src/drv_i2c.c ****                 I2C_ITConfig(I2Cx, I2C_IT_BUF, DISABLE);        //disable TXE to allow the buffer t
 1387              		.loc 2 244 0
 1388 08bc 294B     		ldr	r3, .L78+4
 1389 08be 1B68     		ldr	r3, [r3, #0]
 1390 08c0 1846     		mov	r0, r3
 1391 08c2 4FF48061 		mov	r1, #1024
 1392 08c6 4FF00002 		mov	r2, #0
 1393 08ca FFF7FEFF 		bl	I2C_ITConfig
 1394 08ce 24E0     		b	.L48
 1395              	.L68:
 245:../src/drv_i2c.c ****         } else {
 246:../src/drv_i2c.c ****             index++;
 1396              		.loc 2 246 0
 1397 08d0 234B     		ldr	r3, .L78
 1398 08d2 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1399 08d4 03F10103 		add	r3, r3, #1
 1400 08d8 DAB2     		uxtb	r2, r3
 1401 08da 214B     		ldr	r3, .L78
 1402 08dc 1A70     		strb	r2, [r3, #0]
 247:../src/drv_i2c.c ****             I2C_SendData(I2Cx, reg);       //send the subaddress
 1403              		.loc 2 247 0
 1404 08de 214B     		ldr	r3, .L78+4
 1405 08e0 1A68     		ldr	r2, [r3, #0]
 1406 08e2 234B     		ldr	r3, .L78+16
 1407 08e4 1B78     		ldrb	r3, [r3, #0]
 1408 08e6 DBB2     		uxtb	r3, r3
 1409 08e8 1046     		mov	r0, r2
 1410 08ea 1946     		mov	r1, r3
 1411 08ec FFF7FEFF 		bl	I2C_SendData
 248:../src/drv_i2c.c ****             if (reading || !bytes)      //if receiving or sending 0 bytes, flush now
 1412              		.loc 2 248 0
 1413 08f0 204B     		ldr	r3, .L78+20
 1414 08f2 1B78     		ldrb	r3, [r3, #0]
 1415 08f4 DBB2     		uxtb	r3, r3
 1416 08f6 002B     		cmp	r3, #0
 1417 08f8 04D1     		bne	.L69
 1418              		.loc 2 248 0 is_stmt 0 discriminator 1
 1419 08fa 1C4B     		ldr	r3, .L78+12
 1420 08fc 1B78     		ldrb	r3, [r3, #0]
 1421 08fe DBB2     		uxtb	r3, r3
 1422 0900 002B     		cmp	r3, #0
 1423 0902 0AD1     		bne	.L48
 1424              	.L69:
 249:../src/drv_i2c.c ****                 I2C_ITConfig(I2Cx, I2C_IT_BUF, DISABLE);        //disable TXE to allow the buffer t
 1425              		.loc 2 249 0 is_stmt 1
 1426 0904 174B     		ldr	r3, .L78+4
 1427 0906 1B68     		ldr	r3, [r3, #0]
 1428 0908 1846     		mov	r0, r3
 1429 090a 4FF48061 		mov	r1, #1024
 1430 090e 4FF00002 		mov	r2, #0
 1431 0912 FFF7FEFF 		bl	I2C_ITConfig
 1432 0916 00E0     		b	.L48
 1433              	.L72:
 177:../src/drv_i2c.c ****                 index = -1;     //send a subaddress
 1434              		.loc 2 177 0
 1435 0918 00BF     		nop
 1436              	.L48:
 250:../src/drv_i2c.c ****         }
 251:../src/drv_i2c.c ****     }
 252:../src/drv_i2c.c ****     if (index == bytes + 1) {   //we have completed the current job
 1437              		.loc 2 252 0
 1438 091a 114B     		ldr	r3, .L78
 1439 091c 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1440 091e 5AB2     		sxtb	r2, r3
 1441 0920 124B     		ldr	r3, .L78+12
 1442 0922 1B78     		ldrb	r3, [r3, #0]
 1443 0924 DBB2     		uxtb	r3, r3
 1444 0926 03F10103 		add	r3, r3, #1
 1445 092a 9A42     		cmp	r2, r3
 1446 092c 14D1     		bne	.L42
 253:../src/drv_i2c.c ****         //Completion Tasks go here
 254:../src/drv_i2c.c ****         //End of completion tasks
 255:../src/drv_i2c.c ****         subaddress_sent = 0;    //reset this here
 1447              		.loc 2 255 0
 1448 092e 124B     		ldr	r3, .L78+24
 1449 0930 4FF00002 		mov	r2, #0
 1450 0934 1A70     		strb	r2, [r3, #0]
 256:../src/drv_i2c.c ****         // I2Cx->CR1 &= ~0x0800;   //reset the POS bit so NACK applied to the current byte
 257:../src/drv_i2c.c ****         if (final_stop)  //If there is a final stop and no more jobs, bus is inactive, disable inte
 1451              		.loc 2 257 0
 1452 0936 114B     		ldr	r3, .L78+28
 1453 0938 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1454 093a 002B     		cmp	r3, #0
 1455 093c 08D0     		beq	.L71
 258:../src/drv_i2c.c ****             I2C_ITConfig(I2Cx, I2C_IT_EVT | I2C_IT_ERR, DISABLE);       //Disable EVT and ERR inter
 1456              		.loc 2 258 0
 1457 093e 094B     		ldr	r3, .L78+4
 1458 0940 1B68     		ldr	r3, [r3, #0]
 1459 0942 1846     		mov	r0, r3
 1460 0944 4FF44071 		mov	r1, #768
 1461 0948 4FF00002 		mov	r2, #0
 1462 094c FFF7FEFF 		bl	I2C_ITConfig
 1463              	.L71:
 259:../src/drv_i2c.c ****         busy = 0;
 1464              		.loc 2 259 0
 1465 0950 0B4B     		ldr	r3, .L78+32
 1466 0952 4FF00002 		mov	r2, #0
 1467 0956 1A70     		strb	r2, [r3, #0]
 1468              	.L42:
 260:../src/drv_i2c.c ****     }
 261:../src/drv_i2c.c **** }
 1469              		.loc 2 261 0
 1470 0958 07F10807 		add	r7, r7, #8
 1471 095c BD46     		mov	sp, r7
 1472 095e B0BD     		pop	{r4, r5, r7, pc}
 1473              	.L79:
 1474              		.align	2
 1475              	.L78:
 1476 0960 18000000 		.word	index.8729
 1477 0964 00000000 		.word	I2Cx
 1478 0968 10000000 		.word	write_p
 1479 096c 0A000000 		.word	bytes
 1480 0970 09000000 		.word	reg
 1481 0974 0C000000 		.word	reading
 1482 0978 19000000 		.word	subaddress_sent.8727
 1483 097c 1A000000 		.word	final_stop.8728
 1484 0980 07000000 		.word	busy
 1485              		.cfi_endproc
 1486              	.LFE37:
 1488              		.align	2
 1489              		.global	i2cInit
 1490              		.thumb
 1491              		.thumb_func
 1493              	i2cInit:
 1494              	.LFB38:
 262:../src/drv_i2c.c **** 
 263:../src/drv_i2c.c **** void i2cInit(I2C_TypeDef *I2C)
 264:../src/drv_i2c.c **** {
 1495              		.loc 2 264 0
 1496              		.cfi_startproc
 1497              		@ args = 0, pretend = 0, frame = 32
 1498              		@ frame_needed = 1, uses_anonymous_args = 0
 1499 0984 80B5     		push	{r7, lr}
 1500              	.LCFI25:
 1501              		.cfi_def_cfa_offset 8
 1502              		.cfi_offset 7, -8
 1503              		.cfi_offset 14, -4
 1504 0986 88B0     		sub	sp, sp, #32
 1505              	.LCFI26:
 1506              		.cfi_def_cfa_offset 40
 1507 0988 00AF     		add	r7, sp, #0
 1508              	.LCFI27:
 1509              		.cfi_def_cfa_register 7
 1510 098a 7860     		str	r0, [r7, #4]
 265:../src/drv_i2c.c ****     NVIC_InitTypeDef NVIC_InitStructure;
 266:../src/drv_i2c.c ****     GPIO_InitTypeDef GPIO_InitStructure;
 267:../src/drv_i2c.c ****     I2C_InitTypeDef I2C_InitStructure;
 268:../src/drv_i2c.c **** 
 269:../src/drv_i2c.c ****     // Init pins
 270:../src/drv_i2c.c ****     GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10 | GPIO_Pin_11;
 1511              		.loc 2 270 0
 1512 098c 4FF44063 		mov	r3, #3072
 1513 0990 3B83     		strh	r3, [r7, #24]	@ movhi
 271:../src/drv_i2c.c ****     GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 1514              		.loc 2 271 0
 1515 0992 4FF00203 		mov	r3, #2
 1516 0996 BB76     		strb	r3, [r7, #26]
 272:../src/drv_i2c.c ****     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
 1517              		.loc 2 272 0
 1518 0998 4FF01C03 		mov	r3, #28
 1519 099c FB76     		strb	r3, [r7, #27]
 273:../src/drv_i2c.c ****     GPIO_Init(GPIOB, &GPIO_InitStructure);
 1520              		.loc 2 273 0
 1521 099e 07F11803 		add	r3, r7, #24
 1522 09a2 2D48     		ldr	r0, .L81
 1523 09a4 1946     		mov	r1, r3
 1524 09a6 FFF7FEFF 		bl	GPIO_Init
 274:../src/drv_i2c.c **** 
 275:../src/drv_i2c.c ****     I2Cx = I2C;
 1525              		.loc 2 275 0
 1526 09aa 2C4B     		ldr	r3, .L81+4
 1527 09ac 7A68     		ldr	r2, [r7, #4]
 1528 09ae 1A60     		str	r2, [r3, #0]
 276:../src/drv_i2c.c **** 
 277:../src/drv_i2c.c ****     // clock out stuff to make sure slaves arent stuck
 278:../src/drv_i2c.c ****     i2cUnstick();
 1529              		.loc 2 278 0
 1530 09b0 00F064F8 		bl	i2cUnstick
 279:../src/drv_i2c.c **** 
 280:../src/drv_i2c.c ****     // Init I2C
 281:../src/drv_i2c.c ****     I2C_DeInit(I2Cx);
 1531              		.loc 2 281 0
 1532 09b4 294B     		ldr	r3, .L81+4
 1533 09b6 1B68     		ldr	r3, [r3, #0]
 1534 09b8 1846     		mov	r0, r3
 1535 09ba FFF7FEFF 		bl	I2C_DeInit
 282:../src/drv_i2c.c ****     I2C_StructInit(&I2C_InitStructure);
 1536              		.loc 2 282 0
 1537 09be 07F10803 		add	r3, r7, #8
 1538 09c2 1846     		mov	r0, r3
 1539 09c4 FFF7FEFF 		bl	I2C_StructInit
 283:../src/drv_i2c.c **** 
 284:../src/drv_i2c.c ****     I2C_ITConfig(I2Cx, I2C_IT_EVT | I2C_IT_ERR, DISABLE);       //Enable EVT and ERR interrupts - t
 1540              		.loc 2 284 0
 1541 09c8 244B     		ldr	r3, .L81+4
 1542 09ca 1B68     		ldr	r3, [r3, #0]
 1543 09cc 1846     		mov	r0, r3
 1544 09ce 4FF44071 		mov	r1, #768
 1545 09d2 4FF00002 		mov	r2, #0
 1546 09d6 FFF7FEFF 		bl	I2C_ITConfig
 285:../src/drv_i2c.c ****     I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 1547              		.loc 2 285 0
 1548 09da 4FF00003 		mov	r3, #0
 1549 09de BB81     		strh	r3, [r7, #12]	@ movhi
 286:../src/drv_i2c.c ****     I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 1550              		.loc 2 286 0
 1551 09e0 4BF6FF73 		movw	r3, #49151
 1552 09e4 FB81     		strh	r3, [r7, #14]	@ movhi
 287:../src/drv_i2c.c ****     I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 1553              		.loc 2 287 0
 1554 09e6 4FF48043 		mov	r3, #16384
 1555 09ea BB82     		strh	r3, [r7, #20]	@ movhi
 288:../src/drv_i2c.c ****     I2C_InitStructure.I2C_ClockSpeed = 400000;
 1556              		.loc 2 288 0
 1557 09ec 1C4B     		ldr	r3, .L81+8
 1558 09ee BB60     		str	r3, [r7, #8]
 289:../src/drv_i2c.c ****     I2C_Cmd(I2Cx, ENABLE);
 1559              		.loc 2 289 0
 1560 09f0 1A4B     		ldr	r3, .L81+4
 1561 09f2 1B68     		ldr	r3, [r3, #0]
 1562 09f4 1846     		mov	r0, r3
 1563 09f6 4FF00101 		mov	r1, #1
 1564 09fa FFF7FEFF 		bl	I2C_Cmd
 290:../src/drv_i2c.c ****     I2C_Init(I2Cx, &I2C_InitStructure);
 1565              		.loc 2 290 0
 1566 09fe 174B     		ldr	r3, .L81+4
 1567 0a00 1A68     		ldr	r2, [r3, #0]
 1568 0a02 07F10803 		add	r3, r7, #8
 1569 0a06 1046     		mov	r0, r2
 1570 0a08 1946     		mov	r1, r3
 1571 0a0a FFF7FEFF 		bl	I2C_Init
 291:../src/drv_i2c.c **** 
 292:../src/drv_i2c.c ****     NVIC_PriorityGroupConfig(0x500);
 1572              		.loc 2 292 0
 1573 0a0e 4FF4A060 		mov	r0, #1280
 1574 0a12 FFF7FEFF 		bl	NVIC_PriorityGroupConfig
 293:../src/drv_i2c.c **** 
 294:../src/drv_i2c.c ****     // I2C ER Interrupt
 295:../src/drv_i2c.c ****     NVIC_InitStructure.NVIC_IRQChannel = I2C2_ER_IRQn;
 1575              		.loc 2 295 0
 1576 0a16 4FF02203 		mov	r3, #34
 1577 0a1a 3B77     		strb	r3, [r7, #28]
 296:../src/drv_i2c.c ****     NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 1578              		.loc 2 296 0
 1579 0a1c 4FF00003 		mov	r3, #0
 1580 0a20 7B77     		strb	r3, [r7, #29]
 297:../src/drv_i2c.c ****     NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 1581              		.loc 2 297 0
 1582 0a22 4FF00003 		mov	r3, #0
 1583 0a26 BB77     		strb	r3, [r7, #30]
 298:../src/drv_i2c.c ****     NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 1584              		.loc 2 298 0
 1585 0a28 4FF00103 		mov	r3, #1
 1586 0a2c FB77     		strb	r3, [r7, #31]
 299:../src/drv_i2c.c ****     NVIC_Init(&NVIC_InitStructure);
 1587              		.loc 2 299 0
 1588 0a2e 07F11C03 		add	r3, r7, #28
 1589 0a32 1846     		mov	r0, r3
 1590 0a34 FFF7FEFF 		bl	NVIC_Init
 300:../src/drv_i2c.c **** 
 301:../src/drv_i2c.c ****     // I2C EV Interrupt
 302:../src/drv_i2c.c ****     NVIC_InitStructure.NVIC_IRQChannel = I2C2_EV_IRQn;
 1591              		.loc 2 302 0
 1592 0a38 4FF02103 		mov	r3, #33
 1593 0a3c 3B77     		strb	r3, [r7, #28]
 303:../src/drv_i2c.c ****     NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 1594              		.loc 2 303 0
 1595 0a3e 4FF00003 		mov	r3, #0
 1596 0a42 7B77     		strb	r3, [r7, #29]
 304:../src/drv_i2c.c ****     NVIC_Init(&NVIC_InitStructure);
 1597              		.loc 2 304 0
 1598 0a44 07F11C03 		add	r3, r7, #28
 1599 0a48 1846     		mov	r0, r3
 1600 0a4a FFF7FEFF 		bl	NVIC_Init
 305:../src/drv_i2c.c **** 
 306:../src/drv_i2c.c **** }
 1601              		.loc 2 306 0
 1602 0a4e 07F12007 		add	r7, r7, #32
 1603 0a52 BD46     		mov	sp, r7
 1604 0a54 80BD     		pop	{r7, pc}
 1605              	.L82:
 1606 0a56 00BF     		.align	2
 1607              	.L81:
 1608 0a58 000C0140 		.word	1073810432
 1609 0a5c 00000000 		.word	I2Cx
 1610 0a60 801A0600 		.word	400000
 1611              		.cfi_endproc
 1612              	.LFE38:
 1614              		.align	2
 1615              		.global	i2cGetErrorCounter
 1616              		.thumb
 1617              		.thumb_func
 1619              	i2cGetErrorCounter:
 1620              	.LFB39:
 307:../src/drv_i2c.c **** 
 308:../src/drv_i2c.c **** uint16_t i2cGetErrorCounter(void)
 309:../src/drv_i2c.c **** {
 1621              		.loc 2 309 0
 1622              		.cfi_startproc
 1623              		@ args = 0, pretend = 0, frame = 0
 1624              		@ frame_needed = 1, uses_anonymous_args = 0
 1625              		@ link register save eliminated.
 1626 0a64 80B4     		push	{r7}
 1627              	.LCFI28:
 1628              		.cfi_def_cfa_offset 4
 1629              		.cfi_offset 7, -4
 1630 0a66 00AF     		add	r7, sp, #0
 1631              	.LCFI29:
 1632              		.cfi_def_cfa_register 7
 310:../src/drv_i2c.c ****     return i2cErrorCount;
 1633              		.loc 2 310 0
 1634 0a68 034B     		ldr	r3, .L85
 1635 0a6a 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1636 0a6c 9BB2     		uxth	r3, r3
 311:../src/drv_i2c.c **** }
 1637              		.loc 2 311 0
 1638 0a6e 1846     		mov	r0, r3
 1639 0a70 BD46     		mov	sp, r7
 1640 0a72 80BC     		pop	{r7}
 1641 0a74 7047     		bx	lr
 1642              	.L86:
 1643 0a76 00BF     		.align	2
 1644              	.L85:
 1645 0a78 04000000 		.word	i2cErrorCount
 1646              		.cfi_endproc
 1647              	.LFE39:
 1649              		.align	2
 1650              		.thumb
 1651              		.thumb_func
 1653              	i2cUnstick:
 1654              	.LFB40:
 312:../src/drv_i2c.c **** 
 313:../src/drv_i2c.c **** static void i2cUnstick(void)
 314:../src/drv_i2c.c **** {
 1655              		.loc 2 314 0
 1656              		.cfi_startproc
 1657              		@ args = 0, pretend = 0, frame = 8
 1658              		@ frame_needed = 1, uses_anonymous_args = 0
 1659 0a7c 80B5     		push	{r7, lr}
 1660              	.LCFI30:
 1661              		.cfi_def_cfa_offset 8
 1662              		.cfi_offset 7, -8
 1663              		.cfi_offset 14, -4
 1664 0a7e 82B0     		sub	sp, sp, #8
 1665              	.LCFI31:
 1666              		.cfi_def_cfa_offset 16
 1667 0a80 00AF     		add	r7, sp, #0
 1668              	.LCFI32:
 1669              		.cfi_def_cfa_register 7
 315:../src/drv_i2c.c ****     GPIO_InitTypeDef GPIO_InitStructure;
 316:../src/drv_i2c.c ****     uint8_t i;
 317:../src/drv_i2c.c **** 
 318:../src/drv_i2c.c ****     GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10 | GPIO_Pin_11;
 1670              		.loc 2 318 0
 1671 0a82 4FF44063 		mov	r3, #3072
 1672 0a86 3B80     		strh	r3, [r7, #0]	@ movhi
 319:../src/drv_i2c.c ****     GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 1673              		.loc 2 319 0
 1674 0a88 4FF00203 		mov	r3, #2
 1675 0a8c BB70     		strb	r3, [r7, #2]
 320:../src/drv_i2c.c ****     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 1676              		.loc 2 320 0
 1677 0a8e 4FF01403 		mov	r3, #20
 1678 0a92 FB70     		strb	r3, [r7, #3]
 321:../src/drv_i2c.c ****     GPIO_Init(GPIOB, &GPIO_InitStructure);
 1679              		.loc 2 321 0
 1680 0a94 3B46     		mov	r3, r7
 1681 0a96 3348     		ldr	r0, .L93
 1682 0a98 1946     		mov	r1, r3
 1683 0a9a FFF7FEFF 		bl	GPIO_Init
 322:../src/drv_i2c.c **** 
 323:../src/drv_i2c.c ****     GPIO_SetBits(GPIOB, GPIO_Pin_10 | GPIO_Pin_11);
 1684              		.loc 2 323 0
 1685 0a9e 3148     		ldr	r0, .L93
 1686 0aa0 4FF44061 		mov	r1, #3072
 1687 0aa4 FFF7FEFF 		bl	GPIO_SetBits
 324:../src/drv_i2c.c ****     for (i = 0; i < 8; i++) {
 1688              		.loc 2 324 0
 1689 0aa8 4FF00003 		mov	r3, #0
 1690 0aac FB71     		strb	r3, [r7, #7]
 1691 0aae 23E0     		b	.L88
 1692              	.L90:
 325:../src/drv_i2c.c ****         // Wait for any clock stretching to finish
 326:../src/drv_i2c.c ****         while (!GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_10))
 327:../src/drv_i2c.c ****             delayMicroseconds(10);
 1693              		.loc 2 327 0
 1694 0ab0 4FF00A00 		mov	r0, #10
 1695 0ab4 FFF7FEFF 		bl	delayMicroseconds
 1696 0ab8 00E0     		b	.L89
 1697              	.L92:
 326:../src/drv_i2c.c ****         while (!GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_10))
 1698              		.loc 2 326 0
 1699 0aba 00BF     		nop
 1700              	.L89:
 326:../src/drv_i2c.c ****         while (!GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_10))
 1701              		.loc 2 326 0 is_stmt 0 discriminator 1
 1702 0abc 2948     		ldr	r0, .L93
 1703 0abe 4FF48061 		mov	r1, #1024
 1704 0ac2 FFF7FEFF 		bl	GPIO_ReadInputDataBit
 1705 0ac6 0346     		mov	r3, r0
 1706 0ac8 002B     		cmp	r3, #0
 1707 0aca F1D0     		beq	.L90
 328:../src/drv_i2c.c **** 
 329:../src/drv_i2c.c ****         // Pull low
 330:../src/drv_i2c.c ****         GPIO_ResetBits(GPIOB, GPIO_Pin_10); //Set bus low
 1708              		.loc 2 330 0 is_stmt 1
 1709 0acc 2548     		ldr	r0, .L93
 1710 0ace 4FF48061 		mov	r1, #1024
 1711 0ad2 FFF7FEFF 		bl	GPIO_ResetBits
 331:../src/drv_i2c.c ****         delayMicroseconds(10);
 1712              		.loc 2 331 0
 1713 0ad6 4FF00A00 		mov	r0, #10
 1714 0ada FFF7FEFF 		bl	delayMicroseconds
 332:../src/drv_i2c.c ****         // Release high again
 333:../src/drv_i2c.c ****         GPIO_SetBits(GPIOB, GPIO_Pin_10); //Set bus high
 1715              		.loc 2 333 0
 1716 0ade 2148     		ldr	r0, .L93
 1717 0ae0 4FF48061 		mov	r1, #1024
 1718 0ae4 FFF7FEFF 		bl	GPIO_SetBits
 334:../src/drv_i2c.c ****         delayMicroseconds(10);
 1719              		.loc 2 334 0
 1720 0ae8 4FF00A00 		mov	r0, #10
 1721 0aec FFF7FEFF 		bl	delayMicroseconds
 324:../src/drv_i2c.c ****     for (i = 0; i < 8; i++) {
 1722              		.loc 2 324 0
 1723 0af0 FB79     		ldrb	r3, [r7, #7]
 1724 0af2 03F10103 		add	r3, r3, #1
 1725 0af6 FB71     		strb	r3, [r7, #7]
 1726              	.L88:
 324:../src/drv_i2c.c ****     for (i = 0; i < 8; i++) {
 1727              		.loc 2 324 0 is_stmt 0 discriminator 1
 1728 0af8 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1729 0afa 072B     		cmp	r3, #7
 1730 0afc DDD9     		bls	.L92
 335:../src/drv_i2c.c ****     }
 336:../src/drv_i2c.c **** 
 337:../src/drv_i2c.c ****     // Generate a start then stop condition
 338:../src/drv_i2c.c ****     // SCL  PB10
 339:../src/drv_i2c.c ****     // SDA  PB11
 340:../src/drv_i2c.c **** 
 341:../src/drv_i2c.c ****     GPIO_ResetBits(GPIOB, GPIO_Pin_11); // Set bus data low
 1731              		.loc 2 341 0 is_stmt 1
 1732 0afe 1948     		ldr	r0, .L93
 1733 0b00 4FF40061 		mov	r1, #2048
 1734 0b04 FFF7FEFF 		bl	GPIO_ResetBits
 342:../src/drv_i2c.c ****     delayMicroseconds(10);
 1735              		.loc 2 342 0
 1736 0b08 4FF00A00 		mov	r0, #10
 1737 0b0c FFF7FEFF 		bl	delayMicroseconds
 343:../src/drv_i2c.c ****     GPIO_ResetBits(GPIOB, GPIO_Pin_10); // Set bus scl low
 1738              		.loc 2 343 0
 1739 0b10 1448     		ldr	r0, .L93
 1740 0b12 4FF48061 		mov	r1, #1024
 1741 0b16 FFF7FEFF 		bl	GPIO_ResetBits
 344:../src/drv_i2c.c ****     delayMicroseconds(10);
 1742              		.loc 2 344 0
 1743 0b1a 4FF00A00 		mov	r0, #10
 1744 0b1e FFF7FEFF 		bl	delayMicroseconds
 345:../src/drv_i2c.c ****     GPIO_SetBits(GPIOB, GPIO_Pin_10); // Set bus scl high
 1745              		.loc 2 345 0
 1746 0b22 1048     		ldr	r0, .L93
 1747 0b24 4FF48061 		mov	r1, #1024
 1748 0b28 FFF7FEFF 		bl	GPIO_SetBits
 346:../src/drv_i2c.c ****     delayMicroseconds(10);
 1749              		.loc 2 346 0
 1750 0b2c 4FF00A00 		mov	r0, #10
 1751 0b30 FFF7FEFF 		bl	delayMicroseconds
 347:../src/drv_i2c.c ****     GPIO_SetBits(GPIOB, GPIO_Pin_11); // Set bus sda high
 1752              		.loc 2 347 0
 1753 0b34 0B48     		ldr	r0, .L93
 1754 0b36 4FF40061 		mov	r1, #2048
 1755 0b3a FFF7FEFF 		bl	GPIO_SetBits
 348:../src/drv_i2c.c **** 
 349:../src/drv_i2c.c ****     // Init pins
 350:../src/drv_i2c.c ****     GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10 | GPIO_Pin_11;
 1756              		.loc 2 350 0
 1757 0b3e 4FF44063 		mov	r3, #3072
 1758 0b42 3B80     		strh	r3, [r7, #0]	@ movhi
 351:../src/drv_i2c.c ****     GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 1759              		.loc 2 351 0
 1760 0b44 4FF00203 		mov	r3, #2
 1761 0b48 BB70     		strb	r3, [r7, #2]
 352:../src/drv_i2c.c ****     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
 1762              		.loc 2 352 0
 1763 0b4a 4FF01C03 		mov	r3, #28
 1764 0b4e FB70     		strb	r3, [r7, #3]
 353:../src/drv_i2c.c ****     GPIO_Init(GPIOB, &GPIO_InitStructure);
 1765              		.loc 2 353 0
 1766 0b50 3B46     		mov	r3, r7
 1767 0b52 0448     		ldr	r0, .L93
 1768 0b54 1946     		mov	r1, r3
 1769 0b56 FFF7FEFF 		bl	GPIO_Init
 354:../src/drv_i2c.c **** }
 1770              		.loc 2 354 0
 1771 0b5a 07F10807 		add	r7, r7, #8
 1772 0b5e BD46     		mov	sp, r7
 1773 0b60 80BD     		pop	{r7, pc}
 1774              	.L94:
 1775 0b62 00BF     		.align	2
 1776              	.L93:
 1777 0b64 000C0140 		.word	1073810432
 1778              		.cfi_endproc
 1779              	.LFE40:
 1781              		.bss
 1782              	index.8729:
 1783 0018 00       		.space	1
 1784              	subaddress_sent.8727:
 1785 0019 00       		.space	1
 1786              	final_stop.8728:
 1787 001a 00       		.space	1
 1788 001b 00       		.text
 1789              	.Letext0:
 1790              		.file 3 "/home/oni/ARM_EABI/bin/../lib/gcc/arm-none-eabi/4.7.2/../../../../arm-none-eabi/include/s
 1791              		.file 4 "/home/oni/workspace/Naze32/lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
 1792              		.file 5 "/home/oni/workspace/Naze32/lib/STM32F10x_StdPeriph_Driver/inc/stm32f10x_gpio.h"
 1793              		.file 6 "/home/oni/workspace/Naze32/lib/STM32F10x_StdPeriph_Driver/inc/stm32f10x_i2c.h"
 1794              		.file 7 "/home/oni/workspace/Naze32/lib/STM32F10x_StdPeriph_Driver/inc/misc.h"
DEFINED SYMBOLS
                            *ABS*:00000000 drv_i2c.c
     /tmp/ccAtxVkI.s:18     .text:00000000 $t
     /tmp/ccAtxVkI.s:22     .text:00000000 __DMB
     /tmp/ccAtxVkI.s:49     .bss:00000000 $d
     /tmp/ccAtxVkI.s:50     .bss:00000000 I2Cx
     /tmp/ccAtxVkI.s:58     .text:00000010 I2C1_ER_IRQHandler
     /tmp/ccAtxVkI.s:187    .text:00000040 i2c_er_handler
     /tmp/ccAtxVkI.s:85     .text:0000001c I2C1_EV_IRQHandler
     /tmp/ccAtxVkI.s:788    .text:00000438 i2c_ev_handler
     /tmp/ccAtxVkI.s:111    .text:00000028 I2C2_ER_IRQHandler
     /tmp/ccAtxVkI.s:137    .text:00000034 I2C2_EV_IRQHandler
     /tmp/ccAtxVkI.s:160    .bss:00000004 i2cErrorCount
     /tmp/ccAtxVkI.s:162    .bss:00000006 error
     /tmp/ccAtxVkI.s:164    .bss:00000007 busy
     /tmp/ccAtxVkI.s:166    .bss:00000008 addr
     /tmp/ccAtxVkI.s:168    .bss:00000009 reg
     /tmp/ccAtxVkI.s:170    .bss:0000000a bytes
     /tmp/ccAtxVkI.s:172    .bss:0000000b writing
     /tmp/ccAtxVkI.s:174    .bss:0000000c reading
     /tmp/ccAtxVkI.s:177    .bss:00000010 write_p
     /tmp/ccAtxVkI.s:180    .bss:00000014 read_p
     /tmp/ccAtxVkI.s:1493   .text:00000984 i2cInit
     /tmp/ccAtxVkI.s:329    .text:00000134 $d
     /tmp/ccAtxVkI.s:335    .text:00000140 $t
     /tmp/ccAtxVkI.s:340    .text:00000140 i2cWriteBuffer
     /tmp/ccAtxVkI.s:539    .text:00000294 $d
     /tmp/ccAtxVkI.s:553    .text:000002c0 $t
     /tmp/ccAtxVkI.s:558    .text:000002c0 i2cWrite
     /tmp/ccAtxVkI.s:603    .text:000002f4 i2cRead
     /tmp/ccAtxVkI.s:770    .text:0000040c $d
     /tmp/ccAtxVkI.s:784    .text:00000438 $t
     /tmp/ccAtxVkI.s:1044   .text:00000608 $d
     /tmp/ccAtxVkI.s:1782   .bss:00000018 index.8729
     /tmp/ccAtxVkI.s:1784   .bss:00000019 subaddress_sent.8727
     /tmp/ccAtxVkI.s:1786   .bss:0000001a final_stop.8728
     /tmp/ccAtxVkI.s:1055   .text:00000628 $t
     /tmp/ccAtxVkI.s:1339   .text:00000850 $d
     /tmp/ccAtxVkI.s:1349   .text:00000870 $t
     /tmp/ccAtxVkI.s:1476   .text:00000960 $d
     /tmp/ccAtxVkI.s:1488   .text:00000984 $t
     /tmp/ccAtxVkI.s:1653   .text:00000a7c i2cUnstick
     /tmp/ccAtxVkI.s:1608   .text:00000a58 $d
     /tmp/ccAtxVkI.s:1614   .text:00000a64 $t
     /tmp/ccAtxVkI.s:1619   .text:00000a64 i2cGetErrorCounter
     /tmp/ccAtxVkI.s:1645   .text:00000a78 $d
     /tmp/ccAtxVkI.s:1649   .text:00000a7c $t
     /tmp/ccAtxVkI.s:1777   .text:00000b64 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.809c0ff785d6d6219236c5d51f444c16
                           .group:00000000 wm4.stdbool.h.29.1c9ee6859ce8145f7838a4f2549ccec2
                           .group:00000000 wm4.newlib.h.8.e1d498e57c12962fc6d7be5061a6981a
                           .group:00000000 wm4.config.h.148.52fe83653334d06815a0c57b59a3e584
                           .group:00000000 wm4._ansi.h.23.95dee4059009fe3ab635a191bb73dc66
                           .group:00000000 wm4.stdlib.h.18.6f6153fd5cb89acd58c0f0ab1f77e147
                           .group:00000000 wm4.stddef.h.187.40b3a084f9bc2c020a9e00b9eabe9c14
                           .group:00000000 wm4._default_types.h.6.1dbd2e581fd590860c7c17f21d147e91
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4.stddef.h.349.31f4c5baff3fa2689010b32028da9c47
                           .group:00000000 wm4.reent.h.16.58b23a9f0faf0e7f2dfe7e2d33154afd
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.55.22eafe60f8565d898cbb44515781114b
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.math.h.49.5da716593b937b9fb02bef6ed6537c13
                           .group:00000000 wm4.ctype.h.2.fecd14bb6f4e162ef31748cc97760e21
                           .group:00000000 wm4.string.h.8.ef946ad0bc9ad5c970c365dcd1fc4b0a
                           .group:00000000 wm4.stddef.h.235.d9f4f80b8c4429535175712282cda6a6
                           .group:00000000 wm4.string.h.86.d5c872ff52e2712c985b588a0ef39f3c
                           .group:00000000 wm4.stdio.h.27.f2ac352bab34f31f9f478442827b2ba6
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.types.h.23.0d949686bbcadd1621462d4fa1f884f9
                           .group:00000000 wm4.stddef.h.40.b60a1c1ee3f272eef5327a730cbabca6
                           .group:00000000 wm4.types.h.2.e9cec8c90ab35f77d9f499e06ae02400
                           .group:00000000 wm4.types.h.80.f2bfdfeee9f340633702c07fad9b5e01
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.63.1f4bc553faa62c5c69dd9cb47f9f1417
                           .group:00000000 wm4.stm32f10x.h.51.b859cb68ed44ee02c916b41cb8c68f1c
                           .group:00000000 wm4.core_cm3.h.25.119fe996be41b62fbd915b59177e39d1
                           .group:00000000 wm4.stm32f10x.h.522.9a9f642c8c562acb4a63ad5d933b7c01
                           .group:00000000 wm4.stm32f10x.h.8304.f7d8ad90959e99679b3257267c3aadfe
                           .group:00000000 wm4.stm32f10x_adc.h.83.4d35a50d598070ecea6f33bcef02c922
                           .group:00000000 wm4.stm32f10x_bkp.h.25.4622919f1e30efdad5eb44e12edd5513
                           .group:00000000 wm4.stm32f10x_can.h.25.48aab46fcce6d08400bf960b028e4698
                           .group:00000000 wm4.stm32f10x_cec.h.25.8f03450e7bbb704d96e7bc73ec0f66a7
                           .group:00000000 wm4.stm32f10x_dac.h.25.6e7f2924f39c60c10815105b99b8b446
                           .group:00000000 wm4.stm32f10x_dbgmcu.h.25.d3351200fc7f9c8615d1ae81d40db08a
                           .group:00000000 wm4.stm32f10x_dma.h.25.94e36204daa98cae5dcc70a10a9694d5
                           .group:00000000 wm4.stm32f10x_exti.h.25.b9064155c5c006b5154b39788c79001a
                           .group:00000000 wm4.stm32f10x_flash.h.25.4be61fcb02863962a1e006449d310650
                           .group:00000000 wm4.stm32f10x_fsmc.h.25.bca154da2699cdb6024c0c6c4fc5aa89
                           .group:00000000 wm4.stm32f10x_gpio.h.25.80c981af0e637567395034c576cfb3ce
                           .group:00000000 wm4.stm32f10x_i2c.h.25.7b6cbaea24c6f25f538f8516d1814cb2
                           .group:00000000 wm4.stm32f10x_iwdg.h.25.da9374ab9856795610487f312ccf3122
                           .group:00000000 wm4.stm32f10x_pwr.h.25.37ef75009f751ef5fe27910e0bf00a62
                           .group:00000000 wm4.stm32f10x_rcc.h.25.968bcf08d813e68e57c280a4da69fa5a
                           .group:00000000 wm4.stm32f10x_rtc.h.25.361142606ba98ddcd10369f321f6e636
                           .group:00000000 wm4.stm32f10x_sdio.h.25.1fb5280a7690ef99070096bf8c866b3a
                           .group:00000000 wm4.stm32f10x_spi.h.25.68b3d5ccfcf895f9fe505ce20c0c300f
                           .group:00000000 wm4.stm32f10x_tim.h.25.21c6ec062f1e74898cb96a57da276fec
                           .group:00000000 wm4.stm32f10x_usart.h.25.29629c699b65db3f3efd3561f66b0bf6
                           .group:00000000 wm4.stm32f10x_wwdg.h.25.dde12201d86b5aa9ecaafb5eccdc6549
                           .group:00000000 wm4.misc.h.25.068e106f368fa5369a681ef57c106f4b
                           .group:00000000 wm4.stdarg.h.31.fa591a4b1df9e413e9f5b8097f9ae89d
                           .group:00000000 wm4.printf.h.118.ab3672ee221610a07496c11f46394049
                           .group:00000000 wm4.board.h.22.3e17243136ce51e89ad1cec38a12dc6f
                           .group:00000000 wm4.drv_adc.h.3.0c1a2a90f0739aca31cc38e66ffab3f5
                           .group:00000000 wm4.drv_pwm.h.3.1f878ba1925c00079825df97e09db15d

UNDEFINED SYMBOLS
I2C_ITConfig
I2C_GenerateSTOP
I2C_GenerateSTART
I2C_AcknowledgeConfig
I2C_Send7bitAddress
I2C_ReceiveData
I2C_SendData
GPIO_Init
I2C_DeInit
I2C_StructInit
I2C_Cmd
I2C_Init
NVIC_PriorityGroupConfig
NVIC_Init
GPIO_SetBits
delayMicroseconds
GPIO_ReadInputDataBit
GPIO_ResetBits
