<!-- This file needs to be edited by the lab developer to suit
the requirements of their lab in particular.-->

<!-- Add class="default" to include any element as it is
specified in default.html. 
Do not include class="default" to the elements that you want to
edit -->

<!DOCTYPE html>
<html>
<head></head>
<body>

<div id="experiment"> <!-- The Experiment Document Container-->

  <!-- The lab Header contains the logo and the name of the lab,
  usually displayed on the top of the page-->

  <header id="experiment-header" class="default">
  
    <div id="experiment-header-logo" class="logo">
      <!-- Enclose the logo image of your lab or write it in 
      text-->
      <img src="../images/logo.jpg" />
    </div>

    <div id="experiment-header-heading" class="heading">
      <!-- Write the name of your lab and link it to the home 
      page of your lab (h1 tag is preferred while writing your 
      lab name)-->
      <a href="../index.html">Hybrid Electronics Lab</a>	
    </div>

    <!-- Add any additional element you want to add to the lab 
    header, For example : Help (Enclosing them with suitable 
    div is recommended)-->

  </header>


  <!-- The lab article is the main content area where all the 
  experiment content sits-->
  <article id="experiment-article">
  
    <!-- The lab article has an header, optional navigational 
    menu, number of sections, an optional sidebar and a closing 
    footer-->
     <div id="experiment-article-breadcrumb" class="breadcrumb">
     </div>
    
      <header id="experiment-article-heading" class="heading">
        <!-- You can add a welcome message or title of the 
        experiment here -->
   Design and Simulation of Arithmetic Logic Unit
        <!-- Add any additional element if required with proper 
        enclosing-->
      </header>

      <!-- Navigation menu is useful to organize the view of 
      multiple sections inside the article-->
      <nav id="experiment-article-navigation" class="default">
        <ul id="experiment-article-navigation-menu">
          <!-- The menu can be dynamically generated to contain 
          the headings of your sections or instead write the 
          menu items of your choice individually enclosedu in 
          <li> tag as shown below-->
        </ul>
      </nav>

      <!-- All the sections of your lab or experiment can be 
      enclosed together with a div element as shown below-->
      <div id="experiment-article-sections">

        <!-- First section of the article-->
        <section id="experiment-article-section-1">
          
          <div id="experiment-article-section-1-icon" 
          class="icon">
	    <!-- Enclose the icon image of your lab -->
	    <img src="../images/introduction.jpg" />
	  </div>	
          
          <!-- The heading for the section can be enclosed in a 
          div tag. -->
          <div id="experiment-article-section-1-heading" 
          class="heading">
            Aim
          </div>

          <!-- Write the section content inside a paragraph 
          element, You can also include images with <img> tag -->
          <div id="experiment-article-section-1-content" 
          class="content">	
        
<p>&nbsp;</p>
<h1>Aim</h1>
<h3>Aim:-</h3>
<p>To Study Arithmatic Logic Unit</p>
<h3>Pre-requisites</h3>
<p>1. Basic Boolean Theory.</p>


            </div>


      </section>

      <!-- Second section of the article-->
      <section id="experiment-article-section-2">
        
        <div id="experiment-article-section-2-icon" 
        class="icon">
	  <!-- Enclose the icon image of your lab. -->
	  <img src="../images/content_94.png" />
	</div>


        <!-- The heading for the section can be enclosed in a 
        div tag.-->
        <div id="experiment-article-section-2-heading" 
        class="heading">
          Pre Test 
        </div> 


        <!-- Write the section content inside a paragraph 
        element, we can also include images with <img> tag-->
        <div id="experiment-article-section-2-content" 
        class="content">

<form name="form11" id="form11" method="post"><table border="0" style="width:100%" ><tr><td width="2%" valign="top"></td><td width="5%" style="width:1%;vertical-align:top;" ><b><span id="questionNum">1)</span></b></td><td width="70%" style="vertical-align:top;" colspan="2"><span id="question">The OR operation can be produced with</span></td><td colspan="3" width="3%">&nbsp;</td></tr><tr><td>&nbsp;</td><td>&nbsp;</td><td width="80%" colspan="5" ><table border="0" width="100%" align="left"><tr><td id="textAnsChoice" style="padding-left:20px;" align='left' width='50%'><input id="ans5583" style="vertical-align:middle" type="radio" name="ans0"  value="5583"> </input><label for="ans5583" id="textAnsChoice">Two nor gates</label></td><td id="textAnsChoice" style="padding-left:20px;" align='left' ><input id="ans5584" style="vertical-align:middle" type="radio" name="ans0"  value="5584"> </input><label for="ans5584" id="textAnsChoice">Three nand gates</label></td></tr><tr><td id="textAnsChoice" style="padding-left:20px;" align='left' width='50%'><input id="ans5585" style="vertical-align:middle" type="radio" name="ans0"  value="5585"> </input><label for="ans5585" id="textAnsChoice">Both the above</label></td><td id="textAnsChoice" style="padding-left:20px;" align='left' ><input id="ans5586" style="vertical-align:middle" type="radio" name="ans0"  value="5586"> </input><label for="ans5586" id="textAnsChoice">None of above</label></td></tr></table></td></tr> </table><div id="hint"><div id="textHint10" style="padding-left:50px; color:#F00;"></div></div><hr id="horizontalLine" /><table border="0" style="width:100%" ><tr><td width="2%" valign="top"></td><td width="5%" style="width:1%;vertical-align:top;" ><b><span id="questionNum">2)</span></b></td><td width="70%" style="vertical-align:top;" colspan="2"><span id="question">The AND operation can be produced with</span></td><td colspan="3" width="3%">&nbsp;</td></tr><tr><td>&nbsp;</td><td>&nbsp;</td><td width="80%" colspan="5" ><table border="0" width="100%" align="left"><tr><td id="textAnsChoice" style="padding-left:20px;" align='left' width='50%'><input id="ans5587" style="vertical-align:middle" type="radio" name="ans1"  value="5587"> </input><label for="ans5587" id="textAnsChoice">One NOR gate</label></td><td id="textAnsChoice" style="padding-left:20px;" align='left' ><input id="ans5588" style="vertical-align:middle" type="radio" name="ans1"  value="5588"> </input><label for="ans5588" id="textAnsChoice">Three NAND gates</label></td></tr><tr><td id="textAnsChoice" style="padding-left:20px;" align='left' width='50%'><input id="ans5589" style="vertical-align:middle" type="radio" name="ans1"  value="5589"> </input><label for="ans5589" id="textAnsChoice">Two NAND gates</label></td><td id="textAnsChoice" style="padding-left:20px;" align='left' ><input id="ans5590" style="vertical-align:middle" type="radio" name="ans1"  value="5590"> </input><label for="ans5590" id="textAnsChoice">None of these</label></td></tr></table></td></tr> </table><div id="hint"><div id="textHint11" style="padding-left:50px; color:#F00;"></div></div><hr id="horizontalLine" /><table border="0" style="width:100%" ><tr><td width="2%" valign="top"></td><td width="5%" style="width:1%;vertical-align:top;" ><b><span id="questionNum">3)</span></b></td><td width="70%" style="vertical-align:top;" colspan="2"><span id="question">The 2’s complement of 11001000 is</span></td><td colspan="3" width="3%">&nbsp;</td></tr><tr><td>&nbsp;</td><td>&nbsp;</td><td width="80%" colspan="5" ><table border="0" width="100%" align="left"><tr><td id="textAnsChoice" style="padding-left:20px;" align='left' width='50%'><input id="ans5594" style="vertical-align:middle" type="radio" name="ans2"  value="5594"> </input><label for="ans5594" id="textAnsChoice">00111000</label></td><td id="textAnsChoice" style="padding-left:20px;" align='left' ><input id="ans5592" style="vertical-align:middle" type="radio" name="ans2"  value="5592"> </input><label for="ans5592" id="textAnsChoice">00110111</label></td></tr><tr><td id="textAnsChoice" style="padding-left:20px;" align='left' width='50%'><input id="ans5591" style="vertical-align:middle" type="radio" name="ans2"  value="5591"> </input><label for="ans5591" id="textAnsChoice">00111001</label></td><td id="textAnsChoice" style="padding-left:20px;" align='left' ><input id="ans5593" style="vertical-align:middle" type="radio" name="ans2"  value="5593"> </input><label for="ans5593" id="textAnsChoice">00110001</label></td></tr></table></td></tr> </table><div id="hint"><div id="textHint12" style="padding-left:50px; color:#F00;"></div></div><hr id="horizontalLine" /><table border="0" style="width:100%" ><tr><td width="2%" valign="top"></td><td width="5%" style="width:1%;vertical-align:top;" ><b><span id="questionNum">4)</span></b></td><td width="70%" style="vertical-align:top;" colspan="2"><span id="question">The 1’s complement of 11001011 is</span></td><td colspan="3" width="3%">&nbsp;</td></tr><tr><td>&nbsp;</td><td>&nbsp;</td><td width="80%" colspan="5" ><table border="0" width="100%" align="left"><tr><td id="textAnsChoice" style="padding-left:20px;" align='left' width='50%'><input id="ans5595" style="vertical-align:middle" type="radio" name="ans3"  value="5595"> </input><label for="ans5595" id="textAnsChoice">00110100</label></td><td id="textAnsChoice" style="padding-left:20px;" align='left' ><input id="ans5596" style="vertical-align:middle" type="radio" name="ans3"  value="5596"> </input><label for="ans5596" id="textAnsChoice">00110001</label></td></tr><tr><td id="textAnsChoice" style="padding-left:20px;" align='left' width='50%'><input id="ans5597" style="vertical-align:middle" type="radio" name="ans3"  value="5597"> </input><label for="ans5597" id="textAnsChoice">01001000</label></td><td id="textAnsChoice" style="padding-left:20px;" align='left' ><input id="ans5598" style="vertical-align:middle" type="radio" name="ans3"  value="5598"> </input><label for="ans5598" id="textAnsChoice">00110011</label></td></tr></table></td></tr> </table><div id="hint"><div id="textHint13" style="padding-left:50px; color:#F00;"></div></div><hr id="horizontalLine" /><table border="0" style="width:100%" ><tr><td width="2%" valign="top"></td><td width="5%" style="width:1%;vertical-align:top;" ><b><span id="questionNum">5)</span></b></td><td width="70%" style="vertical-align:top;" colspan="2"><span id="question">Which of the following gate is not universal gate</span></td><td colspan="3" width="3%">&nbsp;</td></tr><tr><td>&nbsp;</td><td>&nbsp;</td><td width="80%" colspan="5" ><table border="0" width="100%" align="left"><tr><td id="textAnsChoice" style="padding-left:20px;" align='left' width='50%'><input id="ans5599" style="vertical-align:middle" type="radio" name="ans4"  value="5599"> </input><label for="ans5599" id="textAnsChoice">NAND</label></td><td id="textAnsChoice" style="padding-left:20px;" align='left' ><input id="ans5600" style="vertical-align:middle" type="radio" name="ans4"  value="5600"> </input><label for="ans5600" id="textAnsChoice">NOR</label></td></tr><tr><td id="textAnsChoice" style="padding-left:20px;" align='left' width='50%'><input id="ans5601" style="vertical-align:middle" type="radio" name="ans4"  value="5601"> </input><label for="ans5601" id="textAnsChoice">OR</label></td><td id="textAnsChoice" style="padding-left:20px;" align='left' ><input id="ans5602" style="vertical-align:middle" type="radio" name="ans4"  value="5602"> </input><label for="ans5602" id="textAnsChoice">NONE OF THESE</label></td></tr></table></td></tr> </table><div id="hint"><div id="textHint14" style="padding-left:50px; color:#F00;"></div></div><hr id="horizontalLine" /><input type="hidden" align="middle" id="loadTime" name="loadTime" value=1389864498/><br /><div style="padding-left:40px;"><input type="submit" name="submit1" id="submit1" value="&nbsp;Submit&nbsp;" style="width:8%;" onclick="get_radio_value();"  />&nbsp;&nbsp;<input type="reset" name="cancel1" id="cancel1" value="&nbsp;Cancel&nbsp;" style="width:8%;"  /></div></form>

        </div>
      </section>


      <section id="experiment-article-section-3">
        
        <div id="experiment-article-section-3-icon" 
        class="icon">
	  <!-- Enclose the icon image of your lab.--> 
	  <img src="../images/theory.jpg" />
	</div>
     
        <div id="experiment-article-section-3-heading" 
        class="heading">
          Theory
        </div>

        <div id="experiment-article-section-3-content" 
        class="content">
      
<h1 class="title" style="text-align: justify;"><span style="color: rgb(204, 0, 51);"><u>Theory</u></span></h1>
<p>&nbsp;</p>
<p><strong>1. Introduction to Arithmetic Logic Unit</strong></p>
<p>&nbsp;</p>
<p>In ECL, TTL and CMOS, there are available integrated packages which are referred to as arithmetic logic units (ALU). The logic circuitry in this units is entirely combinational (i.e. consists of gates with no feedback and no flip-flops).The ALU is an extremely versatile and useful device since, it makes available, in single package, facility for performing many different logical and arithmetic operations.</p>
<p>&nbsp;</p>
<p>Arithmetic Logic Unit (ALU) is a critical component of a microprocessor and is the core component of central processing unit.</p>
<p>&nbsp;</p>
<p style="text-align: center; "><img alt="" src="Theory/Fig1.JPG" height="361" width="378"></p>
<p style="text-align: center; ">Fig.1 Central Processing Unit (CPU)</p>
<p>&nbsp;</p>
<p>ALU’s comprise the combinational logic that implements logic operations such as AND, OR and arithmetic operations, such as ADD, SUBTRACT.</p>
<p>&nbsp;</p>
<p>Functionally, the operation of typical ALU is represented as shown in diagram below,</p>
<p>&nbsp;</p>
<p style="text-align: center; "><img alt="" src="Theory/Fig2.JPG" height="573" width="384">&nbsp;</p>
<p style="text-align: center; ">Fig.2 Functional representation of Arithmetic Logic Unit</p>
<p>&nbsp;</p>
<p><strong>2. Functional Description of 4-bit Arithmetic Logic Unit</strong></p>
<p>&nbsp;</p>
<p>Controlled by the four function select inputs (S0 to S3) and the mode control input (M), ALU can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands.</p>
<p>&nbsp;</p>
<p>When the mode control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits. When M is LOW, the carries are enabled and the ALU performs arithmetic operations on the two 4-bit words. The ALU incorporates full internal carry look-ahead and provides for either ripple carry between devices using the Cn+4 output, or for carry look-ahead between packages using the carry propagation (P) and carry generate (G) signals. P and G are not affected by carry in.</p>
<p>&nbsp;</p>
<p>For high-speed operation the device is used in conjunction with the ALU carry look-ahead circuit. One carry look-ahead package is required for each group of four ALU devices. Carry look-ahead can be provided at various levels and offers high-speed capability over extremely long word lengths. The comparator output (A=B) of the device goes HIGH when all four function outputs (F0 to F3) are HIGH and can be used to indicate logic equivalence over 4 bits when the unit is in the subtract mode. A=B is an open collector output and can be wired-AND with other A=B outputs to give a comparison for more than 4 bits. The open drain output A=B should be used with an external pull-up resistor in order to establish a logic HIGH level. The A=B signal can also be used with the Cn+4 signal to indicate A &gt; B and A &lt; B.</p>
<p>&nbsp;</p>
<p>The function table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied.</p>
<p>&nbsp;</p>
<p>Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus, a carry is generated when there is no under-flow and no carry is generated when there is underflow.</p>
<p>&nbsp;</p>
<p>As indicated, the ALU can be used with either active LOW inputs producing active LOW outputs (Table 1) or with active HIGH inputs producing active HIGH outputs (Table 2).</p>
<p>&nbsp;</p>
<p style="text-align: center; ">&nbsp;<img alt="" src="Theory/Table1.JPG" height="0" width="0"><img alt="" src="Theory/Table1.JPG" height="461" width="423"></p>
<p style="text-align: center; ">Table1: Function Table for active low inputs and outputs</p>
<p>&nbsp;</p>
<p>&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Notes to the function tables:</p>
<p>&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;1. Each bit is shifted to the next more significant position.</p>
<p>&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;2. Arithmetic operations expressed in 2s complement notation.</p>
<p>&nbsp;</p>
<p>&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;H = HIGH voltage level</p>
<p>&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;L = LOW voltage level</p>
<p>&nbsp;</p>
<p style="text-align: center; ">&nbsp;<img alt="" src="Theory/Table2.JPG" height="461" width="427"></p>
<p style="text-align: center; ">Table2: Function Table for active high inputs and outputs</p>
<p>&nbsp;</p>
<p>&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Notes to the function tables:</p>
<p>&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;1. Each bit is shifted to the next more significant position.</p>
<p>&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;2. Arithmetic operations expressed in 2s complement notation.</p>
<p>&nbsp;</p>
<p>&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;H = HIGH voltage level</p>
<p>&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;L = LOW voltage level</p>
<p>&nbsp;</p>
<p><strong>3. Logic Diagram</strong></p>
<p style="text-align: center; "><img alt="" src="Theory/Fig3new.JPG" height="762" width="684">&nbsp;</p>
<p style="text-align: center; ">Fig.3 Logic Diagram of Arithmetic Logic Unit</p>
<p>&nbsp;</p>
<p><strong>4. Examples for arithmetic operations in ALU</strong></p>
<p>&nbsp;</p>
<p><strong>4.1 Binary Adder-Subtractor</strong></p>
<p>&nbsp;</p>
<p>The most basic arithmetic operation is the addition of two binary digits. This simple addition consists of four possible elementary operations. 0 + 0 = 0, 0 + 1 = 1, 1 + 0 = 1, 1 + 1 = 10. The first three operations produce sum of one digit, but when the both augends and addend bits are equal 1, the binary sum consists of two digits. The higher significant bit of the result is called carry .When the augends and addend number contains more significant digits, the carry obtained from the addition of the two bits is called half adder. One that performs the addition of three bits (two significant bits and a previous carry) is called half adder. The name of circuit is from the fact that two half adders can be employed to implement a full adder.</p>
<p>A binary adder-subtractor is a combinational circuit that performs the arithmetic operations of addition and subtraction with binary numbers. Connecting n full adders in cascade produces a binary adder for two n-bit numbers.</p>
<p>&nbsp;</p>
<p>The subtraction circuit is included by providing a complementing circuit.</p>
<p>&nbsp;</p>
<p><strong>4.1.1 Binary Adder</strong></p>
<p>&nbsp;</p>
<p>A binary adder is a digital circuit that produces the arithmetic sum of two binary numbers. It can be constructed with full adder connected in cascade, the output carry from each full adder connected to the input carry of the next full adder in the chain. Fig. 4 shows the interconnection of four full adder (FA) circuits to provide a 4-bit binary ripple carry adder. The augends bits of A and addend bits of B are designated by subscript numbers from right to left, with subscript 0denoting the least significant bit. The carries are connected in the chain through the full adders. The input carry to the adder is C0 and it ripples through the full adder to the output carry C4.The S output generate the required sum bits. An n-bit adder requires n full adders with each output connected to the input carry of the next higher order full adder.</p>
<p>&nbsp;</p>
<p style="text-align: center; "><img alt="" src="Theory/Fig4.JPG" height="357" width="584"></p>
<p style="text-align: center; ">Fig 4: 4-Bit Adder</p>
<p>&nbsp;</p>
<p>The bits are added with full adders, starting from the position to form the sum bit and carry. The input carry C0 in the least significant position must be 0. The value of Ci+1 in a given significant position is the output carry of the full adder. This value is transferred into the input carry of the full adder that adds the bits one higher significant position to the left. The sum bits are thus generated starting from the rightmost position and are available for the correct sum bits to appear at the outputs.</p>
<p>&nbsp;</p>
<p>The 4 bit adder is a typical example of a standard component. It can be used in many applications involving arithmetic operations. Observe that the design of this circuit by the classical method would require a truth table with 29 = 512 entries, since there are nine inputs to the circuit. By using an iterative method of cascading a standard function, it is possible to obtain a simple and straightforward implementation.</p>
<p>&nbsp;</p>
<p><strong>4.1.2 Binary Subtractor</strong></p>
<p>&nbsp;</p>
<p>The subtraction of unsigned binary numbers can be done most conveniently by means of complement. Subtraction A–B can be done by taking the 2’s complement of B and adding it to A. The 2’s complement can be obtained by taking the 1’s complement and adding one to the least significant pair of bits. The 1’s complement can be implemented with the inverters and a one can be added to the sum through the input carry.</p>
<p>&nbsp;</p>
<p>The circuit for subtracting, A–B, consists of an adder with inverter placed between each data input B and the corresponding input of the full adder. The input carry C0 must be equal to 1when performing subtraction. The operation thus performed becomes A, plus the 1’s complement of B, plus 1.This is equal to A plus 2’s complement of B. For unsigned numbers this gives A–B if A ≥ B or the 2’s complement of (B–A) if A &lt; B. for signed numbers, the result is A – B, provided that there is no overflow.</p>
<p>&nbsp;</p>
<p>The addition and subtraction operations can be combined into one circuit with one common binary adder. This is done by including an EX-OR gate with each full adder. A 4-bit adder-subtractor circuit is shown in fig 5. The mode input M controls the operation. When M = 0, the circuit is an adder, and when M = 1, the circuit becomes a subtractor. Each EX-OR gate receives input M and one of the inputs of B. when M = 0, we have B (Ex-OR) 0 = B. the full adder receive the value of B, the input carry is 0, and the circuit performs A plus B. when M = 1, we have B (Ex-OR) 1= B’ and C0 = 1. The B inputs are complemented and a 1 is added through the input carry. The circuit performs the operation A plus the 2’s complement of B. (The EX-OR with output is for detecting an overflow.)</p>
<p>&nbsp;</p>
<p style="text-align: center; "><img alt="" src="Theory/Fig5.JPG" height="461" width="664"></p>
<p style="text-align: center; ">Fig 5: 4-Bit Adder Subtractor</p>
<p>&nbsp;</p>
<p>It is worth noting that binary numbers in the signed-complemented system are added and subtracted by the same basic addition and subtraction rules as unsigned numbers. Therefore, computers need only one common hardware circuit to handle both type of arithmetic. The user or programmer must interpret the results of such addition or subtraction differently, depending on whether it is assumed that the numbers are signed or unsigned.</p>
<p>&nbsp;</p>
<p><strong>5. Examples for Logical operations in ALU</strong></p>
<p>&nbsp;</p>
<p>In a 4-bit Arithmetic Logic Unit, logical operations are performed on individual bits.</p>
<p>&nbsp;</p>
<p><strong>5.1 EX-OR</strong></p>
<p>&nbsp;</p>
<p>In a 4 bit ALU, the inputs given are A0, A1, A2, A3 and B0, B1, B2, B3. Operations are performed on individual bits. Thus, as shown in a fig.6, inputs, A0 and B0 will give output F0.</p>
<p>&nbsp;</p>
<p>&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; <img alt="" src="Theory/Fig6.JPG" height="182" width="276">&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;<img alt="" src="Theory/Table3.JPG" height="140" width="287"></p>
<p>&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Fig.6 Ex-OR Gate &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Table 3: Truth table for Ex-OR Gate</p>
<p>&nbsp;</p>
<p>Similarly, for other inputs (A1, A2, A3), outputs (F1, F2, F3) are given.</p>
<p>&nbsp;</p>
<p>Also, when active low inputs (A0’, A1’, A2’, A3’and B0’, B1’, B2’, B3’) are taken, logical operation (here Ex-OR) can be done as shown in fig.7.</p>
<p>&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</p>
<p>&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;<img alt="" src="Theory/Fig7.JPG" height="181" width="300">&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;<img alt="" src="Theory/Table4.JPG" height="147" width="297"></p>
<p>&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Fig.7 Ex-OR Gate with active low inputs &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Table 4: Truth Table for Ex-OR Gate with active low inputs</p></div>
      

        </div>

      </section>



      <section id="experiment-article-section-4">

        <div id="experiment-article-section-4-icon" 
        class="icon">
	  <!-- Enclose the icon image of your lab.-->
	  <img src="../images/procedure.jpg" />
	</div>

        <div id="experiment-article-section-4-heading" 
        class="heading">
          Procedure
        </div>

        <div id="experiment-article-section-4-content" 
        class="content">

<h1 class="title"><a><span style="color: rgb(204, 0, 51);"><u>Procedure</u></span></a></h1>
<p>&nbsp;</p>
<p>1. Select an appropriate operation as Logical or Arithmetic using Tab control.</p>
<p>2. Enter four bit input A and / or B.</p>
<p>3. For Logic Operation  M=1 and 0 for arithmetic operation</p>
<p>4. Run / execute the simulation by pressing the run button and observe the output of               Arithmetic Logic Unit on the output LED.</p>
<p>5. Repeat the procedure for different inputs and note down the corresponding outputs.</p>
<p>&nbsp;</p>

        </div>

      </section>

     <section id="experiment-article-section-5">
   
        <div id="experiment-article-section-5-icon" 
        class="icon">
	  <!-- Enclose the icon image of your lab.-->
	  <img src="../images/manual.jpg" />
	</div>

        <div id="experiment-article-section-5-heading" 
        class="heading">
          Lab Manual
        </div>

        <div id="experiment-article-section-5-content" 
        class="content">
          

          <p style="text-align: center;" class="MsoNormal" align="center"><b style=""><span style="font-size: 24pt; line-height: 115%; font-family: &quot;Times New Roman&quot;,&quot;serif&quot;;" lang="EN-IN">Hybrid Electronics Laboratory</span></b></p>
<p style="margin-bottom: 0.0001pt; text-align: center;" class="MsoNormal" align="center"><b style=""><span style="font-size: 18pt; line-height: 115%; font-family: &quot;Times New Roman&quot;,&quot;serif&quot;;" lang="EN-IN">Experiment No.<span style="">&nbsp; </span>4</span></b></p>
<p style="margin-bottom: 0.0001pt; text-align: center;" class="MsoNormal" align="center"><b style=""><span style="font-size: 18pt; line-height: 115%; font-family: &quot;Times New Roman&quot;,&quot;serif&quot;;" lang="EN-IN">&nbsp;</span></b></p>
<p style="text-align: center; line-height: 200%;" class="MsoNormal" align="center"><span style="font-size: 14pt; line-height: 200%; font-family: &quot;Times New Roman&quot;,&quot;serif&quot;;" lang="EN-IN">Design and Simulation of Arithmetic Logic Unit</span></p>
<p style="margin: 12pt 0in 0.0001pt;" class="MsoNormal"><b style=""><span style="font-size: 14pt; line-height: 115%; font-family: &quot;Times New Roman&quot;,&quot;serif&quot;;" lang="EN-IN">Aim: </span></b><span style="font-size: 12pt; line-height: 115%; font-family: &quot;Times New Roman&quot;,&quot;serif&quot;;" lang="EN-IN"><span style="">&nbsp;</span>To study 4-bit Arithmetic Logic Unit (ALU).&nbsp;</span></p>
<p style="margin-bottom: 0.0001pt;" class="MsoNormal"><span style="font-size: 12pt; line-height: 115%; font-family: &quot;Times New Roman&quot;,&quot;serif&quot;;" lang="EN-IN">&nbsp;</span></p>
<p style="margin-bottom: 0.0001pt;" class="MsoNormal"><b style=""><span style="font-size: 14pt; line-height: 115%; font-family: &quot;Times New Roman&quot;,&quot;serif&quot;;" lang="EN-IN">Objectives:</span></b></p>
<ol start="1" type="1">
    <li style="text-align: justify; line-height: normal;" class="MsoNormal"><span style="font-size: 12pt; font-family: &quot;Times New Roman&quot;,&quot;serif&quot;;">To      understand the arithmetic and logical operations.</span></li>
    <li style="text-align: justify; line-height: normal;" class="MsoNormal"><span style="font-size: 12pt; font-family: &quot;Times New Roman&quot;,&quot;serif&quot;;">To      understand architecture of ALU.</span></li>
</ol>
<p class="MsoNormal"><b style=""><span style="font-size: 14pt; line-height: 115%; font-family: &quot;Times New Roman&quot;,&quot;serif&quot;;" lang="EN-IN">Theory:</span></b></p>
<p><strong>1. Introduction to Arithmetic Logic Unit</strong></p>
<p>&nbsp;<span style="">&nbsp;&nbsp;&nbsp; </span>In ECL, TTL and CMOS, there are available integrated packages which are referred to as arithmetic logic units (ALU). The logic circuitry in this units is entirely combinational (i.e. consists of gates with no feedback and no flip-flops).The ALU is an extremely versatile and useful device since, it makes available, in single package, facility for performing many different logical and arithmetic operations.</p>
<p><span style="">&nbsp;&nbsp;&nbsp; </span>Arithmetic Logic Unit (ALU) is a critical component of a microprocessor and is the core component of central processing unit.</p>
<p style="text-align: center;"><img alt="" src="Lab Manual/Fig1.JPG" height="361" width="378"></p>
<p style="text-align: center;" align="center"><b style=""><i style="">Fig.1</i></b><i style=""> Central Processing Unit (CPU)</i></p>
<p>&nbsp;</p>
<p><span style="">&nbsp;&nbsp;&nbsp;&nbsp; </span>ALU’s comprise the combinational logic that implements logic operations such as AND, OR and arithmetic operations, such as ADD, SUBTRACT.</p>
<p>&nbsp;Functionally, the operation of typical ALU is represented as shown in diagram below,</p>
<p style="text-align: center;" align="center"><img alt="" src="Lab Manual/Fig2.JPG" height="573" width="384"></p>
<p style="text-align: center;" align="center"><b style=""><i style="">Fig.2</i></b><i style=""> Functional representation of Arithmetic Logic Unit</i></p>
<p>&nbsp;</p>
<p><strong>2. Functional Description of 4-bit Arithmetic Logic Unit</strong></p>
<p>&nbsp;<span style="">&nbsp; </span><span style="">&nbsp;</span>Controlled by the four function select inputs (S0 to S3) and the mode control input (M), ALU can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands.</p>
<p>&nbsp;<span style="">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span>When the mode control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits. When M is LOW, the carries are enabled and the ALU performs arithmetic operations on the two 4-bit words. The ALU incorporates full internal carry look-ahead and provides for either ripple carry between devices using the Cn+4 output, or for carry look-ahead between packages using the carry propagation (P) and carry generate (G) signals. P and G are not affected by carry in.</p>
<p>&nbsp;<span style="">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span>For high-speed operation the device is used in conjunction with the ALU carry look-ahead circuit. One carry look-ahead package is required for each group of four ALU devices. Carry look-ahead can be provided at various levels and offers high-speed capability over extremely long word lengths. The comparator output (A=B) of the device goes HIGH when all four function outputs (F0 to F3) are HIGH and can be used to indicate logic equivalence over 4 bits when the unit is in the subtract mode. A=B is an open collector output and can be wired-AND with other A=B outputs to give a comparison for more than 4 bits. The open drain output A=B should be used with an external pull-up resistor in order to establish a logic HIGH level. The A=B signal can also be used with the Cn+4 signal to indicate A &gt; B and A &lt; B.</p>
<p>&nbsp;<span style="">&nbsp;&nbsp;&nbsp;&nbsp; </span>The function table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied.</p>
<p><span style="">&nbsp;&nbsp;&nbsp; </span>&nbsp;Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus, a carry is generated when there is no under-flow and no carry is generated when there is underflow.</p>
<p>&nbsp;<span style="">&nbsp;&nbsp;&nbsp; </span>As indicated, the ALU can be used with either active LOW inputs producing active LOW outputs (Table 1) or with active HIGH inputs producing active HIGH outputs (Table 2).</p>
<p style="text-align: center;" align="center"><img alt="" src="Lab Manual/Table1.JPG" height="461" width="423"></p>
<p style="text-align: center;" align="center"><b style=""><i style="">Table1:</i></b><i style=""> Function Table for active low inputs and outputs</i></p>
<p>Notes to the function tables:</p>
<p>&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 1.<span style="">&nbsp; </span>Each bit is shifted to the next more significant position.</p>
<p>&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;2. Arithmetic operations expressed in 2s complement notation.</p>
<p style="">&nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; H = HIGH voltage level</p>
<p>&nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;<span style="">&nbsp;&nbsp;&nbsp;&nbsp; </span>L = LOW voltage level</p>
<p>&nbsp;</p>
<p style="text-align: center;" align="center">&nbsp;<img alt="" src="Lab Manual/Table2.JPG" height="461" width="427"></p>
<p style="text-align: center;" align="center"><b style=""><i style="">Table2:</i></b><i style=""> Function Table for active high inputs and outputs</i></p>
<p>&nbsp;&nbsp;&nbsp;Notes to the function tables:</p>
<p>&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;1. Each bit is shifted to the next more significant position.</p>
<p>&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;<span style="">&nbsp;&nbsp; </span>2. Arithmetic operations expressed in 2s complement notation.&nbsp;</p>
<p>&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;H = HIGH voltage level</p>
<p>&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; L = LOW voltage level</p>
<p style="margin-left: 0.5in; text-indent: -0.25in;"><strong><span style="">3.<span style="font-family: &quot;Times New Roman&quot;; font-style: normal; font-variant: normal; font-weight: normal; font-size: 7pt; line-height: normal; font-size-adjust: none; font-stretch: normal;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span></span></strong><strong>Logic Diagram</strong></p>
<p style="margin-left: 0.5in; text-indent: -0.25in;"><span style="">4.<span style="font-family: &quot;Times New Roman&quot;; font-style: normal; font-variant: normal; font-weight: normal; font-size: 7pt; line-height: normal; font-size-adjust: none; font-stretch: normal;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span></span><img alt="" src="Lab Manual/Fig3new.JPG" height="762" width="684"></p>
<p style="text-align: center;" align="center"><b style=""><i style="">Fig.3</i></b><i style=""> Logic Diagram of Arithmetic Logic Unit</i></p>
<p>&nbsp;<strong>4. Examples for arithmetic operations in ALU</strong></p>
<p>&nbsp;<strong>4.1 Binary Adder-Subtractor</strong></p>
<p>&nbsp;<span style="">&nbsp;&nbsp;&nbsp; </span>The most basic arithmetic operation is the addition of two binary digits. This simple addition consists of four possible elementary operations. 0 + 0 = 0, 0 + 1 = 1, 1 + 0 = 1, 1 + 1 = 10. The first three operations produce sum of one digit, but when the both augends and addend bits are equal 1, the binary sum consists of two digits. The higher significant bit of the result is called carry .When the augends and addend number contains more significant digits, the carry obtained from the addition of the two bits is called half adder. One that performs the addition of three bits (two significant bits and a previous carry) is called half adder. The name of circuit is from the fact that two half adders can be employed to implement a full adder.</p>
<p><span style="">&nbsp;&nbsp;&nbsp;&nbsp; </span>A binary adder-subtractor is a combinational circuit that performs the arithmetic operations of addition and subtraction with binary numbers. Connecting n full adders in cascade produces a binary adder for two n-bit numbers.</p>
<p>&nbsp;<span style="">&nbsp;&nbsp;&nbsp;&nbsp; </span>The subtraction circuit is included by providing a complementing circuit.</p>
<p>&nbsp;<strong>4.1.1 Binary Adder</strong></p>
<p>&nbsp;<span style="">&nbsp;&nbsp;&nbsp; </span>A binary adder is a digital circuit that produces the arithmetic sum of two binary numbers. It can be constructed with full adder connected in cascade, the output carry from each full adder connected to the input carry of the next full adder in the chain. Fig. 4 shows the interconnection of four full adder (FA) circuits to provide a 4-bit binary ripple carry adder. The augends bits of A and addend bits of B are designated by subscript numbers from right to left, with subscript 0denoting the least significant bit. The carries are connected in the chain through the full adders. The input carry to the adder is C0 and it ripples through the full adder to the output carry C4.The S output generate the required sum bits. An n-bit adder requires n full adders with each output connected to the input carry of the next higher order full adder.</p>
<p>&nbsp;</p>
<p style="text-align: center;"><img alt="" src="Lab Manual/Fig4.JPG" height="357" width="584"></p>
<p style="text-align: center;" align="center"><b style=""><i style="">Fig 4:</i></b><i style=""> 4-Bit Adder</i></p>
<p>&nbsp;</p>
<p><span style="">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span>The bits are added with full adders, starting from the position to form the sum bit and carry. The input carry C0 in the least significant position must be 0. The value of Ci+1 in a given significant position is the output carry of the full adder. This value is transferred into the input carry of the full adder that adds the bits one higher significant position to the left. The sum bits are thus generated starting from the rightmost position and are available for the correct sum bits to appear at the outputs.</p>
<p>&nbsp;<span style="">&nbsp;&nbsp;&nbsp;&nbsp; </span>The 4 bit adder is a typical example of a standard component. It can be used in many applications involving arithmetic operations. Observe that the design of this circuit by the classical method would require a truth table with 29 = 512 entries, since there are nine inputs to the circuit. By using an iterative method of cascading a standard function, it is possible to obtain a simple and straightforward implementation.</p>
<p>&nbsp;<strong>4.1.2 Binary Subtractor</strong></p>
<p>&nbsp;<span style="">&nbsp;&nbsp;&nbsp; </span>The subtraction of unsigned binary numbers can be done most conveniently by means of complement. Subtraction A–B can be done by taking the 2’s complement of B and adding it to A. The 2’s complement can be obtained by taking the 1’s complement and adding one to the least significant pair of bits. The 1’s complement can be implemented with the inverters and a one can be added to the sum through the input carry.</p>
<p>&nbsp;</p>
<p><span style="">&nbsp;&nbsp;&nbsp;&nbsp; </span>The circuit for subtracting, A–B, consists of an adder with inverter placed between each data input B and the corresponding input of the full adder. The input carry C0 must be equal to 1when performing subtraction. The operation thus performed becomes A, plus the 1’s complement of B, plus 1.This is equal to A plus 2’s complement of B. For unsigned numbers this gives A–B if A ≥ B or the 2’s complement of (B–A) if A &lt; B. for signed numbers, the result is A – B, provided that there is no overflow.</p>
<p>&nbsp;<span style="">&nbsp;&nbsp;&nbsp;&nbsp; </span>The addition and subtraction operations can be combined into one circuit with one common binary adder. This is done by including an EX-OR gate with each full adder. A 4-bit adder-subtractor circuit is shown in fig 5. The mode input M controls the operation. When M = 0, the circuit is an adder, and when M = 1, the circuit becomes a subtractor. Each EX-OR gate receives input M and one of the inputs of B. when M = 0, we have B (Ex-OR) 0 = B. the full adder receive the value of B, the input carry is 0, and the circuit performs A plus B. when M = 1, we have B (Ex-OR) 1= B’ and C0 = 1. The B inputs are complemented and a 1 is added through the input carry. The circuit performs the operation A plus the 2’s complement of B. (The EX-OR with output is for detecting an overflow.)</p>
<p>&nbsp;</p>
<p style="text-align: center;"><img alt="" src="Lab Manual/Fig5.JPG" height="461" width="664"></p>
<p style="text-align: center;" align="center"><b style=""><i style="">Fig 5:</i></b><i style=""> 4-Bit Adder Subtractor</i></p>
<p><span style="">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span>It is worth noting that binary numbers in the signed-complemented system are added and subtracted by the same basic addition and subtraction rules as unsigned numbers. Therefore, computers need only one common hardware circuit to handle both type of arithmetic. The user or programmer must interpret the results of such addition or subtraction differently, depending on whether it is assumed that the numbers are signed or unsigned.</p>
<p>&nbsp;<strong>5. Examples for Logical operations in ALU</strong></p>
<p>&nbsp;<span style="">&nbsp;&nbsp;&nbsp; </span>In a 4-bit Arithmetic Logic Unit, logical operations are performed on individual bits.</p>
<p>&nbsp;<strong>5.1 EX-OR</strong></p>
<p><span style="">&nbsp;&nbsp;&nbsp;&nbsp; </span>In a 4 bit ALU, the inputs given are A0, A1, A2, A3 and B0, B1, B2, B3. Operations are performed on individual bits. Thus, as shown in a fig.6, inputs, A0 and B0 will give output F0.</p>
<p>&nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; <img alt="" src="Lab Manual/Fig6.JPG" height="182" width="276">&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; <img alt="" src="Lab Manual/Table3.JPG" height="140" width="287"></p>
<p><i style="">&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;<span style="">&nbsp; </span>&nbsp;<b style="">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Fig.6:</b> Ex-OR Gate</i> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;<span style="">&nbsp; </span>&nbsp; &nbsp; &nbsp; <b style=""><i style="">Table 3:</i></b><i style=""> Truth table for Ex-OR Gate</i></p>
<p>&nbsp;</p>
<p>Similarly, for other inputs (A1, A2, A3), outputs (F1, F2, F3) are given.</p>
<p style="margin-bottom: 0.0001pt;"><span style="">&nbsp;&nbsp; </span>Also, when active low inputs (A0’, A1’, A2’, A3’and B0’, B1’, B2’, B3’) are taken, logical operation (here Ex-OR) can be done as shown in fig. &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; <img alt="" src="Lab Manual/Fig7.JPG" height="181" width="300">&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; <img alt="" src="Lab Manual/Table4.JPG" height="147" width="297"></p>
<p style="margin-bottom: 0.0001pt;"><i style=""><span style="">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span> <b style="">Fig.7</b>: Ex-OR Gate with active low inputs &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; <b style="">Table 4:</b> Truth Table for Ex-OR Gate with<span style="">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span></i></p>
<p style="margin-top: 0in;"><i style=""><span style="">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span>active low inputs</i></p>
<p style="margin-top: 0in;"><b style=""><span style="font-size: 14pt;">Procedure”</span></b></p>
<p>1. Select an appropriate operation as Logical or Arithmetic using Tab control.</p>
<p>2. Enter four bit input A and / or B.</p>
<p>3. For Logic Operation M=1 and 0 for arithmetic operation</p>
<p style="margin: 0in 0in 0.0001pt;">4. Run / execute the simulation by pressing the run button and observe the output of Arithmetic<span style="">&nbsp;&nbsp;&nbsp; </span></p>
<p style="margin: 0in 0in 0.0001pt;"><span style="">&nbsp;&nbsp;&nbsp; </span>Logic Unit on the output LED.</p>
<p>5. Repeat the procedure for different inputs and note down the corresponding outputs.</p>
<p><span style="font-size: 14pt;">&nbsp;</span></p>
<p class="MsoNormal"><b style=""><span style="font-size: 14pt; line-height: 115%; font-family: &quot;Times New Roman&quot;,&quot;serif&quot;;" lang="EN-IN">Simulation Screenshots:</span></b></p>
<p class="MsoNormal"><b style=""><span style="font-size: 14pt; line-height: 115%; font-family: &quot;Times New Roman&quot;,&quot;serif&quot;;" lang="EN-IN">&nbsp;<img src="Lab Manual/L4_1.png" alt="" style="width: 894px; height: 761px;"><img src="Lab Manual/L4_2.png" alt="" style="width: 899px; height: 660px;"><img src="Lab Manual/L4_3.png" alt="" style="width: 898px; height: 652px;"></span></b></p>
<p style="margin-top: 0in;"><span style=""><br>
</span></p>
<p style="text-align: justify; line-height: normal;" class="MsoNormal"><b style=""><span style="font-size: 14pt; font-family: &quot;Times New Roman&quot;,&quot;serif&quot;;">Result:</span></b></p>
<p style="margin-bottom: 0.0001pt; text-align: justify; line-height: normal;" class="MsoNormal"><span style="font-size: 12pt; font-family: &quot;Times New Roman&quot;,&quot;serif&quot;;"><span style="">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span>Four bit Arithmetic Logic Unit (ALU) is designed and simulated using logic gates. Forty eight logical and arithmatic operations are implemented.</span></p>
<p style="text-align: justify;"><b style=""><span style="font-size: 14pt;">Assignment:&nbsp;</span></b></p>
<p style="text-align: justify;"><span style="">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span>Design an 8-bit adder/subtractor using 74181s in cascade.</p>
<p style="text-align: justify; line-height: normal;" class="MsoNormal"><b style=""><span style="font-size: 14pt; font-family: &quot;Times New Roman&quot;,&quot;serif&quot;;">Further Reading:</span></b></p>
<ol start="1" type="1">
    <li style="text-align: justify; line-height: normal;" class="MsoNormal"><span style="font-size: 12pt; font-family: &quot;Times New Roman&quot;,&quot;serif&quot;;">Digital      Electronics, Tokheim, Tata-McGraw Hill, 4th Edition</span></li>
    <li style="text-align: justify; line-height: normal;" class="MsoNormal"><span style="font-size: 12pt; font-family: &quot;Times New Roman&quot;,&quot;serif&quot;;">Digital      Design, M. Morris Mano, Pearson Education, 3rd Edition</span></li>
</ol>


          </div>

        </section>

        <section id="experiment-article-section-6">
      
          <div id="experiment-article-section-6-icon" 
          class="icon">
	    <!-- Enclose the icon image of your lab.-->
	    <img src="../images/content_94.png" />
	  </div>

          <div id="experiment-article-section-6-heading" 
          class="heading">
            Post Test
          </div>

          <div id="experiment-article-section-6-content" 
          class="content">
         

         <form name="form11" id="form11" method="post"><table border="0" style="width:100%" ><tr><td width="2%" valign="top"></td><td width="5%" style="width:1%;vertical-align:top;" ><b><span id="questionNum">1)</span></b></td><td width="70%" style="vertical-align:top;" colspan="2"><span id="question">All Boolean expressions can be implemented with</span></td><td colspan="3" width="3%">&nbsp;</td></tr><tr><td>&nbsp;</td><td>&nbsp;</td><td width="80%" colspan="5" ><table border="0" width="100%" align="left"><tr><td align="right" width="32px" id="textAnsChoice" style="vertical-align:middle"><input id="ans5062" type="radio" name="ans0"  value="5062"> </input></td><td id="textAnsChoice" style="padding-left:3px;"><label for="ans5062">NAND gates only</label></td></tr><tr><td align="right" width="32px" id="textAnsChoice" style="vertical-align:middle"><input id="ans5063" type="radio" name="ans0"  value="5063"> </input></td><td id="textAnsChoice" style="padding-left:3px;"><label for="ans5063">choice2Combinations of And gates, OR gates, and inverters</label></td></tr><tr><td align="right" width="32px" id="textAnsChoice" style="vertical-align:middle"><input id="ans5064" type="radio" name="ans0"  value="5064"> </input></td><td id="textAnsChoice" style="padding-left:3px;"><label for="ans5064">NOR gates only</label></td></tr><tr><td align="right" width="32px" id="textAnsChoice" style="vertical-align:middle"><input id="ans5065" type="radio" name="ans0"  value="5065"> </input></td><td id="textAnsChoice" style="padding-left:3px;"><label for="ans5065">Any of these</label></td></tr></table></td></tr> </table><div id="hint"><div id="textHint10" style="padding-left:50px; color:#F00;"></div></div><hr id="horizontalLine" /><table border="0" style="width:100%" ><tr><td width="2%" valign="top"></td><td width="5%" style="width:1%;vertical-align:top;" ><b><span id="questionNum">2)</span></b></td><td width="70%" style="vertical-align:top;" colspan="2"><span id="question">A full – adder is characterized by</span></td><td colspan="3" width="3%">&nbsp;</td></tr><tr><td>&nbsp;</td><td>&nbsp;</td><td width="80%" colspan="5" ><table border="0" width="100%" align="left"><tr><td id="textAnsChoice" style="padding-left:20px;" align='left' width='50%'><input id="ans5066" style="vertical-align:middle" type="radio" name="ans1"  value="5066"> </input><label for="ans5066" id="textAnsChoice">Two inputs and two outputs</label></td><td id="textAnsChoice" style="padding-left:20px;" align='left' ><input id="ans5067" style="vertical-align:middle" type="radio" name="ans1"  value="5067"> </input><label for="ans5067" id="textAnsChoice">Two inputs and three outputs</label></td></tr><tr><td id="textAnsChoice" style="padding-left:20px;" align='left' width='50%'><input id="ans5068" style="vertical-align:middle" type="radio" name="ans1"  value="5068"> </input><label for="ans5068" id="textAnsChoice">Three inputs and two outputs</label></td><td id="textAnsChoice" style="padding-left:20px;" align='left' ><input id="ans5069" style="vertical-align:middle" type="radio" name="ans1"  value="5069"> </input><label for="ans5069" id="textAnsChoice">none of these</label></td></tr></table></td></tr> </table><div id="hint"><div id="textHint11" style="padding-left:50px; color:#F00;"></div></div><hr id="horizontalLine" /><table border="0" style="width:100%" ><tr><td width="2%" valign="top"></td><td width="5%" style="width:1%;vertical-align:top;" ><b><span id="questionNum">3)</span></b></td><td width="70%" style="vertical-align:top;" colspan="2"><span id="question">A 4 bit adder can add</span></td><td colspan="3" width="3%">&nbsp;</td></tr><tr><td>&nbsp;</td><td>&nbsp;</td><td width="80%" colspan="5" ><table border="0" width="100%" align="left"><tr><td id="textAnsChoice" style="padding-left:20px;" align='left' width='50%'><input id="ans5070" style="vertical-align:middle" type="radio" name="ans2"  value="5070"> </input><label for="ans5070" id="textAnsChoice">Two 4 bit binary numbers</label></td><td id="textAnsChoice" style="padding-left:20px;" align='left' ><input id="ans5071" style="vertical-align:middle" type="radio" name="ans2"  value="5071"> </input><label for="ans5071" id="textAnsChoice">Two 2 bit binary numbers</label></td></tr><tr><td id="textAnsChoice" style="padding-left:20px;" align='left' width='50%'><input id="ans5072" style="vertical-align:middle" type="radio" name="ans2"  value="5072"> </input><label for="ans5072" id="textAnsChoice">4 bits at a time</label></td><td id="textAnsChoice" style="padding-left:20px;" align='left' ><input id="ans5073" style="vertical-align:middle" type="radio" name="ans2"  value="5073"> </input><label for="ans5073" id="textAnsChoice">4 bits in sequence</label></td></tr></table></td></tr> </table><div id="hint"><div id="textHint12" style="padding-left:50px; color:#F00;"></div></div><hr id="horizontalLine" /><table border="0" style="width:100%" ><tr><td width="2%" valign="top"></td><td width="5%" style="width:1%;vertical-align:top;" ><b><span id="questionNum">4)</span></b></td><td width="70%" style="vertical-align:top;" colspan="2"><span id="question">A half adder is characterised by</span></td><td colspan="3" width="3%">&nbsp;</td></tr><tr><td>&nbsp;</td><td>&nbsp;</td><td width="80%" colspan="5" ><table border="0" width="100%" align="left"><tr><td id="textAnsChoice" style="padding-left:20px;" align='left' width='50%'><input id="ans5074" style="vertical-align:middle" type="radio" name="ans3"  value="5074"> </input><label for="ans5074" id="textAnsChoice">Two inputs and two outputs</label></td><td id="textAnsChoice" style="padding-left:20px;" align='left' ><input id="ans5075" style="vertical-align:middle" type="radio" name="ans3"  value="5075"> </input><label for="ans5075" id="textAnsChoice">Three inputs and two outputs</label></td></tr><tr><td id="textAnsChoice" style="padding-left:20px;" align='left' width='50%'><input id="ans5076" style="vertical-align:middle" type="radio" name="ans3"  value="5076"> </input><label for="ans5076" id="textAnsChoice">Two inputs and one outputs</label></td><td id="textAnsChoice" style="padding-left:20px;" align='left' ><input id="ans5077" style="vertical-align:middle" type="radio" name="ans3"  value="5077"> </input><label for="ans5077" id="textAnsChoice">All of the above</label></td></tr></table></td></tr> </table><div id="hint"><div id="textHint13" style="padding-left:50px; color:#F00;"></div></div><hr id="horizontalLine" /><input type="hidden" align="middle" id="loadTime" name="loadTime" value=1389863079/><br /><div style="padding-left:40px;"><input type="submit" name="submit1" id="submit1" value="&nbsp;Submit&nbsp;" style="width:8%;" onclick="get_radio_value();"  />&nbsp;&nbsp;<input type="reset" name="cancel1" id="cancel1" value="&nbsp;Cancel&nbsp;" style="width:8%;"  /></div></form><br />

           
           
          </div>

        </section>

   
		
        <section id="experiment-article-section-7">
   
          <div id="experiment-article-section-7-icon" 
          class="icon">
	    <!-- Enclose the icon image of your lab.-->
	    <img src="../images/simulation.jpg" />
	  </div>

          <div id="experiment-article-section-7-heading" 
          class="heading">
            Simulator
          </div>

          <div id="experiment-article-section-7-content" 
          class="content">
          
          
<h1 style="text-align: justify;" class="title">&nbsp;<span style="color: rgb(204, 0, 51);"><u>Simulation</u></span></h1>
<p style="text-align: justify;">&nbsp;</p>
<h3><big>&nbsp;<a href="simulation4.html" target="_blank">Click Here for Simulator</a>&nbsp;</big></h3>
<p style="text-align: justify;">&nbsp;</p>
<h3>&nbsp;</h3>
<p style="text-align: justify;">&nbsp;<span style="font-size: small;">&nbsp;&nbsp; </span></p>
<p style="text-align: justify;"><span style="font-size: small;">Click on the <a href="http://coepvlab.ac.in:20092/main.html"><span style="color: rgb(0, 0, 255);"><span class="nolink">link</span></span></a> to start simulation.</span></p>
<p>&nbsp;&nbsp;&nbsp;&nbsp;</p>
<p>Click here to <a href="http://coepvlab.ac.in:20092/Hybrid_Electronics_Laboratory/ALU.zip"><span style="color: rgb(0, 0, 255);">download </span></a>simulation</p>
<p>&nbsp;</p>
<p>&nbsp;</p>
<p>&nbsp;</p>
<p>&nbsp;&nbsp; *Please download supported plug in to run this simulation from download tab</p></div></div></td>
               

          </div>

        </section>

          <section id="experiment-article-section-8">
   
          <div id="experiment-article-section-8-icon" 
          class="icon">
      <!-- Enclose the icon image of your lab.-->
      <img src="../images/temp.gif" />
    </div>

          <div id="experiment-article-section-8-heading" 
          class="heading">
            Conclusion
          </div>

          <div id="experiment-article-section-8-content" 
          class="content">
          
          <h1 class="title" style="text-align: justify;"><span style="color: rgb(204, 0, 51);"><u>Conclusion</u></span></h1>
<p>&nbsp;</p>
<p style="text-align: justify;"><span style="color: rgb(51, 102, 255);"><em><span style="font-size: medium; font-family: trebuchet ms,geneva;">Result</span></em></span></p>
<p style="text-align: justify;">&nbsp;</p>
<div style="padding-left: 30px; text-align: justify;" class="entry">Four bit Arithmetic Logic Unit (ALU) is designed and simulated using logic gates. Forty eight logical and arithmatic operations are implemented.</div>
<div style="padding-left: 30px; text-align: justify;" class="entry">&nbsp;</div>
<hr>
<p style="text-align: justify;">&nbsp;</p>
<p style="text-align: justify;"><em><span style="font-size: medium; font-family: trebuchet ms,geneva; color: rgb(51, 102, 255);">Assignment</span></em></p>
<p style="text-align: justify;">&nbsp;</p>
<p style="padding-left: 30px; text-align: justify;">Design an 8-bit adder/subtractor using 74181s in cascade.</p>
<p style="padding-left: 30px; text-align: justify;">&nbsp;</p>
<hr>
<p style="text-align: justify;">&nbsp;</p>
<p style="text-align: justify;"><em><span style="color: rgb(51, 102, 255); font-family: trebuchet ms,geneva; font-size: medium;">Further Reading</span></em></p>
<p style="text-align: justify;">&nbsp;</p>
<ol>
    <li style="text-align: justify;">Digital Electronics, Tokheim, Tata-McGraw Hill, 4th Edition</li>
    <li style="text-align: justify;">Digital Design, M. Morris Mano, Pearson Education, 3rd Edition</li>
</ol>
        
          </div>

        </section>

          <section id="experiment-article-section-9">
   
          <div id="experiment-article-section-9-icon" 
          class="icon">
      <!-- Enclose the icon image of your lab.-->
      <img src="../images/content_95.png" />
    </div>

          <div id="experiment-article-section-9-heading" 
          class="heading">
            Feedback
          </div>

          <div id="experiment-article-section-9-content" 
          class="content">

           <p>
              <ul>
                <li><a href="http://virtual-labs.ac.in/feedback/?lab=cse01" >Feedback </a>.</li>
              </ul>
            </p>

          </div>

        </section>

          <section id="experiment-article-section-10">
   
          <div id="experiment-article-section-10-icon" 
          class="icon">
      <!-- Enclose the icon image of your lab.-->
      <img src="../images/temp.gif" />
    </div>

          <div id="experiment-article-section-10-heading" 
          class="heading">
            Download
          </div>

          <div id="experiment-article-section-10-content" 
          class="content">
        
         <div class="divContent"><p style="TEXT-ALIGN: justify"><span style="FONT-SIZE: small">Here are the files which are required for proper viewing of the Simulation.</span><br>
<span style="FONT-SIZE: small">Install as per operating system. Installation instructions are given below along with the link to download files.</span><br>
<br>
<br>
<span style="FONT-SIZE: small; FONT-WEIGHT: bold">LabVIEW 8.6 Run-Time Engine Patch for Windows:</span><br>
<span style="FONT-SIZE: small">LabVIEW Run-Time Engine 8.6 - Windows/2000/XP/Vista/Vista x64 - 8.6f1 Patch</span><br>
<span style="FONT-SIZE: small">To download, click <a href="http://59.163.223.71/LabVIEW_RTE/LVRTE86std.exe"><span style="COLOR: rgb(0,0,255)">here</span></a></span><span style="COLOR: rgb(0,0,255)"><span style="FONT-SIZE: small">.</span></span><br>
<span style="FONT-SIZE: small">LabVIEW Vision Run-Time Engine 8.6 - Windows/2000/XP/Vista/Vista x64</span><br>
<span style="FONT-SIZE: small">To download, click <a href="http://59.163.223.71/LabVIEW_RTE/visionrte.exe"><span style="COLOR: rgb(0,0,255)">here</span></a></span><span style="COLOR: rgb(0,0,255)"><span style="FONT-SIZE: small">.</span></span><br>
<br>
<span style="FONT-SIZE: small">Installation Instructions:</span><br>
<span style="FONT-SIZE: small">Double-click the executable to start installation.</span><br>
<br>
<span style="FONT-SIZE: small; FONT-WEIGHT: bold">LabVIEW Run-Time Engine 8.6 for Linux:</span><br>
<span style="FONT-SIZE: small">Download the labview-rte-aal-1.1-1.i386.rpm to your computer.</span><br>
<span style="FONT-SIZE: small">To download, click <a href="http://59.163.223.71/LabVIEW_RTE/labview-rte-aal-1.1-1.i386.rpm"><span style="COLOR: rgb(0,0,255)">here</span></a></span><span style="COLOR: rgb(0,0,255)"><span style="FONT-SIZE: small">.</span></span><br>
<span style="FONT-SIZE: small">Download the labview86-rte-8.6.0-1.i386.rpm files to your computer.</span><br>
<span style="FONT-SIZE: small">To download, click <a href="http://59.163.223.71/LabVIEW_RTE/labview86-rte-8.6.0-1.i386.rpm"><span style="COLOR: rgb(0,0,255)">here</span></a></span><span style="COLOR: rgb(0,0,255)"><span style="FONT-SIZE: small">.</span></span><br>
<br>
<span style="FONT-SIZE: small">Installation Instructions:</span><br>
<span style="FONT-SIZE: small">Run (must be logged in with root access for the machine)</span></p>
<div style="TEXT-ALIGN: justify; MARGIN-LEFT: 80px"><span style="FONT-SIZE: small">rpm -Uvh labview-rte-aal-1.1-1.i386.rpm</span></div>
<p style="TEXT-ALIGN: justify"><span style="FONT-SIZE: small">Run (must be logged in with root access for the machine)</span><br>
&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;<span style="FONT-SIZE: small">rpm -Uvh labview86-rte-8.6.0-1.i386.rpm</span></p></div></div></td>
                
       
          </div>

        </section>

      </div>


    <!-- An article can have a sidebar that contain related 
    links and additional material (however it is kept optional 
    at this moment) -->
    <aside id="lab-article-sidebar" class="default">
      <!-- put the content that you want to appear in the 
      sidebar -->	
    </aside>


    <!-- Article footer can display related content and 
    additional links -->						
    <footer id="lab-article-footer" class="default">
      <!-- Put the content that you want to appear here -->
    </footer>

  </article>


  <!-- Links to other labs, about us page can be kept the lab 
  footer-->
  <footer id="lab-footer" class="default">
    <!-- Put the content here-->
  </footer>

</div>		

</body>
</html>
