Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov  7 15:47:11 2024
| Host         : DESKTOP-NFG9C79 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               38          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (122)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (36)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (122)
--------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: ALU_OPP[1] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ALU_OPP[2] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ALU_OPP[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ALU_OUT_Internal_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ALU_OUT_Internal_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ALU_OUT_Internal_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ALU_OUT_Internal_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ALU_OUT_Internal_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ALU_OUT_Internal_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ALU_OUT_Internal_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ALU_OUT_Internal_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ALU_OUT_Internal_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ALU_OUT_Internal_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ALU_OUT_Internal_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ALU_OUT_Internal_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ALU_OUT_Internal_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ALU_OUT_Internal_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ALU_OUT_Internal_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ALU_OUT_Internal_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   57          inf        0.000                      0                   57           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALU_OPP[0]
                            (input port)
  Destination:            ALU_FLAGS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.017ns  (logic 3.719ns (41.239%)  route 5.298ns (58.761%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  ALU_OPP[0] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[0]
    K13                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  ALU_OPP_IBUF[0]_inst/O
                         net (fo=50, routed)          2.436     3.402    ALU_OPP_IBUF[0]
    SLICE_X0Y36          LUT4 (Prop_lut4_I2_O)        0.124     3.526 r  ALU_FLAGS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.863     6.388    ALU_FLAGS_OBUF[4]
    T13                  OBUF (Prop_obuf_I_O)         2.629     9.017 r  ALU_FLAGS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.017    ALU_FLAGS[4]
    T13                                                               r  ALU_FLAGS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[9]
                            (input port)
  Destination:            ALU_OUT_Internal_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.661ns  (logic 1.455ns (18.993%)  route 6.206ns (81.007%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  D1[9] (IN)
                         net (fo=0)                   0.000     0.000    D1[9]
    R17                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  D1_IBUF[9]_inst/O
                         net (fo=8, routed)           2.504     3.463    D1_IBUF[9]
    SLICE_X6Y37          LUT6 (Prop_lut6_I1_O)        0.124     3.587 r  ALU_OUT_Internal_reg[15]_i_12/O
                         net (fo=3, routed)           1.874     5.461    ALU_OUT_Internal_reg[15]_i_12_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.585 r  ALU_OUT_Internal_reg[13]_i_5/O
                         net (fo=1, routed)           0.466     6.051    ALU_OUT_Internal_reg[13]_i_5_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I4_O)        0.124     6.175 r  ALU_OUT_Internal_reg[13]_i_3/O
                         net (fo=1, routed)           0.983     7.158    ALU_OUT_Internal_reg[13]_i_3_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I2_O)        0.124     7.282 r  ALU_OUT_Internal_reg[13]_i_1/O
                         net (fo=1, routed)           0.379     7.661    ALU_OUT_Internal[13]
    SLICE_X1Y42          LDCE                                         r  ALU_OUT_Internal_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[6]
                            (input port)
  Destination:            ALU_OUT_Internal_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.535ns  (logic 1.699ns (22.553%)  route 5.835ns (77.447%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  D1[6] (IN)
                         net (fo=0)                   0.000     0.000    D1[6]
    T14                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  D1_IBUF[6]_inst/O
                         net (fo=8, routed)           2.901     3.868    D1_IBUF[6]
    SLICE_X4Y37          LUT4 (Prop_lut4_I2_O)        0.152     4.020 r  ALU_OUT_Internal_reg[9]_i_8/O
                         net (fo=4, routed)           0.625     4.646    ALU_OUT_Internal_reg[9]_i_8_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I1_O)        0.332     4.978 r  ALU_OUT_Internal_reg[7]_i_5/O
                         net (fo=1, routed)           0.823     5.801    ALU_OUT_Internal_reg[7]_i_5_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.124     5.925 r  ALU_OUT_Internal_reg[7]_i_3/O
                         net (fo=1, routed)           0.804     6.729    ALU_OUT_Internal_reg[7]_i_3_n_0
    SLICE_X0Y38          LUT5 (Prop_lut5_I2_O)        0.124     6.853 r  ALU_OUT_Internal_reg[7]_i_1/O
                         net (fo=1, routed)           0.682     7.535    ALU_OUT_Internal[7]
    SLICE_X0Y42          LDCE                                         r  ALU_OUT_Internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[6]
                            (input port)
  Destination:            ALU_OUT_Internal_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.520ns  (logic 1.699ns (22.597%)  route 5.821ns (77.403%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  D1[6] (IN)
                         net (fo=0)                   0.000     0.000    D1[6]
    T14                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  D1_IBUF[6]_inst/O
                         net (fo=8, routed)           2.901     3.868    D1_IBUF[6]
    SLICE_X4Y37          LUT4 (Prop_lut4_I2_O)        0.152     4.020 r  ALU_OUT_Internal_reg[9]_i_8/O
                         net (fo=4, routed)           0.553     4.574    ALU_OUT_Internal_reg[9]_i_8_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I3_O)        0.332     4.906 r  ALU_OUT_Internal_reg[8]_i_5/O
                         net (fo=1, routed)           1.101     6.006    ALU_OUT_Internal_reg[8]_i_5_n_0
    SLICE_X3Y39          LUT5 (Prop_lut5_I4_O)        0.124     6.130 r  ALU_OUT_Internal_reg[8]_i_3/O
                         net (fo=1, routed)           0.792     6.922    ALU_OUT_Internal_reg[8]_i_3_n_0
    SLICE_X0Y39          LUT5 (Prop_lut5_I2_O)        0.124     7.046 r  ALU_OUT_Internal_reg[8]_i_1/O
                         net (fo=1, routed)           0.474     7.520    ALU_OUT_Internal[8]
    SLICE_X1Y42          LDCE                                         r  ALU_OUT_Internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[3]
                            (input port)
  Destination:            ALU_OUT_Internal_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 1.689ns (22.875%)  route 5.696ns (77.125%))
  Logic Levels:           5  (IBUF=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  D1[3] (IN)
                         net (fo=0)                   0.000     0.000    D1[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.963     0.963 r  D1_IBUF[3]_inst/O
                         net (fo=9, routed)           2.698     3.662    D1_IBUF[3]
    SLICE_X4Y37          LUT5 (Prop_lut5_I2_O)        0.152     3.814 r  ALU_OUT_Internal_reg[14]_i_6/O
                         net (fo=4, routed)           0.977     4.791    ALU_OUT_Internal_reg[14]_i_6_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.326     5.117 r  ALU_OUT_Internal_reg[12]_i_5/O
                         net (fo=1, routed)           0.670     5.787    ALU_OUT_Internal_reg[12]_i_5_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I4_O)        0.124     5.911 r  ALU_OUT_Internal_reg[12]_i_3/O
                         net (fo=1, routed)           0.748     6.659    ALU_OUT_Internal_reg[12]_i_3_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I2_O)        0.124     6.783 r  ALU_OUT_Internal_reg[12]_i_1/O
                         net (fo=1, routed)           0.603     7.385    ALU_OUT_Internal[12]
    SLICE_X1Y42          LDCE                                         r  ALU_OUT_Internal_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[15]
                            (input port)
  Destination:            ALU_OUT_Internal_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.089ns  (logic 1.458ns (20.561%)  route 5.632ns (79.439%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  D1[15] (IN)
                         net (fo=0)                   0.000     0.000    D1[15]
    P18                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  D1_IBUF[15]_inst/O
                         net (fo=35, routed)          2.871     3.833    D1_IBUF[15]
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     3.957 r  ALU_OUT_Internal_reg[5]_i_6/O
                         net (fo=4, routed)           0.736     4.693    ALU_OUT_Internal_reg[5]_i_6_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.124     4.817 r  ALU_OUT_Internal_reg[4]_i_4/O
                         net (fo=1, routed)           0.792     5.609    ALU_OUT_Internal_reg[4]_i_4_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I0_O)        0.124     5.733 r  ALU_OUT_Internal_reg[4]_i_3/O
                         net (fo=1, routed)           0.614     6.348    ALU_OUT_Internal_reg[4]_i_3_n_0
    SLICE_X2Y38          LUT5 (Prop_lut5_I2_O)        0.124     6.472 r  ALU_OUT_Internal_reg[4]_i_1/O
                         net (fo=1, routed)           0.618     7.089    ALU_OUT_Internal[4]
    SLICE_X0Y41          LDCE                                         r  ALU_OUT_Internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[15]
                            (input port)
  Destination:            ALU_OUT_Internal_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.050ns  (logic 1.458ns (20.677%)  route 5.592ns (79.323%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  D1[15] (IN)
                         net (fo=0)                   0.000     0.000    D1[15]
    P18                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  D1_IBUF[15]_inst/O
                         net (fo=35, routed)          2.871     3.833    D1_IBUF[15]
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     3.957 r  ALU_OUT_Internal_reg[5]_i_6/O
                         net (fo=4, routed)           0.793     4.750    ALU_OUT_Internal_reg[5]_i_6_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I0_O)        0.124     4.874 r  ALU_OUT_Internal_reg[2]_i_4/O
                         net (fo=1, routed)           0.320     5.194    ALU_OUT_Internal_reg[2]_i_4_n_0
    SLICE_X2Y37          LUT5 (Prop_lut5_I0_O)        0.124     5.318 r  ALU_OUT_Internal_reg[2]_i_3/O
                         net (fo=1, routed)           0.792     6.110    ALU_OUT_Internal_reg[2]_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I2_O)        0.124     6.234 r  ALU_OUT_Internal_reg[2]_i_1/O
                         net (fo=1, routed)           0.816     7.050    ALU_OUT_Internal[2]
    SLICE_X0Y41          LDCE                                         r  ALU_OUT_Internal_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RHO_PIN
                            (input port)
  Destination:            ALU_FLAGS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.039ns  (logic 3.595ns (51.076%)  route 3.444ns (48.924%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  RHO_PIN (IN)
                         net (fo=0)                   0.000     0.000    RHO_PIN
    K17                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  RHO_PIN_IBUF_inst/O
                         net (fo=1, routed)           3.444     4.411    ALU_FLAGS_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         2.627     7.039 r  ALU_FLAGS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.039    ALU_FLAGS[5]
    V14                                                               r  ALU_FLAGS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[6]
                            (input port)
  Destination:            ALU_OUT_Internal_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.927ns  (logic 1.699ns (24.530%)  route 5.228ns (75.470%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  D1[6] (IN)
                         net (fo=0)                   0.000     0.000    D1[6]
    T14                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  D1_IBUF[6]_inst/O
                         net (fo=8, routed)           2.901     3.868    D1_IBUF[6]
    SLICE_X4Y37          LUT4 (Prop_lut4_I2_O)        0.152     4.020 r  ALU_OUT_Internal_reg[9]_i_8/O
                         net (fo=4, routed)           0.548     4.569    ALU_OUT_Internal_reg[9]_i_8_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.332     4.901 r  ALU_OUT_Internal_reg[9]_i_5/O
                         net (fo=1, routed)           0.438     5.339    ALU_OUT_Internal_reg[9]_i_5_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I4_O)        0.124     5.463 r  ALU_OUT_Internal_reg[9]_i_3/O
                         net (fo=1, routed)           1.007     6.469    ALU_OUT_Internal_reg[9]_i_3_n_0
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.124     6.593 r  ALU_OUT_Internal_reg[9]_i_1/O
                         net (fo=1, routed)           0.334     6.927    ALU_OUT_Internal[9]
    SLICE_X0Y42          LDCE                                         r  ALU_OUT_Internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[15]
                            (input port)
  Destination:            ALU_OUT_Internal_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.866ns  (logic 1.458ns (21.231%)  route 5.408ns (78.769%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  D1[15] (IN)
                         net (fo=0)                   0.000     0.000    D1[15]
    P18                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  D1_IBUF[15]_inst/O
                         net (fo=35, routed)          2.871     3.833    D1_IBUF[15]
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     3.957 r  ALU_OUT_Internal_reg[5]_i_6/O
                         net (fo=4, routed)           0.704     4.661    ALU_OUT_Internal_reg[5]_i_6_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I3_O)        0.124     4.785 r  ALU_OUT_Internal_reg[3]_i_4/O
                         net (fo=1, routed)           0.879     5.664    ALU_OUT_Internal_reg[3]_i_4_n_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I0_O)        0.124     5.788 r  ALU_OUT_Internal_reg[3]_i_3/O
                         net (fo=1, routed)           0.431     6.220    ALU_OUT_Internal_reg[3]_i_3_n_0
    SLICE_X2Y38          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  ALU_OUT_Internal_reg[3]_i_1/O
                         net (fo=1, routed)           0.522     6.866    ALU_OUT_Internal[3]
    SLICE_X2Y40          LDCE                                         r  ALU_OUT_Internal_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            ALU_FLAGS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.220ns (47.318%)  route 0.245ns (52.682%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          LDCE                         0.000     0.000 r  temp_reg[16]/G
    SLICE_X1Y41          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  temp_reg[16]/Q
                         net (fo=1, routed)           0.245     0.465    temp[16]
    SLICE_X0Y37          LDCE                                         r  ALU_FLAGS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            ALU_OUT_Internal_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.265ns (53.996%)  route 0.226ns (46.004%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          LDCE                         0.000     0.000 r  temp_reg[13]/G
    SLICE_X1Y40          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  temp_reg[13]/Q
                         net (fo=1, routed)           0.109     0.329    temp[13]
    SLICE_X1Y42          LUT5 (Prop_lut5_I4_O)        0.045     0.374 r  ALU_OUT_Internal_reg[13]_i_1/O
                         net (fo=1, routed)           0.116     0.491    ALU_OUT_Internal[13]
    SLICE_X1Y42          LDCE                                         r  ALU_OUT_Internal_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            ALU_OUT_Internal_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.327ns (59.769%)  route 0.220ns (40.231%))
  Logic Levels:           3  (LDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          LDCE                         0.000     0.000 r  temp_reg[15]/G
    SLICE_X1Y40          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  temp_reg[15]/Q
                         net (fo=1, routed)           0.220     0.440    temp[15]
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.045     0.485 r  ALU_OUT_Internal_reg[15]_i_3/O
                         net (fo=1, routed)           0.000     0.485    ALU_OUT_Internal_reg[15]_i_3_n_0
    SLICE_X0Y40          MUXF7 (Prop_muxf7_I0_O)      0.062     0.547 r  ALU_OUT_Internal_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.547    ALU_OUT_Internal[15]
    SLICE_X0Y40          LDCE                                         r  ALU_OUT_Internal_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            ALU_OUT_Internal_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.265ns (48.136%)  route 0.286ns (51.864%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          LDCE                         0.000     0.000 r  temp_reg[11]/G
    SLICE_X1Y39          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  temp_reg[11]/Q
                         net (fo=1, routed)           0.174     0.394    temp[11]
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.045     0.439 r  ALU_OUT_Internal_reg[11]_i_1/O
                         net (fo=1, routed)           0.112     0.551    ALU_OUT_Internal[11]
    SLICE_X0Y42          LDCE                                         r  ALU_OUT_Internal_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            ALU_OUT_Internal_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.265ns (48.076%)  route 0.286ns (51.924%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          LDCE                         0.000     0.000 r  temp_reg[9]/G
    SLICE_X1Y39          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  temp_reg[9]/Q
                         net (fo=1, routed)           0.171     0.391    temp[9]
    SLICE_X0Y41          LUT5 (Prop_lut5_I4_O)        0.045     0.436 r  ALU_OUT_Internal_reg[9]_i_1/O
                         net (fo=1, routed)           0.115     0.551    ALU_OUT_Internal[9]
    SLICE_X0Y42          LDCE                                         r  ALU_OUT_Internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            ALU_OUT_Internal_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.265ns (47.314%)  route 0.295ns (52.686%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          LDCE                         0.000     0.000 r  temp_reg[14]/G
    SLICE_X1Y40          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  temp_reg[14]/Q
                         net (fo=1, routed)           0.183     0.403    temp[14]
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.045     0.448 r  ALU_OUT_Internal_reg[14]_i_1/O
                         net (fo=1, routed)           0.112     0.560    ALU_OUT_Internal[14]
    SLICE_X2Y40          LDCE                                         r  ALU_OUT_Internal_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            ALU_OUT_Internal_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.265ns (46.950%)  route 0.299ns (53.050%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          LDCE                         0.000     0.000 r  temp_reg[10]/G
    SLICE_X1Y39          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  temp_reg[10]/Q
                         net (fo=1, routed)           0.183     0.403    temp[10]
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.045     0.448 r  ALU_OUT_Internal_reg[10]_i_1/O
                         net (fo=1, routed)           0.116     0.564    ALU_OUT_Internal[10]
    SLICE_X2Y40          LDCE                                         r  ALU_OUT_Internal_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            ALU_OUT_Internal_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.570ns  (logic 0.265ns (46.486%)  route 0.305ns (53.514%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          LDCE                         0.000     0.000 r  temp_reg[4]/G
    SLICE_X1Y38          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  temp_reg[4]/Q
                         net (fo=1, routed)           0.098     0.318    temp[4]
    SLICE_X2Y38          LUT5 (Prop_lut5_I4_O)        0.045     0.363 r  ALU_OUT_Internal_reg[4]_i_1/O
                         net (fo=1, routed)           0.207     0.570    ALU_OUT_Internal[4]
    SLICE_X0Y41          LDCE                                         r  ALU_OUT_Internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            ALU_OUT_Internal_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.265ns (46.272%)  route 0.308ns (53.728%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          LDCE                         0.000     0.000 r  temp_reg[12]/G
    SLICE_X1Y40          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  temp_reg[12]/Q
                         net (fo=1, routed)           0.100     0.320    temp[12]
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.045     0.365 r  ALU_OUT_Internal_reg[12]_i_1/O
                         net (fo=1, routed)           0.208     0.573    ALU_OUT_Internal[12]
    SLICE_X1Y42          LDCE                                         r  ALU_OUT_Internal_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            ALU_OUT_Internal_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.265ns (44.438%)  route 0.331ns (55.562%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          LDCE                         0.000     0.000 r  temp_reg[3]/G
    SLICE_X1Y37          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  temp_reg[3]/Q
                         net (fo=1, routed)           0.155     0.375    temp[3]
    SLICE_X2Y38          LUT5 (Prop_lut5_I4_O)        0.045     0.420 r  ALU_OUT_Internal_reg[3]_i_1/O
                         net (fo=1, routed)           0.176     0.596    ALU_OUT_Internal[3]
    SLICE_X2Y40          LDCE                                         r  ALU_OUT_Internal_reg[3]/D
  -------------------------------------------------------------------    -------------------





