#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001e54c2a8500 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001e54c2eeb10_0 .net "PC", 31 0, v000001e54c2e70a0_0;  1 drivers
v000001e54c2ed8f0_0 .var "clk", 0 0;
v000001e54c2ed990_0 .net "clkout", 0 0, L_000001e54c323370;  1 drivers
v000001e54c2eda30_0 .net "cycles_consumed", 31 0, v000001e54c2ede90_0;  1 drivers
v000001e54c2eebb0_0 .var "rst", 0 0;
S_000001e54c253560 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001e54c2a8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001e54c2c2680 .param/l "RType" 0 4 2, C4<000000>;
P_000001e54c2c26b8 .param/l "add" 0 4 5, C4<100000>;
P_000001e54c2c26f0 .param/l "addi" 0 4 8, C4<001000>;
P_000001e54c2c2728 .param/l "addu" 0 4 5, C4<100001>;
P_000001e54c2c2760 .param/l "and_" 0 4 5, C4<100100>;
P_000001e54c2c2798 .param/l "andi" 0 4 8, C4<001100>;
P_000001e54c2c27d0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e54c2c2808 .param/l "bne" 0 4 10, C4<000101>;
P_000001e54c2c2840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e54c2c2878 .param/l "j" 0 4 12, C4<000010>;
P_000001e54c2c28b0 .param/l "jal" 0 4 12, C4<000011>;
P_000001e54c2c28e8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e54c2c2920 .param/l "lw" 0 4 8, C4<100011>;
P_000001e54c2c2958 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e54c2c2990 .param/l "or_" 0 4 5, C4<100101>;
P_000001e54c2c29c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001e54c2c2a00 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e54c2c2a38 .param/l "sll" 0 4 6, C4<000000>;
P_000001e54c2c2a70 .param/l "slt" 0 4 5, C4<101010>;
P_000001e54c2c2aa8 .param/l "slti" 0 4 8, C4<101010>;
P_000001e54c2c2ae0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e54c2c2b18 .param/l "sub" 0 4 5, C4<100010>;
P_000001e54c2c2b50 .param/l "subu" 0 4 5, C4<100011>;
P_000001e54c2c2b88 .param/l "sw" 0 4 8, C4<101011>;
P_000001e54c2c2bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e54c2c2bf8 .param/l "xori" 0 4 8, C4<001110>;
L_000001e54c322a40 .functor NOT 1, v000001e54c2eebb0_0, C4<0>, C4<0>, C4<0>;
L_000001e54c3231b0 .functor NOT 1, v000001e54c2eebb0_0, C4<0>, C4<0>, C4<0>;
L_000001e54c323300 .functor NOT 1, v000001e54c2eebb0_0, C4<0>, C4<0>, C4<0>;
L_000001e54c322810 .functor NOT 1, v000001e54c2eebb0_0, C4<0>, C4<0>, C4<0>;
L_000001e54c322880 .functor NOT 1, v000001e54c2eebb0_0, C4<0>, C4<0>, C4<0>;
L_000001e54c322b90 .functor NOT 1, v000001e54c2eebb0_0, C4<0>, C4<0>, C4<0>;
L_000001e54c322ab0 .functor NOT 1, v000001e54c2eebb0_0, C4<0>, C4<0>, C4<0>;
L_000001e54c323610 .functor NOT 1, v000001e54c2eebb0_0, C4<0>, C4<0>, C4<0>;
L_000001e54c323370 .functor OR 1, v000001e54c2ed8f0_0, v000001e54c2b1e60_0, C4<0>, C4<0>;
L_000001e54c3228f0 .functor OR 1, L_000001e54c36f7d0, L_000001e54c370770, C4<0>, C4<0>;
L_000001e54c323220 .functor AND 1, L_000001e54c370db0, L_000001e54c370310, C4<1>, C4<1>;
L_000001e54c3227a0 .functor NOT 1, v000001e54c2eebb0_0, C4<0>, C4<0>, C4<0>;
L_000001e54c323060 .functor OR 1, L_000001e54c370950, L_000001e54c36f9b0, C4<0>, C4<0>;
L_000001e54c322ce0 .functor OR 1, L_000001e54c323060, L_000001e54c3709f0, C4<0>, C4<0>;
L_000001e54c322c00 .functor OR 1, L_000001e54c370e50, L_000001e54c382fb0, C4<0>, C4<0>;
L_000001e54c322b20 .functor AND 1, L_000001e54c370f90, L_000001e54c322c00, C4<1>, C4<1>;
L_000001e54c3233e0 .functor OR 1, L_000001e54c382b50, L_000001e54c381e30, C4<0>, C4<0>;
L_000001e54c322960 .functor AND 1, L_000001e54c382a10, L_000001e54c3233e0, C4<1>, C4<1>;
L_000001e54c323140 .functor NOT 1, L_000001e54c323370, C4<0>, C4<0>, C4<0>;
v000001e54c2e8b80_0 .net "ALUOp", 3 0, v000001e54c2b27c0_0;  1 drivers
v000001e54c2e78c0_0 .net "ALUResult", 31 0, v000001e54c2e7780_0;  1 drivers
v000001e54c2e7960_0 .net "ALUSrc", 0 0, v000001e54c2b2680_0;  1 drivers
v000001e54c2ea0f0_0 .net "ALUin2", 31 0, L_000001e54c3826f0;  1 drivers
v000001e54c2e9010_0 .net "MemReadEn", 0 0, v000001e54c2b2e00_0;  1 drivers
v000001e54c2e9dd0_0 .net "MemWriteEn", 0 0, v000001e54c2b1c80_0;  1 drivers
v000001e54c2ea690_0 .net "MemtoReg", 0 0, v000001e54c2b2fe0_0;  1 drivers
v000001e54c2e9a10_0 .net "PC", 31 0, v000001e54c2e70a0_0;  alias, 1 drivers
v000001e54c2e9d30_0 .net "PCPlus1", 31 0, L_000001e54c371530;  1 drivers
v000001e54c2ea550_0 .net "PCsrc", 0 0, v000001e54c2e80e0_0;  1 drivers
v000001e54c2e9bf0_0 .net "RegDst", 0 0, v000001e54c2b1aa0_0;  1 drivers
v000001e54c2e9650_0 .net "RegWriteEn", 0 0, v000001e54c2b2720_0;  1 drivers
v000001e54c2ea870_0 .net "WriteRegister", 4 0, L_000001e54c371210;  1 drivers
v000001e54c2eab90_0 .net *"_ivl_0", 0 0, L_000001e54c322a40;  1 drivers
L_000001e54c3237b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e54c2e9b50_0 .net/2u *"_ivl_10", 4 0, L_000001e54c3237b0;  1 drivers
L_000001e54c323ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54c2ea5f0_0 .net *"_ivl_101", 15 0, L_000001e54c323ba0;  1 drivers
v000001e54c2ea410_0 .net *"_ivl_102", 31 0, L_000001e54c36fff0;  1 drivers
L_000001e54c323be8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54c2ea9b0_0 .net *"_ivl_105", 25 0, L_000001e54c323be8;  1 drivers
L_000001e54c323c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54c2ea910_0 .net/2u *"_ivl_106", 31 0, L_000001e54c323c30;  1 drivers
v000001e54c2e98d0_0 .net *"_ivl_108", 0 0, L_000001e54c370db0;  1 drivers
L_000001e54c323c78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001e54c2eaa50_0 .net/2u *"_ivl_110", 5 0, L_000001e54c323c78;  1 drivers
v000001e54c2ea2d0_0 .net *"_ivl_112", 0 0, L_000001e54c370310;  1 drivers
v000001e54c2e93d0_0 .net *"_ivl_115", 0 0, L_000001e54c323220;  1 drivers
v000001e54c2ea050_0 .net *"_ivl_116", 47 0, L_000001e54c370ef0;  1 drivers
L_000001e54c323cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54c2ea190_0 .net *"_ivl_119", 15 0, L_000001e54c323cc0;  1 drivers
L_000001e54c3237f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e54c2ea730_0 .net/2u *"_ivl_12", 5 0, L_000001e54c3237f8;  1 drivers
v000001e54c2e9830_0 .net *"_ivl_120", 47 0, L_000001e54c370130;  1 drivers
L_000001e54c323d08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54c2eaaf0_0 .net *"_ivl_123", 15 0, L_000001e54c323d08;  1 drivers
v000001e54c2ea230_0 .net *"_ivl_125", 0 0, L_000001e54c370810;  1 drivers
v000001e54c2ead70_0 .net *"_ivl_126", 31 0, L_000001e54c3708b0;  1 drivers
v000001e54c2ea7d0_0 .net *"_ivl_128", 47 0, L_000001e54c36fb90;  1 drivers
v000001e54c2e9ab0_0 .net *"_ivl_130", 47 0, L_000001e54c3712b0;  1 drivers
v000001e54c2e96f0_0 .net *"_ivl_132", 47 0, L_000001e54c371030;  1 drivers
v000001e54c2e8ed0_0 .net *"_ivl_134", 47 0, L_000001e54c36fd70;  1 drivers
v000001e54c2eac30_0 .net *"_ivl_14", 0 0, L_000001e54c2ee890;  1 drivers
v000001e54c2eacd0_0 .net *"_ivl_140", 0 0, L_000001e54c3227a0;  1 drivers
L_000001e54c323d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54c2e9c90_0 .net/2u *"_ivl_142", 31 0, L_000001e54c323d98;  1 drivers
L_000001e54c323e70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001e54c2e9e70_0 .net/2u *"_ivl_146", 5 0, L_000001e54c323e70;  1 drivers
v000001e54c2e8f70_0 .net *"_ivl_148", 0 0, L_000001e54c370950;  1 drivers
L_000001e54c323eb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001e54c2e9470_0 .net/2u *"_ivl_150", 5 0, L_000001e54c323eb8;  1 drivers
v000001e54c2e90b0_0 .net *"_ivl_152", 0 0, L_000001e54c36f9b0;  1 drivers
v000001e54c2e9150_0 .net *"_ivl_155", 0 0, L_000001e54c323060;  1 drivers
L_000001e54c323f00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001e54c2e95b0_0 .net/2u *"_ivl_156", 5 0, L_000001e54c323f00;  1 drivers
v000001e54c2e9f10_0 .net *"_ivl_158", 0 0, L_000001e54c3709f0;  1 drivers
L_000001e54c323840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001e54c2e9970_0 .net/2u *"_ivl_16", 4 0, L_000001e54c323840;  1 drivers
v000001e54c2e91f0_0 .net *"_ivl_161", 0 0, L_000001e54c322ce0;  1 drivers
L_000001e54c323f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54c2e9290_0 .net/2u *"_ivl_162", 15 0, L_000001e54c323f48;  1 drivers
v000001e54c2e9fb0_0 .net *"_ivl_164", 31 0, L_000001e54c36fa50;  1 drivers
v000001e54c2ea370_0 .net *"_ivl_167", 0 0, L_000001e54c370450;  1 drivers
v000001e54c2e9330_0 .net *"_ivl_168", 15 0, L_000001e54c370a90;  1 drivers
v000001e54c2e9510_0 .net *"_ivl_170", 31 0, L_000001e54c370630;  1 drivers
v000001e54c2e9790_0 .net *"_ivl_174", 31 0, L_000001e54c370d10;  1 drivers
L_000001e54c323f90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54c2ea4b0_0 .net *"_ivl_177", 25 0, L_000001e54c323f90;  1 drivers
L_000001e54c323fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54c2ebac0_0 .net/2u *"_ivl_178", 31 0, L_000001e54c323fd8;  1 drivers
v000001e54c2ecd80_0 .net *"_ivl_180", 0 0, L_000001e54c370f90;  1 drivers
L_000001e54c324020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e54c2eb020_0 .net/2u *"_ivl_182", 5 0, L_000001e54c324020;  1 drivers
v000001e54c2eaee0_0 .net *"_ivl_184", 0 0, L_000001e54c370e50;  1 drivers
L_000001e54c324068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e54c2eb480_0 .net/2u *"_ivl_186", 5 0, L_000001e54c324068;  1 drivers
v000001e54c2ecc40_0 .net *"_ivl_188", 0 0, L_000001e54c382fb0;  1 drivers
v000001e54c2ec1a0_0 .net *"_ivl_19", 4 0, L_000001e54c2ee2f0;  1 drivers
v000001e54c2eb2a0_0 .net *"_ivl_191", 0 0, L_000001e54c322c00;  1 drivers
v000001e54c2ec100_0 .net *"_ivl_193", 0 0, L_000001e54c322b20;  1 drivers
L_000001e54c3240b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e54c2ebd40_0 .net/2u *"_ivl_194", 5 0, L_000001e54c3240b0;  1 drivers
v000001e54c2ec240_0 .net *"_ivl_196", 0 0, L_000001e54c382970;  1 drivers
L_000001e54c3240f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e54c2eaf80_0 .net/2u *"_ivl_198", 31 0, L_000001e54c3240f8;  1 drivers
L_000001e54c323768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e54c2ecba0_0 .net/2u *"_ivl_2", 5 0, L_000001e54c323768;  1 drivers
v000001e54c2eb0c0_0 .net *"_ivl_20", 4 0, L_000001e54c2edcb0;  1 drivers
v000001e54c2eb340_0 .net *"_ivl_200", 31 0, L_000001e54c3823d0;  1 drivers
v000001e54c2eba20_0 .net *"_ivl_204", 31 0, L_000001e54c382470;  1 drivers
L_000001e54c324140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54c2ec4c0_0 .net *"_ivl_207", 25 0, L_000001e54c324140;  1 drivers
L_000001e54c324188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54c2ec060_0 .net/2u *"_ivl_208", 31 0, L_000001e54c324188;  1 drivers
v000001e54c2eb160_0 .net *"_ivl_210", 0 0, L_000001e54c382a10;  1 drivers
L_000001e54c3241d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e54c2ebde0_0 .net/2u *"_ivl_212", 5 0, L_000001e54c3241d0;  1 drivers
v000001e54c2eb7a0_0 .net *"_ivl_214", 0 0, L_000001e54c382b50;  1 drivers
L_000001e54c324218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e54c2ebe80_0 .net/2u *"_ivl_216", 5 0, L_000001e54c324218;  1 drivers
v000001e54c2eb200_0 .net *"_ivl_218", 0 0, L_000001e54c381e30;  1 drivers
v000001e54c2ec920_0 .net *"_ivl_221", 0 0, L_000001e54c3233e0;  1 drivers
v000001e54c2eb3e0_0 .net *"_ivl_223", 0 0, L_000001e54c322960;  1 drivers
L_000001e54c324260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e54c2eb840_0 .net/2u *"_ivl_224", 5 0, L_000001e54c324260;  1 drivers
v000001e54c2ebf20_0 .net *"_ivl_226", 0 0, L_000001e54c3825b0;  1 drivers
v000001e54c2ec9c0_0 .net *"_ivl_228", 31 0, L_000001e54c382510;  1 drivers
v000001e54c2ebfc0_0 .net *"_ivl_24", 0 0, L_000001e54c323300;  1 drivers
L_000001e54c323888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e54c2ec560_0 .net/2u *"_ivl_26", 4 0, L_000001e54c323888;  1 drivers
v000001e54c2ec2e0_0 .net *"_ivl_29", 4 0, L_000001e54c2ee070;  1 drivers
v000001e54c2eb8e0_0 .net *"_ivl_32", 0 0, L_000001e54c322810;  1 drivers
L_000001e54c3238d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e54c2eb520_0 .net/2u *"_ivl_34", 4 0, L_000001e54c3238d0;  1 drivers
v000001e54c2ec380_0 .net *"_ivl_37", 4 0, L_000001e54c2ee750;  1 drivers
v000001e54c2ec420_0 .net *"_ivl_40", 0 0, L_000001e54c322880;  1 drivers
L_000001e54c323918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54c2ebb60_0 .net/2u *"_ivl_42", 15 0, L_000001e54c323918;  1 drivers
v000001e54c2ebc00_0 .net *"_ivl_45", 15 0, L_000001e54c3701d0;  1 drivers
v000001e54c2eb700_0 .net *"_ivl_48", 0 0, L_000001e54c322b90;  1 drivers
v000001e54c2ecce0_0 .net *"_ivl_5", 5 0, L_000001e54c2edc10;  1 drivers
L_000001e54c323960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54c2ec600_0 .net/2u *"_ivl_50", 36 0, L_000001e54c323960;  1 drivers
L_000001e54c3239a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54c2eca60_0 .net/2u *"_ivl_52", 31 0, L_000001e54c3239a8;  1 drivers
v000001e54c2ebca0_0 .net *"_ivl_55", 4 0, L_000001e54c3706d0;  1 drivers
v000001e54c2ecb00_0 .net *"_ivl_56", 36 0, L_000001e54c3715d0;  1 drivers
v000001e54c2ec6a0_0 .net *"_ivl_58", 36 0, L_000001e54c370c70;  1 drivers
v000001e54c2eb5c0_0 .net *"_ivl_62", 0 0, L_000001e54c322ab0;  1 drivers
L_000001e54c3239f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e54c2ec740_0 .net/2u *"_ivl_64", 5 0, L_000001e54c3239f0;  1 drivers
v000001e54c2eb660_0 .net *"_ivl_67", 5 0, L_000001e54c36faf0;  1 drivers
v000001e54c2ec7e0_0 .net *"_ivl_70", 0 0, L_000001e54c323610;  1 drivers
L_000001e54c323a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54c2eb980_0 .net/2u *"_ivl_72", 57 0, L_000001e54c323a38;  1 drivers
L_000001e54c323a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54c2ec880_0 .net/2u *"_ivl_74", 31 0, L_000001e54c323a80;  1 drivers
v000001e54c2ed530_0 .net *"_ivl_77", 25 0, L_000001e54c36ff50;  1 drivers
v000001e54c2ecef0_0 .net *"_ivl_78", 57 0, L_000001e54c370270;  1 drivers
v000001e54c2eec50_0 .net *"_ivl_8", 0 0, L_000001e54c3231b0;  1 drivers
v000001e54c2ee930_0 .net *"_ivl_80", 57 0, L_000001e54c36fcd0;  1 drivers
L_000001e54c323ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e54c2edb70_0 .net/2u *"_ivl_84", 31 0, L_000001e54c323ac8;  1 drivers
L_000001e54c323b10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e54c2edad0_0 .net/2u *"_ivl_88", 5 0, L_000001e54c323b10;  1 drivers
v000001e54c2eecf0_0 .net *"_ivl_90", 0 0, L_000001e54c36f7d0;  1 drivers
L_000001e54c323b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e54c2ed350_0 .net/2u *"_ivl_92", 5 0, L_000001e54c323b58;  1 drivers
v000001e54c2eed90_0 .net *"_ivl_94", 0 0, L_000001e54c370770;  1 drivers
v000001e54c2ecf90_0 .net *"_ivl_97", 0 0, L_000001e54c3228f0;  1 drivers
v000001e54c2ed3f0_0 .net *"_ivl_98", 47 0, L_000001e54c3713f0;  1 drivers
v000001e54c2ed850_0 .net "adderResult", 31 0, L_000001e54c36f870;  1 drivers
v000001e54c2ee110_0 .net "address", 31 0, L_000001e54c371490;  1 drivers
v000001e54c2ed490_0 .net "clk", 0 0, L_000001e54c323370;  alias, 1 drivers
v000001e54c2ede90_0 .var "cycles_consumed", 31 0;
v000001e54c2ed030_0 .net "extImm", 31 0, L_000001e54c370bd0;  1 drivers
v000001e54c2ee9d0_0 .net "funct", 5 0, L_000001e54c371350;  1 drivers
v000001e54c2ed0d0_0 .net "hlt", 0 0, v000001e54c2b1e60_0;  1 drivers
v000001e54c2eea70_0 .net "imm", 15 0, L_000001e54c3710d0;  1 drivers
v000001e54c2ee390_0 .net "immediate", 31 0, L_000001e54c381d90;  1 drivers
v000001e54c2ee6b0_0 .net "input_clk", 0 0, v000001e54c2ed8f0_0;  1 drivers
v000001e54c2ee7f0_0 .net "instruction", 31 0, L_000001e54c370090;  1 drivers
v000001e54c2ed170_0 .net "memoryReadData", 31 0, v000001e54c2e7820_0;  1 drivers
v000001e54c2ee1b0_0 .net "nextPC", 31 0, L_000001e54c371670;  1 drivers
v000001e54c2edf30_0 .net "opcode", 5 0, L_000001e54c2edfd0;  1 drivers
v000001e54c2ed710_0 .net "rd", 4 0, L_000001e54c2eddf0;  1 drivers
v000001e54c2ed210_0 .net "readData1", 31 0, L_000001e54c322ff0;  1 drivers
v000001e54c2ed2b0_0 .net "readData1_w", 31 0, L_000001e54c383230;  1 drivers
v000001e54c2ee430_0 .net "readData2", 31 0, L_000001e54c323290;  1 drivers
v000001e54c2ee570_0 .net "rs", 4 0, L_000001e54c2ee610;  1 drivers
v000001e54c2ee4d0_0 .net "rst", 0 0, v000001e54c2eebb0_0;  1 drivers
v000001e54c2ed5d0_0 .net "rt", 4 0, L_000001e54c36fe10;  1 drivers
v000001e54c2ee250_0 .net "shamt", 31 0, L_000001e54c370b30;  1 drivers
v000001e54c2ed670_0 .net "wire_instruction", 31 0, L_000001e54c322f80;  1 drivers
v000001e54c2edd50_0 .net "writeData", 31 0, L_000001e54c383690;  1 drivers
v000001e54c2ed7b0_0 .net "zero", 0 0, L_000001e54c3832d0;  1 drivers
L_000001e54c2edc10 .part L_000001e54c370090, 26, 6;
L_000001e54c2edfd0 .functor MUXZ 6, L_000001e54c2edc10, L_000001e54c323768, L_000001e54c322a40, C4<>;
L_000001e54c2ee890 .cmp/eq 6, L_000001e54c2edfd0, L_000001e54c3237f8;
L_000001e54c2ee2f0 .part L_000001e54c370090, 11, 5;
L_000001e54c2edcb0 .functor MUXZ 5, L_000001e54c2ee2f0, L_000001e54c323840, L_000001e54c2ee890, C4<>;
L_000001e54c2eddf0 .functor MUXZ 5, L_000001e54c2edcb0, L_000001e54c3237b0, L_000001e54c3231b0, C4<>;
L_000001e54c2ee070 .part L_000001e54c370090, 21, 5;
L_000001e54c2ee610 .functor MUXZ 5, L_000001e54c2ee070, L_000001e54c323888, L_000001e54c323300, C4<>;
L_000001e54c2ee750 .part L_000001e54c370090, 16, 5;
L_000001e54c36fe10 .functor MUXZ 5, L_000001e54c2ee750, L_000001e54c3238d0, L_000001e54c322810, C4<>;
L_000001e54c3701d0 .part L_000001e54c370090, 0, 16;
L_000001e54c3710d0 .functor MUXZ 16, L_000001e54c3701d0, L_000001e54c323918, L_000001e54c322880, C4<>;
L_000001e54c3706d0 .part L_000001e54c370090, 6, 5;
L_000001e54c3715d0 .concat [ 5 32 0 0], L_000001e54c3706d0, L_000001e54c3239a8;
L_000001e54c370c70 .functor MUXZ 37, L_000001e54c3715d0, L_000001e54c323960, L_000001e54c322b90, C4<>;
L_000001e54c370b30 .part L_000001e54c370c70, 0, 32;
L_000001e54c36faf0 .part L_000001e54c370090, 0, 6;
L_000001e54c371350 .functor MUXZ 6, L_000001e54c36faf0, L_000001e54c3239f0, L_000001e54c322ab0, C4<>;
L_000001e54c36ff50 .part L_000001e54c370090, 0, 26;
L_000001e54c370270 .concat [ 26 32 0 0], L_000001e54c36ff50, L_000001e54c323a80;
L_000001e54c36fcd0 .functor MUXZ 58, L_000001e54c370270, L_000001e54c323a38, L_000001e54c323610, C4<>;
L_000001e54c371490 .part L_000001e54c36fcd0, 0, 32;
L_000001e54c371530 .arith/sum 32, v000001e54c2e70a0_0, L_000001e54c323ac8;
L_000001e54c36f7d0 .cmp/eq 6, L_000001e54c2edfd0, L_000001e54c323b10;
L_000001e54c370770 .cmp/eq 6, L_000001e54c2edfd0, L_000001e54c323b58;
L_000001e54c3713f0 .concat [ 32 16 0 0], L_000001e54c371490, L_000001e54c323ba0;
L_000001e54c36fff0 .concat [ 6 26 0 0], L_000001e54c2edfd0, L_000001e54c323be8;
L_000001e54c370db0 .cmp/eq 32, L_000001e54c36fff0, L_000001e54c323c30;
L_000001e54c370310 .cmp/eq 6, L_000001e54c371350, L_000001e54c323c78;
L_000001e54c370ef0 .concat [ 32 16 0 0], L_000001e54c322ff0, L_000001e54c323cc0;
L_000001e54c370130 .concat [ 32 16 0 0], v000001e54c2e70a0_0, L_000001e54c323d08;
L_000001e54c370810 .part L_000001e54c3710d0, 15, 1;
LS_000001e54c3708b0_0_0 .concat [ 1 1 1 1], L_000001e54c370810, L_000001e54c370810, L_000001e54c370810, L_000001e54c370810;
LS_000001e54c3708b0_0_4 .concat [ 1 1 1 1], L_000001e54c370810, L_000001e54c370810, L_000001e54c370810, L_000001e54c370810;
LS_000001e54c3708b0_0_8 .concat [ 1 1 1 1], L_000001e54c370810, L_000001e54c370810, L_000001e54c370810, L_000001e54c370810;
LS_000001e54c3708b0_0_12 .concat [ 1 1 1 1], L_000001e54c370810, L_000001e54c370810, L_000001e54c370810, L_000001e54c370810;
LS_000001e54c3708b0_0_16 .concat [ 1 1 1 1], L_000001e54c370810, L_000001e54c370810, L_000001e54c370810, L_000001e54c370810;
LS_000001e54c3708b0_0_20 .concat [ 1 1 1 1], L_000001e54c370810, L_000001e54c370810, L_000001e54c370810, L_000001e54c370810;
LS_000001e54c3708b0_0_24 .concat [ 1 1 1 1], L_000001e54c370810, L_000001e54c370810, L_000001e54c370810, L_000001e54c370810;
LS_000001e54c3708b0_0_28 .concat [ 1 1 1 1], L_000001e54c370810, L_000001e54c370810, L_000001e54c370810, L_000001e54c370810;
LS_000001e54c3708b0_1_0 .concat [ 4 4 4 4], LS_000001e54c3708b0_0_0, LS_000001e54c3708b0_0_4, LS_000001e54c3708b0_0_8, LS_000001e54c3708b0_0_12;
LS_000001e54c3708b0_1_4 .concat [ 4 4 4 4], LS_000001e54c3708b0_0_16, LS_000001e54c3708b0_0_20, LS_000001e54c3708b0_0_24, LS_000001e54c3708b0_0_28;
L_000001e54c3708b0 .concat [ 16 16 0 0], LS_000001e54c3708b0_1_0, LS_000001e54c3708b0_1_4;
L_000001e54c36fb90 .concat [ 16 32 0 0], L_000001e54c3710d0, L_000001e54c3708b0;
L_000001e54c3712b0 .arith/sum 48, L_000001e54c370130, L_000001e54c36fb90;
L_000001e54c371030 .functor MUXZ 48, L_000001e54c3712b0, L_000001e54c370ef0, L_000001e54c323220, C4<>;
L_000001e54c36fd70 .functor MUXZ 48, L_000001e54c371030, L_000001e54c3713f0, L_000001e54c3228f0, C4<>;
L_000001e54c36f870 .part L_000001e54c36fd70, 0, 32;
L_000001e54c371670 .functor MUXZ 32, L_000001e54c371530, L_000001e54c36f870, v000001e54c2e80e0_0, C4<>;
L_000001e54c370090 .functor MUXZ 32, L_000001e54c322f80, L_000001e54c323d98, L_000001e54c3227a0, C4<>;
L_000001e54c370950 .cmp/eq 6, L_000001e54c2edfd0, L_000001e54c323e70;
L_000001e54c36f9b0 .cmp/eq 6, L_000001e54c2edfd0, L_000001e54c323eb8;
L_000001e54c3709f0 .cmp/eq 6, L_000001e54c2edfd0, L_000001e54c323f00;
L_000001e54c36fa50 .concat [ 16 16 0 0], L_000001e54c3710d0, L_000001e54c323f48;
L_000001e54c370450 .part L_000001e54c3710d0, 15, 1;
LS_000001e54c370a90_0_0 .concat [ 1 1 1 1], L_000001e54c370450, L_000001e54c370450, L_000001e54c370450, L_000001e54c370450;
LS_000001e54c370a90_0_4 .concat [ 1 1 1 1], L_000001e54c370450, L_000001e54c370450, L_000001e54c370450, L_000001e54c370450;
LS_000001e54c370a90_0_8 .concat [ 1 1 1 1], L_000001e54c370450, L_000001e54c370450, L_000001e54c370450, L_000001e54c370450;
LS_000001e54c370a90_0_12 .concat [ 1 1 1 1], L_000001e54c370450, L_000001e54c370450, L_000001e54c370450, L_000001e54c370450;
L_000001e54c370a90 .concat [ 4 4 4 4], LS_000001e54c370a90_0_0, LS_000001e54c370a90_0_4, LS_000001e54c370a90_0_8, LS_000001e54c370a90_0_12;
L_000001e54c370630 .concat [ 16 16 0 0], L_000001e54c3710d0, L_000001e54c370a90;
L_000001e54c370bd0 .functor MUXZ 32, L_000001e54c370630, L_000001e54c36fa50, L_000001e54c322ce0, C4<>;
L_000001e54c370d10 .concat [ 6 26 0 0], L_000001e54c2edfd0, L_000001e54c323f90;
L_000001e54c370f90 .cmp/eq 32, L_000001e54c370d10, L_000001e54c323fd8;
L_000001e54c370e50 .cmp/eq 6, L_000001e54c371350, L_000001e54c324020;
L_000001e54c382fb0 .cmp/eq 6, L_000001e54c371350, L_000001e54c324068;
L_000001e54c382970 .cmp/eq 6, L_000001e54c2edfd0, L_000001e54c3240b0;
L_000001e54c3823d0 .functor MUXZ 32, L_000001e54c370bd0, L_000001e54c3240f8, L_000001e54c382970, C4<>;
L_000001e54c381d90 .functor MUXZ 32, L_000001e54c3823d0, L_000001e54c370b30, L_000001e54c322b20, C4<>;
L_000001e54c382470 .concat [ 6 26 0 0], L_000001e54c2edfd0, L_000001e54c324140;
L_000001e54c382a10 .cmp/eq 32, L_000001e54c382470, L_000001e54c324188;
L_000001e54c382b50 .cmp/eq 6, L_000001e54c371350, L_000001e54c3241d0;
L_000001e54c381e30 .cmp/eq 6, L_000001e54c371350, L_000001e54c324218;
L_000001e54c3825b0 .cmp/eq 6, L_000001e54c2edfd0, L_000001e54c324260;
L_000001e54c382510 .functor MUXZ 32, L_000001e54c322ff0, v000001e54c2e70a0_0, L_000001e54c3825b0, C4<>;
L_000001e54c383230 .functor MUXZ 32, L_000001e54c382510, L_000001e54c323290, L_000001e54c322960, C4<>;
S_000001e54c2536f0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001e54c253560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e54c2bbfb0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e54c322c70 .functor NOT 1, v000001e54c2b2680_0, C4<0>, C4<0>, C4<0>;
v000001e54c2b2a40_0 .net *"_ivl_0", 0 0, L_000001e54c322c70;  1 drivers
v000001e54c2b2ae0_0 .net "in1", 31 0, L_000001e54c323290;  alias, 1 drivers
v000001e54c2b25e0_0 .net "in2", 31 0, L_000001e54c381d90;  alias, 1 drivers
v000001e54c2b1dc0_0 .net "out", 31 0, L_000001e54c3826f0;  alias, 1 drivers
v000001e54c2b2220_0 .net "s", 0 0, v000001e54c2b2680_0;  alias, 1 drivers
L_000001e54c3826f0 .functor MUXZ 32, L_000001e54c381d90, L_000001e54c323290, L_000001e54c322c70, C4<>;
S_000001e54c1e69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001e54c253560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001e54c320090 .param/l "RType" 0 4 2, C4<000000>;
P_000001e54c3200c8 .param/l "add" 0 4 5, C4<100000>;
P_000001e54c320100 .param/l "addi" 0 4 8, C4<001000>;
P_000001e54c320138 .param/l "addu" 0 4 5, C4<100001>;
P_000001e54c320170 .param/l "and_" 0 4 5, C4<100100>;
P_000001e54c3201a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001e54c3201e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e54c320218 .param/l "bne" 0 4 10, C4<000101>;
P_000001e54c320250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e54c320288 .param/l "j" 0 4 12, C4<000010>;
P_000001e54c3202c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001e54c3202f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e54c320330 .param/l "lw" 0 4 8, C4<100011>;
P_000001e54c320368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e54c3203a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001e54c3203d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001e54c320410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e54c320448 .param/l "sll" 0 4 6, C4<000000>;
P_000001e54c320480 .param/l "slt" 0 4 5, C4<101010>;
P_000001e54c3204b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001e54c3204f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e54c320528 .param/l "sub" 0 4 5, C4<100010>;
P_000001e54c320560 .param/l "subu" 0 4 5, C4<100011>;
P_000001e54c320598 .param/l "sw" 0 4 8, C4<101011>;
P_000001e54c3205d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e54c320608 .param/l "xori" 0 4 8, C4<001110>;
v000001e54c2b27c0_0 .var "ALUOp", 3 0;
v000001e54c2b2680_0 .var "ALUSrc", 0 0;
v000001e54c2b2e00_0 .var "MemReadEn", 0 0;
v000001e54c2b1c80_0 .var "MemWriteEn", 0 0;
v000001e54c2b2fe0_0 .var "MemtoReg", 0 0;
v000001e54c2b1aa0_0 .var "RegDst", 0 0;
v000001e54c2b2720_0 .var "RegWriteEn", 0 0;
v000001e54c2b31c0_0 .net "funct", 5 0, L_000001e54c371350;  alias, 1 drivers
v000001e54c2b1e60_0 .var "hlt", 0 0;
v000001e54c2b2860_0 .net "opcode", 5 0, L_000001e54c2edfd0;  alias, 1 drivers
v000001e54c2b1b40_0 .net "rst", 0 0, v000001e54c2eebb0_0;  alias, 1 drivers
E_000001e54c2bc5b0 .event anyedge, v000001e54c2b1b40_0, v000001e54c2b2860_0, v000001e54c2b31c0_0;
S_000001e54c2e6ce0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001e54c253560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001e54c2bb6f0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001e54c322f80 .functor BUFZ 32, L_000001e54c3704f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e54c2b1f00_0 .net "Data_Out", 31 0, L_000001e54c322f80;  alias, 1 drivers
v000001e54c2b1be0 .array "InstMem", 0 1023, 31 0;
v000001e54c2b2ea0_0 .net *"_ivl_0", 31 0, L_000001e54c3704f0;  1 drivers
v000001e54c2b2900_0 .net *"_ivl_3", 9 0, L_000001e54c36feb0;  1 drivers
v000001e54c2b1d20_0 .net *"_ivl_4", 11 0, L_000001e54c370590;  1 drivers
L_000001e54c323d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e54c2b2b80_0 .net *"_ivl_7", 1 0, L_000001e54c323d50;  1 drivers
v000001e54c2b3260_0 .net "addr", 31 0, v000001e54c2e70a0_0;  alias, 1 drivers
v000001e54c2b3300_0 .var/i "i", 31 0;
L_000001e54c3704f0 .array/port v000001e54c2b1be0, L_000001e54c370590;
L_000001e54c36feb0 .part v000001e54c2e70a0_0, 0, 10;
L_000001e54c370590 .concat [ 10 2 0 0], L_000001e54c36feb0, L_000001e54c323d50;
S_000001e54c1e6b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001e54c253560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001e54c322ff0 .functor BUFZ 32, L_000001e54c371170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e54c323290 .functor BUFZ 32, L_000001e54c36fc30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e54c2b2cc0_0 .net *"_ivl_0", 31 0, L_000001e54c371170;  1 drivers
v000001e54c2b33a0_0 .net *"_ivl_10", 6 0, L_000001e54c3703b0;  1 drivers
L_000001e54c323e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e54c293c50_0 .net *"_ivl_13", 1 0, L_000001e54c323e28;  1 drivers
v000001e54c294c90_0 .net *"_ivl_2", 6 0, L_000001e54c36f910;  1 drivers
L_000001e54c323de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e54c2e73c0_0 .net *"_ivl_5", 1 0, L_000001e54c323de0;  1 drivers
v000001e54c2e7e60_0 .net *"_ivl_8", 31 0, L_000001e54c36fc30;  1 drivers
v000001e54c2e8d60_0 .net "clk", 0 0, L_000001e54c323370;  alias, 1 drivers
v000001e54c2e8720_0 .var/i "i", 31 0;
v000001e54c2e7a00_0 .net "readData1", 31 0, L_000001e54c322ff0;  alias, 1 drivers
v000001e54c2e89a0_0 .net "readData2", 31 0, L_000001e54c323290;  alias, 1 drivers
v000001e54c2e8680_0 .net "readRegister1", 4 0, L_000001e54c2ee610;  alias, 1 drivers
v000001e54c2e7fa0_0 .net "readRegister2", 4 0, L_000001e54c36fe10;  alias, 1 drivers
v000001e54c2e71e0 .array "registers", 31 0, 31 0;
v000001e54c2e87c0_0 .net "rst", 0 0, v000001e54c2eebb0_0;  alias, 1 drivers
v000001e54c2e76e0_0 .net "we", 0 0, v000001e54c2b2720_0;  alias, 1 drivers
v000001e54c2e6ec0_0 .net "writeData", 31 0, L_000001e54c383690;  alias, 1 drivers
v000001e54c2e8c20_0 .net "writeRegister", 4 0, L_000001e54c371210;  alias, 1 drivers
E_000001e54c2bbcb0/0 .event negedge, v000001e54c2b1b40_0;
E_000001e54c2bbcb0/1 .event posedge, v000001e54c2e8d60_0;
E_000001e54c2bbcb0 .event/or E_000001e54c2bbcb0/0, E_000001e54c2bbcb0/1;
L_000001e54c371170 .array/port v000001e54c2e71e0, L_000001e54c36f910;
L_000001e54c36f910 .concat [ 5 2 0 0], L_000001e54c2ee610, L_000001e54c323de0;
L_000001e54c36fc30 .array/port v000001e54c2e71e0, L_000001e54c3703b0;
L_000001e54c3703b0 .concat [ 5 2 0 0], L_000001e54c36fe10, L_000001e54c323e28;
S_000001e54c251390 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001e54c1e6b50;
 .timescale 0 0;
v000001e54c2b2c20_0 .var/i "i", 31 0;
S_000001e54c251520 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001e54c253560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001e54c2bba70 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001e54c322f10 .functor NOT 1, v000001e54c2b1aa0_0, C4<0>, C4<0>, C4<0>;
v000001e54c2e7aa0_0 .net *"_ivl_0", 0 0, L_000001e54c322f10;  1 drivers
v000001e54c2e75a0_0 .net "in1", 4 0, L_000001e54c36fe10;  alias, 1 drivers
v000001e54c2e7320_0 .net "in2", 4 0, L_000001e54c2eddf0;  alias, 1 drivers
v000001e54c2e7b40_0 .net "out", 4 0, L_000001e54c371210;  alias, 1 drivers
v000001e54c2e7be0_0 .net "s", 0 0, v000001e54c2b1aa0_0;  alias, 1 drivers
L_000001e54c371210 .functor MUXZ 5, L_000001e54c2eddf0, L_000001e54c36fe10, L_000001e54c322f10, C4<>;
S_000001e54c23b120 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001e54c253560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e54c2bc370 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e54c323680 .functor NOT 1, v000001e54c2b2fe0_0, C4<0>, C4<0>, C4<0>;
v000001e54c2e8860_0 .net *"_ivl_0", 0 0, L_000001e54c323680;  1 drivers
v000001e54c2e7460_0 .net "in1", 31 0, v000001e54c2e7780_0;  alias, 1 drivers
v000001e54c2e7c80_0 .net "in2", 31 0, v000001e54c2e7820_0;  alias, 1 drivers
v000001e54c2e7f00_0 .net "out", 31 0, L_000001e54c383690;  alias, 1 drivers
v000001e54c2e7d20_0 .net "s", 0 0, v000001e54c2b2fe0_0;  alias, 1 drivers
L_000001e54c383690 .functor MUXZ 32, v000001e54c2e7820_0, v000001e54c2e7780_0, L_000001e54c323680, C4<>;
S_000001e54c23b2b0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001e54c253560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001e54c27e950 .param/l "ADD" 0 9 12, C4<0000>;
P_000001e54c27e988 .param/l "AND" 0 9 12, C4<0010>;
P_000001e54c27e9c0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001e54c27e9f8 .param/l "OR" 0 9 12, C4<0011>;
P_000001e54c27ea30 .param/l "SGT" 0 9 12, C4<0111>;
P_000001e54c27ea68 .param/l "SLL" 0 9 12, C4<1000>;
P_000001e54c27eaa0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001e54c27ead8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001e54c27eb10 .param/l "SUB" 0 9 12, C4<0001>;
P_000001e54c27eb48 .param/l "XOR" 0 9 12, C4<0100>;
P_000001e54c27eb80 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001e54c27ebb8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001e54c3242a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54c2e8040_0 .net/2u *"_ivl_0", 31 0, L_000001e54c3242a8;  1 drivers
v000001e54c2e7dc0_0 .net "opSel", 3 0, v000001e54c2b27c0_0;  alias, 1 drivers
v000001e54c2e7640_0 .net "operand1", 31 0, L_000001e54c383230;  alias, 1 drivers
v000001e54c2e8360_0 .net "operand2", 31 0, L_000001e54c3826f0;  alias, 1 drivers
v000001e54c2e7780_0 .var "result", 31 0;
v000001e54c2e8900_0 .net "zero", 0 0, L_000001e54c3832d0;  alias, 1 drivers
E_000001e54c2bc170 .event anyedge, v000001e54c2b27c0_0, v000001e54c2e7640_0, v000001e54c2b1dc0_0;
L_000001e54c3832d0 .cmp/eq 32, v000001e54c2e7780_0, L_000001e54c3242a8;
S_000001e54c27ec00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001e54c253560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001e54c321660 .param/l "RType" 0 4 2, C4<000000>;
P_000001e54c321698 .param/l "add" 0 4 5, C4<100000>;
P_000001e54c3216d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001e54c321708 .param/l "addu" 0 4 5, C4<100001>;
P_000001e54c321740 .param/l "and_" 0 4 5, C4<100100>;
P_000001e54c321778 .param/l "andi" 0 4 8, C4<001100>;
P_000001e54c3217b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e54c3217e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001e54c321820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e54c321858 .param/l "j" 0 4 12, C4<000010>;
P_000001e54c321890 .param/l "jal" 0 4 12, C4<000011>;
P_000001e54c3218c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e54c321900 .param/l "lw" 0 4 8, C4<100011>;
P_000001e54c321938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e54c321970 .param/l "or_" 0 4 5, C4<100101>;
P_000001e54c3219a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001e54c3219e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e54c321a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001e54c321a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001e54c321a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001e54c321ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e54c321af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001e54c321b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001e54c321b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001e54c321ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e54c321bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001e54c2e80e0_0 .var "PCsrc", 0 0;
v000001e54c2e8180_0 .net "funct", 5 0, L_000001e54c371350;  alias, 1 drivers
v000001e54c2e8220_0 .net "opcode", 5 0, L_000001e54c2edfd0;  alias, 1 drivers
v000001e54c2e7280_0 .net "operand1", 31 0, L_000001e54c322ff0;  alias, 1 drivers
v000001e54c2e82c0_0 .net "operand2", 31 0, L_000001e54c3826f0;  alias, 1 drivers
v000001e54c2e8400_0 .net "rst", 0 0, v000001e54c2eebb0_0;  alias, 1 drivers
E_000001e54c2bbbf0/0 .event anyedge, v000001e54c2b1b40_0, v000001e54c2b2860_0, v000001e54c2e7a00_0, v000001e54c2b1dc0_0;
E_000001e54c2bbbf0/1 .event anyedge, v000001e54c2b31c0_0;
E_000001e54c2bbbf0 .event/or E_000001e54c2bbbf0/0, E_000001e54c2bbbf0/1;
S_000001e54c321c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001e54c253560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001e54c2e8cc0 .array "DataMem", 0 1023, 31 0;
v000001e54c2e85e0_0 .net "address", 31 0, v000001e54c2e7780_0;  alias, 1 drivers
v000001e54c2e84a0_0 .net "clock", 0 0, L_000001e54c323140;  1 drivers
v000001e54c2e8540_0 .net "data", 31 0, L_000001e54c323290;  alias, 1 drivers
v000001e54c2e6f60_0 .var/i "i", 31 0;
v000001e54c2e7820_0 .var "q", 31 0;
v000001e54c2e7000_0 .net "rden", 0 0, v000001e54c2b2e00_0;  alias, 1 drivers
v000001e54c2e7500_0 .net "wren", 0 0, v000001e54c2b1c80_0;  alias, 1 drivers
E_000001e54c2bc5f0 .event posedge, v000001e54c2e84a0_0;
S_000001e54c321db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001e54c253560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001e54c2bc670 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001e54c2e8a40_0 .net "PCin", 31 0, L_000001e54c371670;  alias, 1 drivers
v000001e54c2e70a0_0 .var "PCout", 31 0;
v000001e54c2e8ae0_0 .net "clk", 0 0, L_000001e54c323370;  alias, 1 drivers
v000001e54c2e7140_0 .net "rst", 0 0, v000001e54c2eebb0_0;  alias, 1 drivers
    .scope S_000001e54c27ec00;
T_0 ;
    %wait E_000001e54c2bbbf0;
    %load/vec4 v000001e54c2e8400_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e54c2e80e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e54c2e8220_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001e54c2e7280_0;
    %load/vec4 v000001e54c2e82c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001e54c2e8220_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001e54c2e7280_0;
    %load/vec4 v000001e54c2e82c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001e54c2e8220_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001e54c2e8220_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001e54c2e8220_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001e54c2e8180_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001e54c2e80e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001e54c321db0;
T_1 ;
    %wait E_000001e54c2bbcb0;
    %load/vec4 v000001e54c2e7140_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e54c2e70a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e54c2e8a40_0;
    %assign/vec4 v000001e54c2e70a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e54c2e6ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e54c2b3300_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001e54c2b3300_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e54c2b3300_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2b1be0, 0, 4;
    %load/vec4 v000001e54c2b3300_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e54c2b3300_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2b1be0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2b1be0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2b1be0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2b1be0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2b1be0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2b1be0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2b1be0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2b1be0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2b1be0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2b1be0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2b1be0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2b1be0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2b1be0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2b1be0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2b1be0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2b1be0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2b1be0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2b1be0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2b1be0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001e54c1e69c0;
T_3 ;
    %wait E_000001e54c2bc5b0;
    %load/vec4 v000001e54c2b1b40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001e54c2b1e60_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001e54c2b27c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e54c2b2680_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e54c2b2720_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e54c2b1c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e54c2b2fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e54c2b2e00_0, 0;
    %assign/vec4 v000001e54c2b1aa0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001e54c2b1e60_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001e54c2b27c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001e54c2b2680_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e54c2b2720_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e54c2b1c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e54c2b2fe0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e54c2b2e00_0, 0, 1;
    %store/vec4 v000001e54c2b1aa0_0, 0, 1;
    %load/vec4 v000001e54c2b2860_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b1e60_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b1aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b2720_0, 0;
    %load/vec4 v000001e54c2b31c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e54c2b27c0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e54c2b27c0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e54c2b27c0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e54c2b27c0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e54c2b27c0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e54c2b27c0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e54c2b27c0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e54c2b27c0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e54c2b27c0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001e54c2b27c0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b2680_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001e54c2b27c0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b2680_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001e54c2b27c0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e54c2b27c0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b2720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b1aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b2680_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b2720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e54c2b1aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b2680_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e54c2b27c0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b2720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b2680_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e54c2b27c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b2720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b2680_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e54c2b27c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b2720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b2680_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e54c2b27c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b2720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b2680_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b2e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b2720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b2680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b2fe0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b1c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54c2b2680_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e54c2b27c0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e54c2b27c0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e54c1e6b50;
T_4 ;
    %wait E_000001e54c2bbcb0;
    %fork t_1, S_000001e54c251390;
    %jmp t_0;
    .scope S_000001e54c251390;
t_1 ;
    %load/vec4 v000001e54c2e87c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e54c2b2c20_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001e54c2b2c20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e54c2b2c20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2e71e0, 0, 4;
    %load/vec4 v000001e54c2b2c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e54c2b2c20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e54c2e76e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001e54c2e6ec0_0;
    %load/vec4 v000001e54c2e8c20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2e71e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2e71e0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001e54c1e6b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e54c1e6b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e54c2e8720_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001e54c2e8720_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001e54c2e8720_0;
    %ix/getv/s 4, v000001e54c2e8720_0;
    %load/vec4a v000001e54c2e71e0, 4;
    %ix/getv/s 4, v000001e54c2e8720_0;
    %load/vec4a v000001e54c2e71e0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001e54c2e8720_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e54c2e8720_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001e54c23b2b0;
T_6 ;
    %wait E_000001e54c2bc170;
    %load/vec4 v000001e54c2e7dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e54c2e7780_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001e54c2e7640_0;
    %load/vec4 v000001e54c2e8360_0;
    %add;
    %assign/vec4 v000001e54c2e7780_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001e54c2e7640_0;
    %load/vec4 v000001e54c2e8360_0;
    %sub;
    %assign/vec4 v000001e54c2e7780_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001e54c2e7640_0;
    %load/vec4 v000001e54c2e8360_0;
    %and;
    %assign/vec4 v000001e54c2e7780_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001e54c2e7640_0;
    %load/vec4 v000001e54c2e8360_0;
    %or;
    %assign/vec4 v000001e54c2e7780_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001e54c2e7640_0;
    %load/vec4 v000001e54c2e8360_0;
    %xor;
    %assign/vec4 v000001e54c2e7780_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001e54c2e7640_0;
    %load/vec4 v000001e54c2e8360_0;
    %or;
    %inv;
    %assign/vec4 v000001e54c2e7780_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001e54c2e7640_0;
    %load/vec4 v000001e54c2e8360_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001e54c2e7780_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001e54c2e8360_0;
    %load/vec4 v000001e54c2e7640_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001e54c2e7780_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001e54c2e7640_0;
    %ix/getv 4, v000001e54c2e8360_0;
    %shiftl 4;
    %assign/vec4 v000001e54c2e7780_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001e54c2e7640_0;
    %ix/getv 4, v000001e54c2e8360_0;
    %shiftr 4;
    %assign/vec4 v000001e54c2e7780_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e54c321c20;
T_7 ;
    %wait E_000001e54c2bc5f0;
    %load/vec4 v000001e54c2e7000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001e54c2e85e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001e54c2e8cc0, 4;
    %assign/vec4 v000001e54c2e7820_0, 0;
T_7.0 ;
    %load/vec4 v000001e54c2e7500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001e54c2e8540_0;
    %ix/getv 3, v000001e54c2e85e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2e8cc0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e54c321c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e54c2e6f60_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001e54c2e6f60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e54c2e6f60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2e8cc0, 0, 4;
    %load/vec4 v000001e54c2e6f60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e54c2e6f60_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54c2e8cc0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001e54c321c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e54c2e6f60_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001e54c2e6f60_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001e54c2e6f60_0;
    %load/vec4a v000001e54c2e8cc0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001e54c2e6f60_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001e54c2e6f60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e54c2e6f60_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001e54c253560;
T_10 ;
    %wait E_000001e54c2bbcb0;
    %load/vec4 v000001e54c2ee4d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e54c2ede90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001e54c2ede90_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001e54c2ede90_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e54c2a8500;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e54c2ed8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e54c2eebb0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001e54c2a8500;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001e54c2ed8f0_0;
    %inv;
    %assign/vec4 v000001e54c2ed8f0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001e54c2a8500;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e54c2eebb0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e54c2eebb0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001e54c2eda30_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
