
STM32F103RBT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b90  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  08005c9c  08005c9c  00015c9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005da4  08005da4  0002008c  2**0
                  CONTENTS
  4 .ARM          00000000  08005da4  08005da4  0002008c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005da4  08005da4  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005da4  08005da4  00015da4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005da8  08005da8  00015da8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08005dac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000244  2000008c  08005e38  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002d0  08005e38  000202d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000119f8  00000000  00000000  000200b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a5b  00000000  00000000  00031aad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001410  00000000  00000000  00034508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001300  00000000  00000000  00035918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a215  00000000  00000000  00036c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000162d5  00000000  00000000  00050e2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000906b6  00000000  00000000  00067102  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f77b8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057a4  00000000  00000000  000f7808  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000008c 	.word	0x2000008c
 8000128:	00000000 	.word	0x00000000
 800012c:	08005c84 	.word	0x08005c84

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000090 	.word	0x20000090
 8000148:	08005c84 	.word	0x08005c84

0800014c <MC25LC512_CS>:




void MC25LC512_CS(uint8_t CS_Status)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]

	// For Cs of the EEprom
	if(CS_Status == EEPROM_CS_PIN_RESET)
 8000156:	79fb      	ldrb	r3, [r7, #7]
 8000158:	2b00      	cmp	r3, #0
 800015a:	d109      	bne.n	8000170 <MC25LC512_CS+0x24>
	{
//		ResetChipSelect();
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET);
 800015c:	2200      	movs	r2, #0
 800015e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000162:	480a      	ldr	r0, [pc, #40]	; (800018c <MC25LC512_CS+0x40>)
 8000164:	f002 f9ae 	bl	80024c4 <HAL_GPIO_WritePin>
		HAL_Delay(5);
 8000168:	2005      	movs	r0, #5
 800016a:	f001 fe45 	bl	8001df8 <HAL_Delay>
//		SetChipSelect();
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);
		HAL_Delay(5);
	}

}
 800016e:	e008      	b.n	8000182 <MC25LC512_CS+0x36>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);
 8000170:	2201      	movs	r2, #1
 8000172:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000176:	4805      	ldr	r0, [pc, #20]	; (800018c <MC25LC512_CS+0x40>)
 8000178:	f002 f9a4 	bl	80024c4 <HAL_GPIO_WritePin>
		HAL_Delay(5);
 800017c:	2005      	movs	r0, #5
 800017e:	f001 fe3b 	bl	8001df8 <HAL_Delay>
}
 8000182:	bf00      	nop
 8000184:	3708      	adds	r7, #8
 8000186:	46bd      	mov	sp, r7
 8000188:	bd80      	pop	{r7, pc}
 800018a:	bf00      	nop
 800018c:	40010c00 	.word	0x40010c00

08000190 <MC25LC512_WriteEnableOrDisable>:
void MC25LC512_WriteEnableOrDisable(uint8_t EnableOrDisable)
{
 8000190:	b580      	push	{r7, lr}
 8000192:	b084      	sub	sp, #16
 8000194:	af00      	add	r7, sp, #0
 8000196:	4603      	mov	r3, r0
 8000198:	71fb      	strb	r3, [r7, #7]
	uint8_t SendOneByte = 0;
 800019a:	2300      	movs	r3, #0
 800019c:	72fb      	strb	r3, [r7, #11]
	MC25LC512_CS(EEPROM_CS_PIN_RESET);// Reset The spi Chip //Reset means Enable
 800019e:	2000      	movs	r0, #0
 80001a0:	f7ff ffd4 	bl	800014c <MC25LC512_CS>
	for(uint16_t i = 0; i < 10; i ++);
 80001a4:	2300      	movs	r3, #0
 80001a6:	81fb      	strh	r3, [r7, #14]
 80001a8:	e002      	b.n	80001b0 <MC25LC512_WriteEnableOrDisable+0x20>
 80001aa:	89fb      	ldrh	r3, [r7, #14]
 80001ac:	3301      	adds	r3, #1
 80001ae:	81fb      	strh	r3, [r7, #14]
 80001b0:	89fb      	ldrh	r3, [r7, #14]
 80001b2:	2b09      	cmp	r3, #9
 80001b4:	d9f9      	bls.n	80001aa <MC25LC512_WriteEnableOrDisable+0x1a>
	if(EnableOrDisable==EEPROM_Enable)
 80001b6:	79fb      	ldrb	r3, [r7, #7]
 80001b8:	2b01      	cmp	r3, #1
 80001ba:	d102      	bne.n	80001c2 <MC25LC512_WriteEnableOrDisable+0x32>
	{
			SendOneByte = MC25LCxxx_SPI_WREN;
 80001bc:	2306      	movs	r3, #6
 80001be:	72fb      	strb	r3, [r7, #11]
 80001c0:	e001      	b.n	80001c6 <MC25LC512_WriteEnableOrDisable+0x36>
	}
	else
	{
			SendOneByte = MC25LCxxx_SPI_WRDI;
 80001c2:	2304      	movs	r3, #4
 80001c4:	72fb      	strb	r3, [r7, #11]
	}
	HAL_SPI_Transmit(&hspi2 , &SendOneByte, 1, 200) ;
 80001c6:	f107 010b 	add.w	r1, r7, #11
 80001ca:	23c8      	movs	r3, #200	; 0xc8
 80001cc:	2201      	movs	r2, #1
 80001ce:	4809      	ldr	r0, [pc, #36]	; (80001f4 <MC25LC512_WriteEnableOrDisable+0x64>)
 80001d0:	f003 fa92 	bl	80036f8 <HAL_SPI_Transmit>
	for(uint16_t i = 0; i < 10; i ++);
 80001d4:	2300      	movs	r3, #0
 80001d6:	81bb      	strh	r3, [r7, #12]
 80001d8:	e002      	b.n	80001e0 <MC25LC512_WriteEnableOrDisable+0x50>
 80001da:	89bb      	ldrh	r3, [r7, #12]
 80001dc:	3301      	adds	r3, #1
 80001de:	81bb      	strh	r3, [r7, #12]
 80001e0:	89bb      	ldrh	r3, [r7, #12]
 80001e2:	2b09      	cmp	r3, #9
 80001e4:	d9f9      	bls.n	80001da <MC25LC512_WriteEnableOrDisable+0x4a>
	MC25LC512_CS(EEPROM_CS_PIN_SET);// Set The spi Chip //Set means Disable
 80001e6:	2001      	movs	r0, #1
 80001e8:	f7ff ffb0 	bl	800014c <MC25LC512_CS>
}
 80001ec:	bf00      	nop
 80001ee:	3710      	adds	r7, #16
 80001f0:	46bd      	mov	sp, r7
 80001f2:	bd80      	pop	{r7, pc}
 80001f4:	20000148 	.word	0x20000148

080001f8 <MC25LC512_ReleaseDeepPowerDownMode>:
uint8_t MC25LC512_ReleaseDeepPowerDownMode(void)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b082      	sub	sp, #8
 80001fc:	af00      	add	r7, sp, #0

	uint8_t SendOneByte;
	uint8_t RecieveByteOfReleaseDeepPowerMode = 0;
 80001fe:	2300      	movs	r3, #0
 8000200:	70bb      	strb	r3, [r7, #2]
	SendOneByte = MC25LCxxx_SPI_RDID;
 8000202:	23ab      	movs	r3, #171	; 0xab
 8000204:	70fb      	strb	r3, [r7, #3]

	MC25LC512_CS(EEPROM_CS_PIN_RESET);// Reset The spi Chip //Reset means Enable
 8000206:	2000      	movs	r0, #0
 8000208:	f7ff ffa0 	bl	800014c <MC25LC512_CS>
	for(uint16_t i = 0; i < 1000; i ++);
 800020c:	2300      	movs	r3, #0
 800020e:	80fb      	strh	r3, [r7, #6]
 8000210:	e002      	b.n	8000218 <MC25LC512_ReleaseDeepPowerDownMode+0x20>
 8000212:	88fb      	ldrh	r3, [r7, #6]
 8000214:	3301      	adds	r3, #1
 8000216:	80fb      	strh	r3, [r7, #6]
 8000218:	88fb      	ldrh	r3, [r7, #6]
 800021a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800021e:	d3f8      	bcc.n	8000212 <MC25LC512_ReleaseDeepPowerDownMode+0x1a>
	HAL_SPI_Transmit(&hspi2, &SendOneByte, 1, 200);
 8000220:	1cf9      	adds	r1, r7, #3
 8000222:	23c8      	movs	r3, #200	; 0xc8
 8000224:	2201      	movs	r2, #1
 8000226:	4813      	ldr	r0, [pc, #76]	; (8000274 <MC25LC512_ReleaseDeepPowerDownMode+0x7c>)
 8000228:	f003 fa66 	bl	80036f8 <HAL_SPI_Transmit>

	HAL_SPI_Receive(&hspi2 , &RecieveByteOfReleaseDeepPowerMode, 1,200) ;//Address of Manufaturer id High
 800022c:	1cb9      	adds	r1, r7, #2
 800022e:	23c8      	movs	r3, #200	; 0xc8
 8000230:	2201      	movs	r2, #1
 8000232:	4810      	ldr	r0, [pc, #64]	; (8000274 <MC25LC512_ReleaseDeepPowerDownMode+0x7c>)
 8000234:	f003 fb9c 	bl	8003970 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi2 , &RecieveByteOfReleaseDeepPowerMode, 1,200) ;//Address of Manufaturer id Low
 8000238:	1cb9      	adds	r1, r7, #2
 800023a:	23c8      	movs	r3, #200	; 0xc8
 800023c:	2201      	movs	r2, #1
 800023e:	480d      	ldr	r0, [pc, #52]	; (8000274 <MC25LC512_ReleaseDeepPowerDownMode+0x7c>)
 8000240:	f003 fb96 	bl	8003970 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi2 , &RecieveByteOfReleaseDeepPowerMode, 1,200) ;//Manufaturer id
 8000244:	1cb9      	adds	r1, r7, #2
 8000246:	23c8      	movs	r3, #200	; 0xc8
 8000248:	2201      	movs	r2, #1
 800024a:	480a      	ldr	r0, [pc, #40]	; (8000274 <MC25LC512_ReleaseDeepPowerDownMode+0x7c>)
 800024c:	f003 fb90 	bl	8003970 <HAL_SPI_Receive>
	for(uint16_t i = 0; i < 1000; i ++);
 8000250:	2300      	movs	r3, #0
 8000252:	80bb      	strh	r3, [r7, #4]
 8000254:	e002      	b.n	800025c <MC25LC512_ReleaseDeepPowerDownMode+0x64>
 8000256:	88bb      	ldrh	r3, [r7, #4]
 8000258:	3301      	adds	r3, #1
 800025a:	80bb      	strh	r3, [r7, #4]
 800025c:	88bb      	ldrh	r3, [r7, #4]
 800025e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000262:	d3f8      	bcc.n	8000256 <MC25LC512_ReleaseDeepPowerDownMode+0x5e>
	MC25LC512_CS(EEPROM_CS_PIN_SET);// Set The spi Chip //Set means Disable
 8000264:	2001      	movs	r0, #1
 8000266:	f7ff ff71 	bl	800014c <MC25LC512_CS>

	return RecieveByteOfReleaseDeepPowerMode;
 800026a:	78bb      	ldrb	r3, [r7, #2]

}
 800026c:	4618      	mov	r0, r3
 800026e:	3708      	adds	r7, #8
 8000270:	46bd      	mov	sp, r7
 8000272:	bd80      	pop	{r7, pc}
 8000274:	20000148 	.word	0x20000148

08000278 <MC25LC512_Initialize>:

void MC25LC512_Initialize(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0

	MC25LC512_CS(EEPROM_CS_PIN_SET);// Reset The spi Chip //Reset means Enable
 800027c:	2001      	movs	r0, #1
 800027e:	f7ff ff65 	bl	800014c <MC25LC512_CS>
	MC25LC512_ReleaseDeepPowerDownMode();
 8000282:	f7ff ffb9 	bl	80001f8 <MC25LC512_ReleaseDeepPowerDownMode>
	MC25LC512_ReadStatusRegister();
 8000286:	f000 f805 	bl	8000294 <MC25LC512_ReadStatusRegister>
	MC25LC512_WriteEnableOrDisable(EEPROM_Enable);
 800028a:	2001      	movs	r0, #1
 800028c:	f7ff ff80 	bl	8000190 <MC25LC512_WriteEnableOrDisable>

}
 8000290:	bf00      	nop
 8000292:	bd80      	pop	{r7, pc}

08000294 <MC25LC512_ReadStatusRegister>:
	HAL_Delay(5);
	MC25LC512_CS(EEPROM_CS_PIN_SET);// Reset The spi Chip //Reset means Enable

}
uint8_t MC25LC512_ReadStatusRegister(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b082      	sub	sp, #8
 8000298:	af00      	add	r7, sp, #0

	uint8_t SendOneByte = 0;
 800029a:	2300      	movs	r3, #0
 800029c:	71fb      	strb	r3, [r7, #7]
	uint8_t ReceiveOneByte;
	SendOneByte = MC25LCxxx_SPI_RDSR;
 800029e:	2305      	movs	r3, #5
 80002a0:	71fb      	strb	r3, [r7, #7]
	MC25LC512_CS(EEPROM_CS_PIN_RESET);// Reset The spi Chip //Reset means Enable
 80002a2:	2000      	movs	r0, #0
 80002a4:	f7ff ff52 	bl	800014c <MC25LC512_CS>
	HAL_SPI_Transmit(&hspi2, &SendOneByte, 1, 200);
 80002a8:	1df9      	adds	r1, r7, #7
 80002aa:	23c8      	movs	r3, #200	; 0xc8
 80002ac:	2201      	movs	r2, #1
 80002ae:	4808      	ldr	r0, [pc, #32]	; (80002d0 <MC25LC512_ReadStatusRegister+0x3c>)
 80002b0:	f003 fa22 	bl	80036f8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2, &ReceiveOneByte, 1, 200) ;//Address of Manufaturer id High
 80002b4:	1db9      	adds	r1, r7, #6
 80002b6:	23c8      	movs	r3, #200	; 0xc8
 80002b8:	2201      	movs	r2, #1
 80002ba:	4805      	ldr	r0, [pc, #20]	; (80002d0 <MC25LC512_ReadStatusRegister+0x3c>)
 80002bc:	f003 fb58 	bl	8003970 <HAL_SPI_Receive>
	MC25LC512_CS(EEPROM_CS_PIN_SET);// Set The spi Chip //Set means Disable
 80002c0:	2001      	movs	r0, #1
 80002c2:	f7ff ff43 	bl	800014c <MC25LC512_CS>
	return ReceiveOneByte;
 80002c6:	79bb      	ldrb	r3, [r7, #6]
}
 80002c8:	4618      	mov	r0, r3
 80002ca:	3708      	adds	r7, #8
 80002cc:	46bd      	mov	sp, r7
 80002ce:	bd80      	pop	{r7, pc}
 80002d0:	20000148 	.word	0x20000148

080002d4 <FaBoLCD_PCF8574>:
	HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)66, (uint8_t *) initData, 1, 0xffff);
	HAL_Delay(100);
}

void FaBoLCD_PCF8574(uint8_t addr)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b086      	sub	sp, #24
 80002d8:	af02      	add	r7, sp, #8
 80002da:	4603      	mov	r3, r0
 80002dc:	71fb      	strb	r3, [r7, #7]
  _i2caddr = addr;
 80002de:	4a10      	ldr	r2, [pc, #64]	; (8000320 <FaBoLCD_PCF8574+0x4c>)
 80002e0:	79fb      	ldrb	r3, [r7, #7]
 80002e2:	7013      	strb	r3, [r2, #0]
  _backlight = BL;
 80002e4:	4b0f      	ldr	r3, [pc, #60]	; (8000324 <FaBoLCD_PCF8574+0x50>)
 80002e6:	2280      	movs	r2, #128	; 0x80
 80002e8:	701a      	strb	r2, [r3, #0]
  uint8_t initData[1] = {0x80};
 80002ea:	2380      	movs	r3, #128	; 0x80
 80002ec:	733b      	strb	r3, [r7, #12]
  HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)0x42, (uint8_t *) initData, 1, 0xffff);
 80002ee:	f107 020c 	add.w	r2, r7, #12
 80002f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80002f6:	9300      	str	r3, [sp, #0]
 80002f8:	2301      	movs	r3, #1
 80002fa:	2142      	movs	r1, #66	; 0x42
 80002fc:	480a      	ldr	r0, [pc, #40]	; (8000328 <FaBoLCD_PCF8574+0x54>)
 80002fe:	f002 fa57 	bl	80027b0 <HAL_I2C_Master_Transmit>
  HAL_Delay(100);
 8000302:	2064      	movs	r0, #100	; 0x64
 8000304:	f001 fd78 	bl	8001df8 <HAL_Delay>
  init();
 8000308:	f000 f810 	bl	800032c <init>
  begin(LCD_COLUMN, LCD_LINE, LCD_5x8DOTS);
 800030c:	2200      	movs	r2, #0
 800030e:	2102      	movs	r1, #2
 8000310:	2010      	movs	r0, #16
 8000312:	f000 f817 	bl	8000344 <begin>
}
 8000316:	bf00      	nop
 8000318:	3710      	adds	r7, #16
 800031a:	46bd      	mov	sp, r7
 800031c:	bd80      	pop	{r7, pc}
 800031e:	bf00      	nop
 8000320:	200000b0 	.word	0x200000b0
 8000324:	200000b1 	.word	0x200000b1
 8000328:	200000f4 	.word	0x200000f4

0800032c <init>:

/**
 @brief init
*/
void init()
{
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
  _displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000330:	4b03      	ldr	r3, [pc, #12]	; (8000340 <init+0x14>)
 8000332:	2200      	movs	r2, #0
 8000334:	701a      	strb	r2, [r3, #0]
}
 8000336:	bf00      	nop
 8000338:	46bd      	mov	sp, r7
 800033a:	bc80      	pop	{r7}
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop
 8000340:	200000a8 	.word	0x200000a8

08000344 <begin>:

/**
 @brief brgin
*/
void begin(uint8_t cols, uint8_t lines, uint8_t dotsize) {
 8000344:	b580      	push	{r7, lr}
 8000346:	b082      	sub	sp, #8
 8000348:	af00      	add	r7, sp, #0
 800034a:	4603      	mov	r3, r0
 800034c:	71fb      	strb	r3, [r7, #7]
 800034e:	460b      	mov	r3, r1
 8000350:	71bb      	strb	r3, [r7, #6]
 8000352:	4613      	mov	r3, r2
 8000354:	717b      	strb	r3, [r7, #5]
  if (lines > 1) {
 8000356:	79bb      	ldrb	r3, [r7, #6]
 8000358:	2b01      	cmp	r3, #1
 800035a:	d906      	bls.n	800036a <begin+0x26>
	_displayfunction |= LCD_2LINE;
 800035c:	4b2b      	ldr	r3, [pc, #172]	; (800040c <begin+0xc8>)
 800035e:	781b      	ldrb	r3, [r3, #0]
 8000360:	f043 0308 	orr.w	r3, r3, #8
 8000364:	b2da      	uxtb	r2, r3
 8000366:	4b29      	ldr	r3, [pc, #164]	; (800040c <begin+0xc8>)
 8000368:	701a      	strb	r2, [r3, #0]
  }
  _numlines = lines;
 800036a:	4a29      	ldr	r2, [pc, #164]	; (8000410 <begin+0xcc>)
 800036c:	79bb      	ldrb	r3, [r7, #6]
 800036e:	7013      	strb	r3, [r2, #0]

  setRowOffsets(0x00, 0x40, 0x00 + cols, 0x40 + cols);
 8000370:	79fa      	ldrb	r2, [r7, #7]
 8000372:	79fb      	ldrb	r3, [r7, #7]
 8000374:	3340      	adds	r3, #64	; 0x40
 8000376:	2140      	movs	r1, #64	; 0x40
 8000378:	2000      	movs	r0, #0
 800037a:	f000 f84f 	bl	800041c <setRowOffsets>

  // for some 1 line displays you can select a 10 pixel high font
  if ((dotsize != LCD_5x8DOTS) && (lines == 1)) {
 800037e:	797b      	ldrb	r3, [r7, #5]
 8000380:	2b00      	cmp	r3, #0
 8000382:	d009      	beq.n	8000398 <begin+0x54>
 8000384:	79bb      	ldrb	r3, [r7, #6]
 8000386:	2b01      	cmp	r3, #1
 8000388:	d106      	bne.n	8000398 <begin+0x54>
	_displayfunction |= LCD_5x10DOTS;
 800038a:	4b20      	ldr	r3, [pc, #128]	; (800040c <begin+0xc8>)
 800038c:	781b      	ldrb	r3, [r3, #0]
 800038e:	f043 0304 	orr.w	r3, r3, #4
 8000392:	b2da      	uxtb	r2, r3
 8000394:	4b1d      	ldr	r3, [pc, #116]	; (800040c <begin+0xc8>)
 8000396:	701a      	strb	r2, [r3, #0]
  }

  // SEE PAGE 45/46 FOR INITIALIZATION SPECIFICATION!
  // according to datasheet, we need at least 40ms after power rises above 2.7V
  // before sending commands. Arduino can turn on way before 4.5V so we'll wait 50
  HAL_Delay(50);
 8000398:	2032      	movs	r0, #50	; 0x32
 800039a:	f001 fd2d 	bl	8001df8 <HAL_Delay>
  // Now we pull both RS and R/W low to begin commands
  writeI2c(0x00);
 800039e:	2000      	movs	r0, #0
 80003a0:	f000 f922 	bl	80005e8 <writeI2c>

  // this is according to the hitachi HD44780 datasheet
  // figure 24, pg 46

  // we start in 8bit mode, try to set 4 bit mode
  write4bits(DB4|DB5);
 80003a4:	2003      	movs	r0, #3
 80003a6:	f000 f90e 	bl	80005c6 <write4bits>
  HAL_Delay(5); // wait min 4.1ms
 80003aa:	2005      	movs	r0, #5
 80003ac:	f001 fd24 	bl	8001df8 <HAL_Delay>

  // second try
  write4bits(DB4|DB5);
 80003b0:	2003      	movs	r0, #3
 80003b2:	f000 f908 	bl	80005c6 <write4bits>
  HAL_Delay(5); // wait min 4.1ms
 80003b6:	2005      	movs	r0, #5
 80003b8:	f001 fd1e 	bl	8001df8 <HAL_Delay>

  // third go!
  write4bits(DB4|DB5);
 80003bc:	2003      	movs	r0, #3
 80003be:	f000 f902 	bl	80005c6 <write4bits>
  HAL_Delay(2);
 80003c2:	2002      	movs	r0, #2
 80003c4:	f001 fd18 	bl	8001df8 <HAL_Delay>

  // finally, set to 4-bit interface
  write4bits(DB5);
 80003c8:	2002      	movs	r0, #2
 80003ca:	f000 f8fc 	bl	80005c6 <write4bits>

  // finally, set # lines, font size, etc.
  command(LCD_FUNCTIONSET | _displayfunction);
 80003ce:	4b0f      	ldr	r3, [pc, #60]	; (800040c <begin+0xc8>)
 80003d0:	781b      	ldrb	r3, [r3, #0]
 80003d2:	f043 0320 	orr.w	r3, r3, #32
 80003d6:	b2db      	uxtb	r3, r3
 80003d8:	4618      	mov	r0, r3
 80003da:	f000 f88f 	bl	80004fc <command>

  // turn the display on with no cursor or blinking default
  _displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 80003de:	4b0d      	ldr	r3, [pc, #52]	; (8000414 <begin+0xd0>)
 80003e0:	2204      	movs	r2, #4
 80003e2:	701a      	strb	r2, [r3, #0]
  display();
 80003e4:	f000 f874 	bl	80004d0 <display>

  // clear it off
  clear();
 80003e8:	f000 f836 	bl	8000458 <clear>

  // Initialize to default text direction (for romance languages)
  _displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 80003ec:	4b0a      	ldr	r3, [pc, #40]	; (8000418 <begin+0xd4>)
 80003ee:	2202      	movs	r2, #2
 80003f0:	701a      	strb	r2, [r3, #0]
  // set the entry mode
  command(LCD_ENTRYMODESET | _displaymode);
 80003f2:	4b09      	ldr	r3, [pc, #36]	; (8000418 <begin+0xd4>)
 80003f4:	781b      	ldrb	r3, [r3, #0]
 80003f6:	f043 0304 	orr.w	r3, r3, #4
 80003fa:	b2db      	uxtb	r3, r3
 80003fc:	4618      	mov	r0, r3
 80003fe:	f000 f87d 	bl	80004fc <command>

}
 8000402:	bf00      	nop
 8000404:	3708      	adds	r7, #8
 8000406:	46bd      	mov	sp, r7
 8000408:	bd80      	pop	{r7, pc}
 800040a:	bf00      	nop
 800040c:	200000a8 	.word	0x200000a8
 8000410:	200000ab 	.word	0x200000ab
 8000414:	200000a9 	.word	0x200000a9
 8000418:	200000aa 	.word	0x200000aa

0800041c <setRowOffsets>:

/**
 @brief setRowOffsets
*/
void setRowOffsets(int row0, int row1, int row2, int row3)
{
 800041c:	b480      	push	{r7}
 800041e:	b085      	sub	sp, #20
 8000420:	af00      	add	r7, sp, #0
 8000422:	60f8      	str	r0, [r7, #12]
 8000424:	60b9      	str	r1, [r7, #8]
 8000426:	607a      	str	r2, [r7, #4]
 8000428:	603b      	str	r3, [r7, #0]
  _row_offsets[0] = row0;
 800042a:	68fb      	ldr	r3, [r7, #12]
 800042c:	b2da      	uxtb	r2, r3
 800042e:	4b09      	ldr	r3, [pc, #36]	; (8000454 <setRowOffsets+0x38>)
 8000430:	701a      	strb	r2, [r3, #0]
  _row_offsets[1] = row1;
 8000432:	68bb      	ldr	r3, [r7, #8]
 8000434:	b2da      	uxtb	r2, r3
 8000436:	4b07      	ldr	r3, [pc, #28]	; (8000454 <setRowOffsets+0x38>)
 8000438:	705a      	strb	r2, [r3, #1]
  _row_offsets[2] = row2;
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	b2da      	uxtb	r2, r3
 800043e:	4b05      	ldr	r3, [pc, #20]	; (8000454 <setRowOffsets+0x38>)
 8000440:	709a      	strb	r2, [r3, #2]
  _row_offsets[3] = row3;
 8000442:	683b      	ldr	r3, [r7, #0]
 8000444:	b2da      	uxtb	r2, r3
 8000446:	4b03      	ldr	r3, [pc, #12]	; (8000454 <setRowOffsets+0x38>)
 8000448:	70da      	strb	r2, [r3, #3]
}
 800044a:	bf00      	nop
 800044c:	3714      	adds	r7, #20
 800044e:	46bd      	mov	sp, r7
 8000450:	bc80      	pop	{r7}
 8000452:	4770      	bx	lr
 8000454:	200000ac 	.word	0x200000ac

08000458 <clear>:

/**
 @brief clear
*/
void clear()
{
 8000458:	b580      	push	{r7, lr}
 800045a:	af00      	add	r7, sp, #0
  command(LCD_CLEARDISPLAY);  // clear display, set cursor position to zero
 800045c:	2001      	movs	r0, #1
 800045e:	f000 f84d 	bl	80004fc <command>
  HAL_Delay(2);  // this command takes a long time!
 8000462:	2002      	movs	r0, #2
 8000464:	f001 fcc8 	bl	8001df8 <HAL_Delay>
}
 8000468:	bf00      	nop
 800046a:	bd80      	pop	{r7, pc}

0800046c <setCursor>:

/**
 @brief setCursor
*/
void setCursor(uint8_t col, uint8_t row)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b084      	sub	sp, #16
 8000470:	af00      	add	r7, sp, #0
 8000472:	4603      	mov	r3, r0
 8000474:	460a      	mov	r2, r1
 8000476:	71fb      	strb	r3, [r7, #7]
 8000478:	4613      	mov	r3, r2
 800047a:	71bb      	strb	r3, [r7, #6]
  const size_t max_lines = sizeof(_row_offsets) / sizeof(*_row_offsets);
 800047c:	2304      	movs	r3, #4
 800047e:	60fb      	str	r3, [r7, #12]
  if ( row >= max_lines ) {
 8000480:	79bb      	ldrb	r3, [r7, #6]
 8000482:	68fa      	ldr	r2, [r7, #12]
 8000484:	429a      	cmp	r2, r3
 8000486:	d803      	bhi.n	8000490 <setCursor+0x24>
	row = max_lines - 1;    // we count rows starting w/0
 8000488:	68fb      	ldr	r3, [r7, #12]
 800048a:	b2db      	uxtb	r3, r3
 800048c:	3b01      	subs	r3, #1
 800048e:	71bb      	strb	r3, [r7, #6]
  }
  if ( row >= _numlines ) {
 8000490:	4b0d      	ldr	r3, [pc, #52]	; (80004c8 <setCursor+0x5c>)
 8000492:	781b      	ldrb	r3, [r3, #0]
 8000494:	79ba      	ldrb	r2, [r7, #6]
 8000496:	429a      	cmp	r2, r3
 8000498:	d303      	bcc.n	80004a2 <setCursor+0x36>
	row = _numlines - 1;    // we count rows starting w/0
 800049a:	4b0b      	ldr	r3, [pc, #44]	; (80004c8 <setCursor+0x5c>)
 800049c:	781b      	ldrb	r3, [r3, #0]
 800049e:	3b01      	subs	r3, #1
 80004a0:	71bb      	strb	r3, [r7, #6]
  }

  command(LCD_SETDDRAMADDR | (col + _row_offsets[row]));
 80004a2:	79bb      	ldrb	r3, [r7, #6]
 80004a4:	4a09      	ldr	r2, [pc, #36]	; (80004cc <setCursor+0x60>)
 80004a6:	5cd2      	ldrb	r2, [r2, r3]
 80004a8:	79fb      	ldrb	r3, [r7, #7]
 80004aa:	4413      	add	r3, r2
 80004ac:	b2db      	uxtb	r3, r3
 80004ae:	b25b      	sxtb	r3, r3
 80004b0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80004b4:	b25b      	sxtb	r3, r3
 80004b6:	b2db      	uxtb	r3, r3
 80004b8:	4618      	mov	r0, r3
 80004ba:	f000 f81f 	bl	80004fc <command>
}
 80004be:	bf00      	nop
 80004c0:	3710      	adds	r7, #16
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bd80      	pop	{r7, pc}
 80004c6:	bf00      	nop
 80004c8:	200000ab 	.word	0x200000ab
 80004cc:	200000ac 	.word	0x200000ac

080004d0 <display>:
}

/**
 @brief Turn the display on (quickly)
*/
void display() {
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
  _displaycontrol |= LCD_DISPLAYON;
 80004d4:	4b08      	ldr	r3, [pc, #32]	; (80004f8 <display+0x28>)
 80004d6:	781b      	ldrb	r3, [r3, #0]
 80004d8:	f043 0304 	orr.w	r3, r3, #4
 80004dc:	b2da      	uxtb	r2, r3
 80004de:	4b06      	ldr	r3, [pc, #24]	; (80004f8 <display+0x28>)
 80004e0:	701a      	strb	r2, [r3, #0]
  command(LCD_DISPLAYCONTROL | _displaycontrol);
 80004e2:	4b05      	ldr	r3, [pc, #20]	; (80004f8 <display+0x28>)
 80004e4:	781b      	ldrb	r3, [r3, #0]
 80004e6:	f043 0308 	orr.w	r3, r3, #8
 80004ea:	b2db      	uxtb	r3, r3
 80004ec:	4618      	mov	r0, r3
 80004ee:	f000 f805 	bl	80004fc <command>
}
 80004f2:	bf00      	nop
 80004f4:	bd80      	pop	{r7, pc}
 80004f6:	bf00      	nop
 80004f8:	200000a9 	.word	0x200000a9

080004fc <command>:
/*********** mid level commands, for sending data/cmds */

/**
 @brief command
*/
inline void command(uint8_t value) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	4603      	mov	r3, r0
 8000504:	71fb      	strb	r3, [r7, #7]
  send(value, 0);
 8000506:	79fb      	ldrb	r3, [r7, #7]
 8000508:	2100      	movs	r1, #0
 800050a:	4618      	mov	r0, r3
 800050c:	f000 f813 	bl	8000536 <send>
}
 8000510:	bf00      	nop
 8000512:	3708      	adds	r7, #8
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}

08000518 <write>:

/**
 @brief write
*/
inline uint8_t write(uint8_t value) {
 8000518:	b580      	push	{r7, lr}
 800051a:	b082      	sub	sp, #8
 800051c:	af00      	add	r7, sp, #0
 800051e:	4603      	mov	r3, r0
 8000520:	71fb      	strb	r3, [r7, #7]
  send(value, RS);
 8000522:	79fb      	ldrb	r3, [r7, #7]
 8000524:	2140      	movs	r1, #64	; 0x40
 8000526:	4618      	mov	r0, r3
 8000528:	f000 f805 	bl	8000536 <send>
  return 1; // assume sucess
 800052c:	2301      	movs	r3, #1
}
 800052e:	4618      	mov	r0, r3
 8000530:	3708      	adds	r7, #8
 8000532:	46bd      	mov	sp, r7
 8000534:	bd80      	pop	{r7, pc}

08000536 <send>:
/************ low level data pushing commands **********/

/**
 @brief write either command or data, 4-bit
*/
void send(uint8_t value, uint8_t mode) {
 8000536:	b580      	push	{r7, lr}
 8000538:	b084      	sub	sp, #16
 800053a:	af00      	add	r7, sp, #0
 800053c:	4603      	mov	r3, r0
 800053e:	460a      	mov	r2, r1
 8000540:	71fb      	strb	r3, [r7, #7]
 8000542:	4613      	mov	r3, r2
 8000544:	71bb      	strb	r3, [r7, #6]
  uint8_t Hbit = (value >> 4) & 0x0F;
 8000546:	79fb      	ldrb	r3, [r7, #7]
 8000548:	091b      	lsrs	r3, r3, #4
 800054a:	73fb      	strb	r3, [r7, #15]
  uint8_t Lbit = value & 0x0F;
 800054c:	79fb      	ldrb	r3, [r7, #7]
 800054e:	f003 030f 	and.w	r3, r3, #15
 8000552:	73bb      	strb	r3, [r7, #14]
  write4bits(Hbit|mode);
 8000554:	7bfa      	ldrb	r2, [r7, #15]
 8000556:	79bb      	ldrb	r3, [r7, #6]
 8000558:	4313      	orrs	r3, r2
 800055a:	b2db      	uxtb	r3, r3
 800055c:	4618      	mov	r0, r3
 800055e:	f000 f832 	bl	80005c6 <write4bits>
  write4bits(Lbit|mode);
 8000562:	7bba      	ldrb	r2, [r7, #14]
 8000564:	79bb      	ldrb	r3, [r7, #6]
 8000566:	4313      	orrs	r3, r2
 8000568:	b2db      	uxtb	r3, r3
 800056a:	4618      	mov	r0, r3
 800056c:	f000 f82b 	bl	80005c6 <write4bits>
}
 8000570:	bf00      	nop
 8000572:	3710      	adds	r7, #16
 8000574:	46bd      	mov	sp, r7
 8000576:	bd80      	pop	{r7, pc}

08000578 <pulseEnable>:

/**
 @brief pulseEnable
*/
void pulseEnable(uint8_t value) {
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	4603      	mov	r3, r0
 8000580:	71fb      	strb	r3, [r7, #7]
  writeI2c(value & ~EN); // EN LOW
 8000582:	79fb      	ldrb	r3, [r7, #7]
 8000584:	f023 0310 	bic.w	r3, r3, #16
 8000588:	b2db      	uxtb	r3, r3
 800058a:	4618      	mov	r0, r3
 800058c:	f000 f82c 	bl	80005e8 <writeI2c>
  HAL_Delay(1);
 8000590:	2001      	movs	r0, #1
 8000592:	f001 fc31 	bl	8001df8 <HAL_Delay>
  writeI2c(value|EN);    // EN HIGH
 8000596:	79fb      	ldrb	r3, [r7, #7]
 8000598:	f043 0310 	orr.w	r3, r3, #16
 800059c:	b2db      	uxtb	r3, r3
 800059e:	4618      	mov	r0, r3
 80005a0:	f000 f822 	bl	80005e8 <writeI2c>
  HAL_Delay(1);  // enable pulse must be >450ns
 80005a4:	2001      	movs	r0, #1
 80005a6:	f001 fc27 	bl	8001df8 <HAL_Delay>
  writeI2c(value & ~EN); // EN LOW
 80005aa:	79fb      	ldrb	r3, [r7, #7]
 80005ac:	f023 0310 	bic.w	r3, r3, #16
 80005b0:	b2db      	uxtb	r3, r3
 80005b2:	4618      	mov	r0, r3
 80005b4:	f000 f818 	bl	80005e8 <writeI2c>
  HAL_Delay(1); // commands need > 37us to settle
 80005b8:	2001      	movs	r0, #1
 80005ba:	f001 fc1d 	bl	8001df8 <HAL_Delay>
}
 80005be:	bf00      	nop
 80005c0:	3708      	adds	r7, #8
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}

080005c6 <write4bits>:

/**
 @brief write4bits
*/
void write4bits(uint8_t value) {
 80005c6:	b580      	push	{r7, lr}
 80005c8:	b082      	sub	sp, #8
 80005ca:	af00      	add	r7, sp, #0
 80005cc:	4603      	mov	r3, r0
 80005ce:	71fb      	strb	r3, [r7, #7]
  writeI2c(value);
 80005d0:	79fb      	ldrb	r3, [r7, #7]
 80005d2:	4618      	mov	r0, r3
 80005d4:	f000 f808 	bl	80005e8 <writeI2c>
  pulseEnable(value);
 80005d8:	79fb      	ldrb	r3, [r7, #7]
 80005da:	4618      	mov	r0, r3
 80005dc:	f7ff ffcc 	bl	8000578 <pulseEnable>
}
 80005e0:	bf00      	nop
 80005e2:	3708      	adds	r7, #8
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}

080005e8 <writeI2c>:

/**
 @brief writeI2c
*/
void writeI2c(uint8_t data) {
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b086      	sub	sp, #24
 80005ec:	af02      	add	r7, sp, #8
 80005ee:	4603      	mov	r3, r0
 80005f0:	71fb      	strb	r3, [r7, #7]
  uint8_t data_t[1];
  data_t[0] = data|_backlight;
 80005f2:	4b0b      	ldr	r3, [pc, #44]	; (8000620 <writeI2c+0x38>)
 80005f4:	781a      	ldrb	r2, [r3, #0]
 80005f6:	79fb      	ldrb	r3, [r7, #7]
 80005f8:	4313      	orrs	r3, r2
 80005fa:	b2db      	uxtb	r3, r3
 80005fc:	733b      	strb	r3, [r7, #12]
  HAL_I2C_Master_Transmit (&hi2c1, (uint16_t)_i2caddr,(uint8_t *) data_t, 1, 0xFFFF);
 80005fe:	4b09      	ldr	r3, [pc, #36]	; (8000624 <writeI2c+0x3c>)
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	b299      	uxth	r1, r3
 8000604:	f107 020c 	add.w	r2, r7, #12
 8000608:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800060c:	9300      	str	r3, [sp, #0]
 800060e:	2301      	movs	r3, #1
 8000610:	4805      	ldr	r0, [pc, #20]	; (8000628 <writeI2c+0x40>)
 8000612:	f002 f8cd 	bl	80027b0 <HAL_I2C_Master_Transmit>
}
 8000616:	bf00      	nop
 8000618:	3710      	adds	r7, #16
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	200000b1 	.word	0x200000b1
 8000624:	200000b0 	.word	0x200000b0
 8000628:	200000f4 	.word	0x200000f4

0800062c <Lcd_Initialization>:

//////////////////////////////////////////////////////////////////////////


void Lcd_Initialization (void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
	FaBoLCD_PCF8574(SLAVE_ADDRESS_LCD);
 8000630:	2042      	movs	r0, #66	; 0x42
 8000632:	f7ff fe4f 	bl	80002d4 <FaBoLCD_PCF8574>
}
 8000636:	bf00      	nop
 8000638:	bd80      	pop	{r7, pc}

0800063a <Lcd_Send_Data>:
{
	command(cmd);
}

void Lcd_Send_Data (char data)
{
 800063a:	b580      	push	{r7, lr}
 800063c:	b082      	sub	sp, #8
 800063e:	af00      	add	r7, sp, #0
 8000640:	4603      	mov	r3, r0
 8000642:	71fb      	strb	r3, [r7, #7]
	write(data);
 8000644:	79fb      	ldrb	r3, [r7, #7]
 8000646:	4618      	mov	r0, r3
 8000648:	f7ff ff66 	bl	8000518 <write>
}
 800064c:	bf00      	nop
 800064e:	3708      	adds	r7, #8
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}

08000654 <Lcd_Send_String>:

void Lcd_Send_String (char *str)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
	while (*str) Lcd_Send_Data (*str++);
 800065c:	e006      	b.n	800066c <Lcd_Send_String+0x18>
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	1c5a      	adds	r2, r3, #1
 8000662:	607a      	str	r2, [r7, #4]
 8000664:	781b      	ldrb	r3, [r3, #0]
 8000666:	4618      	mov	r0, r3
 8000668:	f7ff ffe7 	bl	800063a <Lcd_Send_Data>
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d1f4      	bne.n	800065e <Lcd_Send_String+0xa>
}
 8000674:	bf00      	nop
 8000676:	bf00      	nop
 8000678:	3708      	adds	r7, #8
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}

0800067e <Lcd_Goto_XY>:
{
	Lcd_Send_Cmd (0x01); //clear display
}

void Lcd_Goto_XY (int row, int col)
{
 800067e:	b580      	push	{r7, lr}
 8000680:	b082      	sub	sp, #8
 8000682:	af00      	add	r7, sp, #0
 8000684:	6078      	str	r0, [r7, #4]
 8000686:	6039      	str	r1, [r7, #0]
	setCursor(col, row);
 8000688:	683b      	ldr	r3, [r7, #0]
 800068a:	b2db      	uxtb	r3, r3
 800068c:	687a      	ldr	r2, [r7, #4]
 800068e:	b2d2      	uxtb	r2, r2
 8000690:	4611      	mov	r1, r2
 8000692:	4618      	mov	r0, r3
 8000694:	f7ff feea 	bl	800046c <setCursor>
}
 8000698:	bf00      	nop
 800069a:	3708      	adds	r7, #8
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}

080006a0 <displayNum>:

	Lcd_Goto_XY(1, 0);
	Lcd_Send_String((char*)strTotalKWH);
}

void displayNum(int num1, int num2, int state1, int state2){
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b08c      	sub	sp, #48	; 0x30
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	60f8      	str	r0, [r7, #12]
 80006a8:	60b9      	str	r1, [r7, #8]
 80006aa:	607a      	str	r2, [r7, #4]
 80006ac:	603b      	str	r3, [r7, #0]
	char str1[16];
	char str2[16];

	if (state1 == STATE_RED)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	2b01      	cmp	r3, #1
 80006b2:	d107      	bne.n	80006c4 <displayNum+0x24>
		sprintf(str1, "Lane1->R: %03d ", num1);
 80006b4:	f107 0320 	add.w	r3, r7, #32
 80006b8:	68fa      	ldr	r2, [r7, #12]
 80006ba:	4928      	ldr	r1, [pc, #160]	; (800075c <displayNum+0xbc>)
 80006bc:	4618      	mov	r0, r3
 80006be:	f004 fe67 	bl	8005390 <siprintf>
 80006c2:	e014      	b.n	80006ee <displayNum+0x4e>
	else if (state1 == STATE_GREEN)
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2b02      	cmp	r3, #2
 80006c8:	d107      	bne.n	80006da <displayNum+0x3a>
		sprintf(str1, "Lane1->G: %03d ", num1);
 80006ca:	f107 0320 	add.w	r3, r7, #32
 80006ce:	68fa      	ldr	r2, [r7, #12]
 80006d0:	4923      	ldr	r1, [pc, #140]	; (8000760 <displayNum+0xc0>)
 80006d2:	4618      	mov	r0, r3
 80006d4:	f004 fe5c 	bl	8005390 <siprintf>
 80006d8:	e009      	b.n	80006ee <displayNum+0x4e>
	else if (state1 == STATE_YELLOW)
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	2b03      	cmp	r3, #3
 80006de:	d106      	bne.n	80006ee <displayNum+0x4e>
		sprintf(str1, "Lane1->Y: %03d ", num1);
 80006e0:	f107 0320 	add.w	r3, r7, #32
 80006e4:	68fa      	ldr	r2, [r7, #12]
 80006e6:	491f      	ldr	r1, [pc, #124]	; (8000764 <displayNum+0xc4>)
 80006e8:	4618      	mov	r0, r3
 80006ea:	f004 fe51 	bl	8005390 <siprintf>

	if (state2 == STATE_RED)
 80006ee:	683b      	ldr	r3, [r7, #0]
 80006f0:	2b01      	cmp	r3, #1
 80006f2:	d107      	bne.n	8000704 <displayNum+0x64>
		sprintf(str2, "Lane2->R: %03d ", num2);
 80006f4:	f107 0310 	add.w	r3, r7, #16
 80006f8:	68ba      	ldr	r2, [r7, #8]
 80006fa:	491b      	ldr	r1, [pc, #108]	; (8000768 <displayNum+0xc8>)
 80006fc:	4618      	mov	r0, r3
 80006fe:	f004 fe47 	bl	8005390 <siprintf>
 8000702:	e014      	b.n	800072e <displayNum+0x8e>
	else if (state2 == STATE_GREEN)
 8000704:	683b      	ldr	r3, [r7, #0]
 8000706:	2b02      	cmp	r3, #2
 8000708:	d107      	bne.n	800071a <displayNum+0x7a>
		sprintf(str2, "Lane2->G: %03d ", num2);
 800070a:	f107 0310 	add.w	r3, r7, #16
 800070e:	68ba      	ldr	r2, [r7, #8]
 8000710:	4916      	ldr	r1, [pc, #88]	; (800076c <displayNum+0xcc>)
 8000712:	4618      	mov	r0, r3
 8000714:	f004 fe3c 	bl	8005390 <siprintf>
 8000718:	e009      	b.n	800072e <displayNum+0x8e>
	else if (state2 == STATE_YELLOW)
 800071a:	683b      	ldr	r3, [r7, #0]
 800071c:	2b03      	cmp	r3, #3
 800071e:	d106      	bne.n	800072e <displayNum+0x8e>
		sprintf(str2, "Lane2->Y: %03d ", num2);
 8000720:	f107 0310 	add.w	r3, r7, #16
 8000724:	68ba      	ldr	r2, [r7, #8]
 8000726:	4912      	ldr	r1, [pc, #72]	; (8000770 <displayNum+0xd0>)
 8000728:	4618      	mov	r0, r3
 800072a:	f004 fe31 	bl	8005390 <siprintf>

	Lcd_Goto_XY(0, 0);
 800072e:	2100      	movs	r1, #0
 8000730:	2000      	movs	r0, #0
 8000732:	f7ff ffa4 	bl	800067e <Lcd_Goto_XY>
	Lcd_Send_String((char*)str1);
 8000736:	f107 0320 	add.w	r3, r7, #32
 800073a:	4618      	mov	r0, r3
 800073c:	f7ff ff8a 	bl	8000654 <Lcd_Send_String>

	Lcd_Goto_XY(1, 0);
 8000740:	2100      	movs	r1, #0
 8000742:	2001      	movs	r0, #1
 8000744:	f7ff ff9b 	bl	800067e <Lcd_Goto_XY>
	Lcd_Send_String((char*)str2);
 8000748:	f107 0310 	add.w	r3, r7, #16
 800074c:	4618      	mov	r0, r3
 800074e:	f7ff ff81 	bl	8000654 <Lcd_Send_String>
}
 8000752:	bf00      	nop
 8000754:	3730      	adds	r7, #48	; 0x30
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	08005cb8 	.word	0x08005cb8
 8000760:	08005cc8 	.word	0x08005cc8
 8000764:	08005cd8 	.word	0x08005cd8
 8000768:	08005ce8 	.word	0x08005ce8
 800076c:	08005cf8 	.word	0x08005cf8
 8000770:	08005d08 	.word	0x08005d08

08000774 <displayInMode>:

void displayInMode (int modeNum, int timeNum){
 8000774:	b580      	push	{r7, lr}
 8000776:	b08a      	sub	sp, #40	; 0x28
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
 800077c:	6039      	str	r1, [r7, #0]
	char str1[16];
	char str2[16];
	if (modeNum == MODE2){
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	2b0e      	cmp	r3, #14
 8000782:	d106      	bne.n	8000792 <displayInMode+0x1e>
		sprintf(str1, "Mode     : 002");
 8000784:	f107 0318 	add.w	r3, r7, #24
 8000788:	4915      	ldr	r1, [pc, #84]	; (80007e0 <displayInMode+0x6c>)
 800078a:	4618      	mov	r0, r3
 800078c:	f004 fe00 	bl	8005390 <siprintf>
 8000790:	e008      	b.n	80007a4 <displayInMode+0x30>
	}
	else if (modeNum == MODE3){
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	2b0f      	cmp	r3, #15
 8000796:	d105      	bne.n	80007a4 <displayInMode+0x30>
		sprintf(str1, "Mode     : 003");
 8000798:	f107 0318 	add.w	r3, r7, #24
 800079c:	4911      	ldr	r1, [pc, #68]	; (80007e4 <displayInMode+0x70>)
 800079e:	4618      	mov	r0, r3
 80007a0:	f004 fdf6 	bl	8005390 <siprintf>
	}
		sprintf(str2, "Wait time: %03d", timeNum);
 80007a4:	f107 0308 	add.w	r3, r7, #8
 80007a8:	683a      	ldr	r2, [r7, #0]
 80007aa:	490f      	ldr	r1, [pc, #60]	; (80007e8 <displayInMode+0x74>)
 80007ac:	4618      	mov	r0, r3
 80007ae:	f004 fdef 	bl	8005390 <siprintf>

	Lcd_Goto_XY(0, 0);
 80007b2:	2100      	movs	r1, #0
 80007b4:	2000      	movs	r0, #0
 80007b6:	f7ff ff62 	bl	800067e <Lcd_Goto_XY>
	Lcd_Send_String((char*)str1);
 80007ba:	f107 0318 	add.w	r3, r7, #24
 80007be:	4618      	mov	r0, r3
 80007c0:	f7ff ff48 	bl	8000654 <Lcd_Send_String>

	Lcd_Goto_XY(1, 0);
 80007c4:	2100      	movs	r1, #0
 80007c6:	2001      	movs	r0, #1
 80007c8:	f7ff ff59 	bl	800067e <Lcd_Goto_XY>
	Lcd_Send_String((char*)str2);
 80007cc:	f107 0308 	add.w	r3, r7, #8
 80007d0:	4618      	mov	r0, r3
 80007d2:	f7ff ff3f 	bl	8000654 <Lcd_Send_String>
}
 80007d6:	bf00      	nop
 80007d8:	3728      	adds	r7, #40	; 0x28
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	08005d18 	.word	0x08005d18
 80007e4:	08005d28 	.word	0x08005d28
 80007e8:	08005d38 	.word	0x08005d38

080007ec <ensureInBoundary>:
int num_buffer[2] = {0,0};
int state_buffer[2] = {0,0};
int mode_buffer = 0;
int time_buffer = 0;

void ensureInBoundary(){
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
	if (AUTO_RED > UPPER_BOUND) AUTO_RED = UPPER_BOUND;
 80007f0:	4b16      	ldr	r3, [pc, #88]	; (800084c <ensureInBoundary+0x60>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	2bc8      	cmp	r3, #200	; 0xc8
 80007f6:	d902      	bls.n	80007fe <ensureInBoundary+0x12>
 80007f8:	4b14      	ldr	r3, [pc, #80]	; (800084c <ensureInBoundary+0x60>)
 80007fa:	22c8      	movs	r2, #200	; 0xc8
 80007fc:	601a      	str	r2, [r3, #0]
	if (AUTO_RED < LOWER_BOUND) AUTO_RED = LOWER_BOUND;
 80007fe:	4b13      	ldr	r3, [pc, #76]	; (800084c <ensureInBoundary+0x60>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d102      	bne.n	800080c <ensureInBoundary+0x20>
 8000806:	4b11      	ldr	r3, [pc, #68]	; (800084c <ensureInBoundary+0x60>)
 8000808:	2201      	movs	r2, #1
 800080a:	601a      	str	r2, [r3, #0]
	if (AUTO_GREEN > UPPER_BOUND) AUTO_GREEN = UPPER_BOUND;
 800080c:	4b10      	ldr	r3, [pc, #64]	; (8000850 <ensureInBoundary+0x64>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	2bc8      	cmp	r3, #200	; 0xc8
 8000812:	d902      	bls.n	800081a <ensureInBoundary+0x2e>
 8000814:	4b0e      	ldr	r3, [pc, #56]	; (8000850 <ensureInBoundary+0x64>)
 8000816:	22c8      	movs	r2, #200	; 0xc8
 8000818:	601a      	str	r2, [r3, #0]
	if (AUTO_GREEN < LOWER_BOUND) AUTO_GREEN = LOWER_BOUND;
 800081a:	4b0d      	ldr	r3, [pc, #52]	; (8000850 <ensureInBoundary+0x64>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d102      	bne.n	8000828 <ensureInBoundary+0x3c>
 8000822:	4b0b      	ldr	r3, [pc, #44]	; (8000850 <ensureInBoundary+0x64>)
 8000824:	2201      	movs	r2, #1
 8000826:	601a      	str	r2, [r3, #0]
	if (AUTO_YELLOW > UPPER_BOUND) AUTO_YELLOW = UPPER_BOUND;
 8000828:	4b0a      	ldr	r3, [pc, #40]	; (8000854 <ensureInBoundary+0x68>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	2bc8      	cmp	r3, #200	; 0xc8
 800082e:	d902      	bls.n	8000836 <ensureInBoundary+0x4a>
 8000830:	4b08      	ldr	r3, [pc, #32]	; (8000854 <ensureInBoundary+0x68>)
 8000832:	22c8      	movs	r2, #200	; 0xc8
 8000834:	601a      	str	r2, [r3, #0]
	if (AUTO_YELLOW < LOWER_BOUND) AUTO_YELLOW = LOWER_BOUND;
 8000836:	4b07      	ldr	r3, [pc, #28]	; (8000854 <ensureInBoundary+0x68>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	2b00      	cmp	r3, #0
 800083c:	d102      	bne.n	8000844 <ensureInBoundary+0x58>
 800083e:	4b05      	ldr	r3, [pc, #20]	; (8000854 <ensureInBoundary+0x68>)
 8000840:	2201      	movs	r2, #1
 8000842:	601a      	str	r2, [r3, #0]
}
 8000844:	bf00      	nop
 8000846:	46bd      	mov	sp, r7
 8000848:	bc80      	pop	{r7}
 800084a:	4770      	bx	lr
 800084c:	200000dc 	.word	0x200000dc
 8000850:	200000e0 	.word	0x200000e0
 8000854:	200000e4 	.word	0x200000e4

08000858 <mode2IncProcess>:

void mode2IncProcess(){
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
	AUTO_GREEN++;
 800085c:	4b0a      	ldr	r3, [pc, #40]	; (8000888 <mode2IncProcess+0x30>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	3301      	adds	r3, #1
 8000862:	4a09      	ldr	r2, [pc, #36]	; (8000888 <mode2IncProcess+0x30>)
 8000864:	6013      	str	r3, [r2, #0]
	time_buffer = AUTO_GREEN;
 8000866:	4b08      	ldr	r3, [pc, #32]	; (8000888 <mode2IncProcess+0x30>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	461a      	mov	r2, r3
 800086c:	4b07      	ldr	r3, [pc, #28]	; (800088c <mode2IncProcess+0x34>)
 800086e:	601a      	str	r2, [r3, #0]
	AUTO_RED = AUTO_GREEN + AUTO_YELLOW;
 8000870:	4b05      	ldr	r3, [pc, #20]	; (8000888 <mode2IncProcess+0x30>)
 8000872:	681a      	ldr	r2, [r3, #0]
 8000874:	4b06      	ldr	r3, [pc, #24]	; (8000890 <mode2IncProcess+0x38>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4413      	add	r3, r2
 800087a:	4a06      	ldr	r2, [pc, #24]	; (8000894 <mode2IncProcess+0x3c>)
 800087c:	6013      	str	r3, [r2, #0]
	ensureInBoundary();
 800087e:	f7ff ffb5 	bl	80007ec <ensureInBoundary>
//	MC25LC512_Write_Words(0x00C9, &AUTO_GREEN, 4);
}
 8000882:	bf00      	nop
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	200000e0 	.word	0x200000e0
 800088c:	200000c8 	.word	0x200000c8
 8000890:	200000e4 	.word	0x200000e4
 8000894:	200000dc 	.word	0x200000dc

08000898 <mode2DecProcess>:

void mode2DecProcess(){
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
	AUTO_GREEN--;
 800089c:	4b0a      	ldr	r3, [pc, #40]	; (80008c8 <mode2DecProcess+0x30>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	3b01      	subs	r3, #1
 80008a2:	4a09      	ldr	r2, [pc, #36]	; (80008c8 <mode2DecProcess+0x30>)
 80008a4:	6013      	str	r3, [r2, #0]
	time_buffer = AUTO_GREEN;
 80008a6:	4b08      	ldr	r3, [pc, #32]	; (80008c8 <mode2DecProcess+0x30>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	461a      	mov	r2, r3
 80008ac:	4b07      	ldr	r3, [pc, #28]	; (80008cc <mode2DecProcess+0x34>)
 80008ae:	601a      	str	r2, [r3, #0]
	AUTO_RED = AUTO_GREEN + AUTO_YELLOW;
 80008b0:	4b05      	ldr	r3, [pc, #20]	; (80008c8 <mode2DecProcess+0x30>)
 80008b2:	681a      	ldr	r2, [r3, #0]
 80008b4:	4b06      	ldr	r3, [pc, #24]	; (80008d0 <mode2DecProcess+0x38>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4413      	add	r3, r2
 80008ba:	4a06      	ldr	r2, [pc, #24]	; (80008d4 <mode2DecProcess+0x3c>)
 80008bc:	6013      	str	r3, [r2, #0]
	ensureInBoundary();
 80008be:	f7ff ff95 	bl	80007ec <ensureInBoundary>
//	MC25LC512_Write_Words(0x00C9, &AUTO_GREEN, 4);
}
 80008c2:	bf00      	nop
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	200000e0 	.word	0x200000e0
 80008cc:	200000c8 	.word	0x200000c8
 80008d0:	200000e4 	.word	0x200000e4
 80008d4:	200000dc 	.word	0x200000dc

080008d8 <mode3IncProcess>:

void mode3IncProcess(){
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
	AUTO_YELLOW++;
 80008dc:	4b0a      	ldr	r3, [pc, #40]	; (8000908 <mode3IncProcess+0x30>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	3301      	adds	r3, #1
 80008e2:	4a09      	ldr	r2, [pc, #36]	; (8000908 <mode3IncProcess+0x30>)
 80008e4:	6013      	str	r3, [r2, #0]
	time_buffer = AUTO_YELLOW;
 80008e6:	4b08      	ldr	r3, [pc, #32]	; (8000908 <mode3IncProcess+0x30>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	461a      	mov	r2, r3
 80008ec:	4b07      	ldr	r3, [pc, #28]	; (800090c <mode3IncProcess+0x34>)
 80008ee:	601a      	str	r2, [r3, #0]
	AUTO_RED = AUTO_GREEN + AUTO_YELLOW;
 80008f0:	4b07      	ldr	r3, [pc, #28]	; (8000910 <mode3IncProcess+0x38>)
 80008f2:	681a      	ldr	r2, [r3, #0]
 80008f4:	4b04      	ldr	r3, [pc, #16]	; (8000908 <mode3IncProcess+0x30>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4413      	add	r3, r2
 80008fa:	4a06      	ldr	r2, [pc, #24]	; (8000914 <mode3IncProcess+0x3c>)
 80008fc:	6013      	str	r3, [r2, #0]
	ensureInBoundary();
 80008fe:	f7ff ff75 	bl	80007ec <ensureInBoundary>
//	MC25LC512_Write_Words(0x10C9, &AUTO_YELLOW, 4);
}
 8000902:	bf00      	nop
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	200000e4 	.word	0x200000e4
 800090c:	200000c8 	.word	0x200000c8
 8000910:	200000e0 	.word	0x200000e0
 8000914:	200000dc 	.word	0x200000dc

08000918 <mode3DecProcess>:

void mode3DecProcess(){
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
	AUTO_YELLOW--;
 800091c:	4b0a      	ldr	r3, [pc, #40]	; (8000948 <mode3DecProcess+0x30>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	3b01      	subs	r3, #1
 8000922:	4a09      	ldr	r2, [pc, #36]	; (8000948 <mode3DecProcess+0x30>)
 8000924:	6013      	str	r3, [r2, #0]
	time_buffer = AUTO_YELLOW;
 8000926:	4b08      	ldr	r3, [pc, #32]	; (8000948 <mode3DecProcess+0x30>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	461a      	mov	r2, r3
 800092c:	4b07      	ldr	r3, [pc, #28]	; (800094c <mode3DecProcess+0x34>)
 800092e:	601a      	str	r2, [r3, #0]
	AUTO_RED = AUTO_GREEN + AUTO_YELLOW;
 8000930:	4b07      	ldr	r3, [pc, #28]	; (8000950 <mode3DecProcess+0x38>)
 8000932:	681a      	ldr	r2, [r3, #0]
 8000934:	4b04      	ldr	r3, [pc, #16]	; (8000948 <mode3DecProcess+0x30>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4413      	add	r3, r2
 800093a:	4a06      	ldr	r2, [pc, #24]	; (8000954 <mode3DecProcess+0x3c>)
 800093c:	6013      	str	r3, [r2, #0]
	ensureInBoundary();
 800093e:	f7ff ff55 	bl	80007ec <ensureInBoundary>
//	MC25LC512_Write_Words(0x10C9, &AUTO_YELLOW, 4);
}
 8000942:	bf00      	nop
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	200000e4 	.word	0x200000e4
 800094c:	200000c8 	.word	0x200000c8
 8000950:	200000e0 	.word	0x200000e0
 8000954:	200000dc 	.word	0x200000dc

08000958 <fsm_run>:

void fsm_run(void){
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
	if (mode == MODE1){
 800095c:	4b96      	ldr	r3, [pc, #600]	; (8000bb8 <fsm_run+0x260>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	2b0d      	cmp	r3, #13
 8000962:	f040 80d7 	bne.w	8000b14 <fsm_run+0x1bc>
		switch (statusAUTO){
 8000966:	4b95      	ldr	r3, [pc, #596]	; (8000bbc <fsm_run+0x264>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	2b03      	cmp	r3, #3
 800096c:	f200 80c0 	bhi.w	8000af0 <fsm_run+0x198>
 8000970:	a201      	add	r2, pc, #4	; (adr r2, 8000978 <fsm_run+0x20>)
 8000972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000976:	bf00      	nop
 8000978:	08000989 	.word	0x08000989
 800097c:	08000997 	.word	0x08000997
 8000980:	08000a31 	.word	0x08000a31
 8000984:	08000a95 	.word	0x08000a95
			case INIT:
				statusAUTO = STATE_RED;
 8000988:	4b8c      	ldr	r3, [pc, #560]	; (8000bbc <fsm_run+0x264>)
 800098a:	2201      	movs	r2, #1
 800098c:	601a      	str	r2, [r3, #0]
				setTimer2(1);
 800098e:	2001      	movs	r0, #1
 8000990:	f000 fda2 	bl	80014d8 <setTimer2>
				break;
 8000994:	e0b3      	b.n	8000afe <fsm_run+0x1a6>
			case STATE_RED:
				state_buffer[0] = STATE_RED;
 8000996:	4b8a      	ldr	r3, [pc, #552]	; (8000bc0 <fsm_run+0x268>)
 8000998:	2201      	movs	r2, #1
 800099a:	601a      	str	r2, [r3, #0]
				if (timer2_flag == 1){
 800099c:	4b89      	ldr	r3, [pc, #548]	; (8000bc4 <fsm_run+0x26c>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	f040 80a7 	bne.w	8000af4 <fsm_run+0x19c>
					if (counterRed > AUTO_YELLOW){
 80009a6:	4b88      	ldr	r3, [pc, #544]	; (8000bc8 <fsm_run+0x270>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	461a      	mov	r2, r3
 80009ac:	4b87      	ldr	r3, [pc, #540]	; (8000bcc <fsm_run+0x274>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	429a      	cmp	r2, r3
 80009b2:	d916      	bls.n	80009e2 <fsm_run+0x8a>
						state_buffer[1] = STATE_GREEN;
 80009b4:	4b82      	ldr	r3, [pc, #520]	; (8000bc0 <fsm_run+0x268>)
 80009b6:	2202      	movs	r2, #2
 80009b8:	605a      	str	r2, [r3, #4]
						enableLedPannel(1);
 80009ba:	2001      	movs	r0, #1
 80009bc:	f000 fb1a 	bl	8000ff4 <enableLedPannel>
						HAL_GPIO_WritePin(BUZZER_GPIO_Port,BUZZER_Pin,RESET);
 80009c0:	2200      	movs	r2, #0
 80009c2:	2120      	movs	r1, #32
 80009c4:	4882      	ldr	r0, [pc, #520]	; (8000bd0 <fsm_run+0x278>)
 80009c6:	f001 fd7d 	bl	80024c4 <HAL_GPIO_WritePin>
						num_buffer[0] = counterRed;
 80009ca:	4b7f      	ldr	r3, [pc, #508]	; (8000bc8 <fsm_run+0x270>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4a81      	ldr	r2, [pc, #516]	; (8000bd4 <fsm_run+0x27c>)
 80009d0:	6013      	str	r3, [r2, #0]
						num_buffer[1] = counterRed - counterYellow;
 80009d2:	4b7d      	ldr	r3, [pc, #500]	; (8000bc8 <fsm_run+0x270>)
 80009d4:	681a      	ldr	r2, [r3, #0]
 80009d6:	4b80      	ldr	r3, [pc, #512]	; (8000bd8 <fsm_run+0x280>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	1ad3      	subs	r3, r2, r3
 80009dc:	4a7d      	ldr	r2, [pc, #500]	; (8000bd4 <fsm_run+0x27c>)
 80009de:	6053      	str	r3, [r2, #4]
 80009e0:	e011      	b.n	8000a06 <fsm_run+0xae>
					}
					else{
						state_buffer[1] = STATE_YELLOW;
 80009e2:	4b77      	ldr	r3, [pc, #476]	; (8000bc0 <fsm_run+0x268>)
 80009e4:	2203      	movs	r2, #3
 80009e6:	605a      	str	r2, [r3, #4]
						enableLedPannel(2);
 80009e8:	2002      	movs	r0, #2
 80009ea:	f000 fb03 	bl	8000ff4 <enableLedPannel>
						HAL_GPIO_TogglePin(BUZZER_GPIO_Port,BUZZER_Pin);
 80009ee:	2120      	movs	r1, #32
 80009f0:	4877      	ldr	r0, [pc, #476]	; (8000bd0 <fsm_run+0x278>)
 80009f2:	f001 fd7f 	bl	80024f4 <HAL_GPIO_TogglePin>
						num_buffer[0] = counterRed;
 80009f6:	4b74      	ldr	r3, [pc, #464]	; (8000bc8 <fsm_run+0x270>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4a76      	ldr	r2, [pc, #472]	; (8000bd4 <fsm_run+0x27c>)
 80009fc:	6013      	str	r3, [r2, #0]
						num_buffer[1] = counterRed;
 80009fe:	4b72      	ldr	r3, [pc, #456]	; (8000bc8 <fsm_run+0x270>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4a74      	ldr	r2, [pc, #464]	; (8000bd4 <fsm_run+0x27c>)
 8000a04:	6053      	str	r3, [r2, #4]
					}
					counterRed--;
 8000a06:	4b70      	ldr	r3, [pc, #448]	; (8000bc8 <fsm_run+0x270>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	3b01      	subs	r3, #1
 8000a0c:	4a6e      	ldr	r2, [pc, #440]	; (8000bc8 <fsm_run+0x270>)
 8000a0e:	6013      	str	r3, [r2, #0]
					if (counterRed == INIT){
 8000a10:	4b6d      	ldr	r3, [pc, #436]	; (8000bc8 <fsm_run+0x270>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d107      	bne.n	8000a28 <fsm_run+0xd0>
						counterRed = AUTO_RED;
 8000a18:	4b70      	ldr	r3, [pc, #448]	; (8000bdc <fsm_run+0x284>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	4b6a      	ldr	r3, [pc, #424]	; (8000bc8 <fsm_run+0x270>)
 8000a20:	601a      	str	r2, [r3, #0]
						statusAUTO = STATE_GREEN;
 8000a22:	4b66      	ldr	r3, [pc, #408]	; (8000bbc <fsm_run+0x264>)
 8000a24:	2202      	movs	r2, #2
 8000a26:	601a      	str	r2, [r3, #0]
					}
					setTimer2(100);
 8000a28:	2064      	movs	r0, #100	; 0x64
 8000a2a:	f000 fd55 	bl	80014d8 <setTimer2>
				}
				break;
 8000a2e:	e061      	b.n	8000af4 <fsm_run+0x19c>
			case STATE_GREEN:
				state_buffer[0] = STATE_GREEN;
 8000a30:	4b63      	ldr	r3, [pc, #396]	; (8000bc0 <fsm_run+0x268>)
 8000a32:	2202      	movs	r2, #2
 8000a34:	601a      	str	r2, [r3, #0]
				state_buffer[1] = STATE_RED;
 8000a36:	4b62      	ldr	r3, [pc, #392]	; (8000bc0 <fsm_run+0x268>)
 8000a38:	2201      	movs	r2, #1
 8000a3a:	605a      	str	r2, [r3, #4]
				if (timer2_flag == 1){
 8000a3c:	4b61      	ldr	r3, [pc, #388]	; (8000bc4 <fsm_run+0x26c>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	2b01      	cmp	r3, #1
 8000a42:	d159      	bne.n	8000af8 <fsm_run+0x1a0>
					enableLedPannel(3);
 8000a44:	2003      	movs	r0, #3
 8000a46:	f000 fad5 	bl	8000ff4 <enableLedPannel>
					HAL_GPIO_WritePin(BUZZER_GPIO_Port,BUZZER_Pin,RESET);
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	2120      	movs	r1, #32
 8000a4e:	4860      	ldr	r0, [pc, #384]	; (8000bd0 <fsm_run+0x278>)
 8000a50:	f001 fd38 	bl	80024c4 <HAL_GPIO_WritePin>
					num_buffer[0] = counterGreen;
 8000a54:	4b62      	ldr	r3, [pc, #392]	; (8000be0 <fsm_run+0x288>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a5e      	ldr	r2, [pc, #376]	; (8000bd4 <fsm_run+0x27c>)
 8000a5a:	6013      	str	r3, [r2, #0]
					num_buffer[1] = counterGreen + counterYellow;
 8000a5c:	4b60      	ldr	r3, [pc, #384]	; (8000be0 <fsm_run+0x288>)
 8000a5e:	681a      	ldr	r2, [r3, #0]
 8000a60:	4b5d      	ldr	r3, [pc, #372]	; (8000bd8 <fsm_run+0x280>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4413      	add	r3, r2
 8000a66:	4a5b      	ldr	r2, [pc, #364]	; (8000bd4 <fsm_run+0x27c>)
 8000a68:	6053      	str	r3, [r2, #4]
					counterGreen--;
 8000a6a:	4b5d      	ldr	r3, [pc, #372]	; (8000be0 <fsm_run+0x288>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	3b01      	subs	r3, #1
 8000a70:	4a5b      	ldr	r2, [pc, #364]	; (8000be0 <fsm_run+0x288>)
 8000a72:	6013      	str	r3, [r2, #0]
					if (counterGreen == INIT){
 8000a74:	4b5a      	ldr	r3, [pc, #360]	; (8000be0 <fsm_run+0x288>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d107      	bne.n	8000a8c <fsm_run+0x134>
						counterGreen = AUTO_GREEN;
 8000a7c:	4b59      	ldr	r3, [pc, #356]	; (8000be4 <fsm_run+0x28c>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	461a      	mov	r2, r3
 8000a82:	4b57      	ldr	r3, [pc, #348]	; (8000be0 <fsm_run+0x288>)
 8000a84:	601a      	str	r2, [r3, #0]
						statusAUTO = STATE_YELLOW;
 8000a86:	4b4d      	ldr	r3, [pc, #308]	; (8000bbc <fsm_run+0x264>)
 8000a88:	2203      	movs	r2, #3
 8000a8a:	601a      	str	r2, [r3, #0]
					}
					setTimer2(100);
 8000a8c:	2064      	movs	r0, #100	; 0x64
 8000a8e:	f000 fd23 	bl	80014d8 <setTimer2>
				}
				break;
 8000a92:	e031      	b.n	8000af8 <fsm_run+0x1a0>
			case STATE_YELLOW:
				state_buffer[0] = STATE_YELLOW;
 8000a94:	4b4a      	ldr	r3, [pc, #296]	; (8000bc0 <fsm_run+0x268>)
 8000a96:	2203      	movs	r2, #3
 8000a98:	601a      	str	r2, [r3, #0]
				state_buffer[1] = STATE_RED;
 8000a9a:	4b49      	ldr	r3, [pc, #292]	; (8000bc0 <fsm_run+0x268>)
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	605a      	str	r2, [r3, #4]
				if (timer2_flag == 1){
 8000aa0:	4b48      	ldr	r3, [pc, #288]	; (8000bc4 <fsm_run+0x26c>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	2b01      	cmp	r3, #1
 8000aa6:	d129      	bne.n	8000afc <fsm_run+0x1a4>
					enableLedPannel(4);
 8000aa8:	2004      	movs	r0, #4
 8000aaa:	f000 faa3 	bl	8000ff4 <enableLedPannel>
					HAL_GPIO_TogglePin(BUZZER_GPIO_Port,BUZZER_Pin);
 8000aae:	2120      	movs	r1, #32
 8000ab0:	4847      	ldr	r0, [pc, #284]	; (8000bd0 <fsm_run+0x278>)
 8000ab2:	f001 fd1f 	bl	80024f4 <HAL_GPIO_TogglePin>
					num_buffer[0] = counterYellow;
 8000ab6:	4b48      	ldr	r3, [pc, #288]	; (8000bd8 <fsm_run+0x280>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	4a46      	ldr	r2, [pc, #280]	; (8000bd4 <fsm_run+0x27c>)
 8000abc:	6013      	str	r3, [r2, #0]
					num_buffer[1] = counterYellow;
 8000abe:	4b46      	ldr	r3, [pc, #280]	; (8000bd8 <fsm_run+0x280>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	4a44      	ldr	r2, [pc, #272]	; (8000bd4 <fsm_run+0x27c>)
 8000ac4:	6053      	str	r3, [r2, #4]
					counterYellow--;
 8000ac6:	4b44      	ldr	r3, [pc, #272]	; (8000bd8 <fsm_run+0x280>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	3b01      	subs	r3, #1
 8000acc:	4a42      	ldr	r2, [pc, #264]	; (8000bd8 <fsm_run+0x280>)
 8000ace:	6013      	str	r3, [r2, #0]
					if (counterYellow == INIT){
 8000ad0:	4b41      	ldr	r3, [pc, #260]	; (8000bd8 <fsm_run+0x280>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d107      	bne.n	8000ae8 <fsm_run+0x190>
						counterYellow = AUTO_YELLOW;
 8000ad8:	4b3c      	ldr	r3, [pc, #240]	; (8000bcc <fsm_run+0x274>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	461a      	mov	r2, r3
 8000ade:	4b3e      	ldr	r3, [pc, #248]	; (8000bd8 <fsm_run+0x280>)
 8000ae0:	601a      	str	r2, [r3, #0]
						statusAUTO = STATE_RED;
 8000ae2:	4b36      	ldr	r3, [pc, #216]	; (8000bbc <fsm_run+0x264>)
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	601a      	str	r2, [r3, #0]
					}
					setTimer2(100);
 8000ae8:	2064      	movs	r0, #100	; 0x64
 8000aea:	f000 fcf5 	bl	80014d8 <setTimer2>
				}
				break;
 8000aee:	e005      	b.n	8000afc <fsm_run+0x1a4>
			default:
				break;
 8000af0:	bf00      	nop
 8000af2:	e004      	b.n	8000afe <fsm_run+0x1a6>
				break;
 8000af4:	bf00      	nop
 8000af6:	e002      	b.n	8000afe <fsm_run+0x1a6>
				break;
 8000af8:	bf00      	nop
 8000afa:	e000      	b.n	8000afe <fsm_run+0x1a6>
				break;
 8000afc:	bf00      	nop
		}
		displayNum(num_buffer[0], num_buffer[1], state_buffer[0], state_buffer[1]);
 8000afe:	4b35      	ldr	r3, [pc, #212]	; (8000bd4 <fsm_run+0x27c>)
 8000b00:	6818      	ldr	r0, [r3, #0]
 8000b02:	4b34      	ldr	r3, [pc, #208]	; (8000bd4 <fsm_run+0x27c>)
 8000b04:	6859      	ldr	r1, [r3, #4]
 8000b06:	4b2e      	ldr	r3, [pc, #184]	; (8000bc0 <fsm_run+0x268>)
 8000b08:	681a      	ldr	r2, [r3, #0]
 8000b0a:	4b2d      	ldr	r3, [pc, #180]	; (8000bc0 <fsm_run+0x268>)
 8000b0c:	685b      	ldr	r3, [r3, #4]
 8000b0e:	f7ff fdc7 	bl	80006a0 <displayNum>
 8000b12:	e0c9      	b.n	8000ca8 <fsm_run+0x350>
	}

	else if (mode == MODE2){
 8000b14:	4b28      	ldr	r3, [pc, #160]	; (8000bb8 <fsm_run+0x260>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	2b0e      	cmp	r3, #14
 8000b1a:	d16d      	bne.n	8000bf8 <fsm_run+0x2a0>
		HAL_GPIO_TogglePin(RED_LED_GPIO_Port, RED_LED_Pin);
 8000b1c:	2104      	movs	r1, #4
 8000b1e:	482c      	ldr	r0, [pc, #176]	; (8000bd0 <fsm_run+0x278>)
 8000b20:	f001 fce8 	bl	80024f4 <HAL_GPIO_TogglePin>
		mode_buffer = MODE2;
 8000b24:	4b30      	ldr	r3, [pc, #192]	; (8000be8 <fsm_run+0x290>)
 8000b26:	220e      	movs	r2, #14
 8000b28:	601a      	str	r2, [r3, #0]
		time_buffer = AUTO_GREEN;
 8000b2a:	4b2e      	ldr	r3, [pc, #184]	; (8000be4 <fsm_run+0x28c>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	461a      	mov	r2, r3
 8000b30:	4b2e      	ldr	r3, [pc, #184]	; (8000bec <fsm_run+0x294>)
 8000b32:	601a      	str	r2, [r3, #0]
		enableLedPannel(5);
 8000b34:	2005      	movs	r0, #5
 8000b36:	f000 fa5d 	bl	8000ff4 <enableLedPannel>
		switch (statusMODE2){
 8000b3a:	4b2d      	ldr	r3, [pc, #180]	; (8000bf0 <fsm_run+0x298>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	2b08      	cmp	r3, #8
 8000b40:	d82f      	bhi.n	8000ba2 <fsm_run+0x24a>
 8000b42:	a201      	add	r2, pc, #4	; (adr r2, 8000b48 <fsm_run+0x1f0>)
 8000b44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b48:	08000b6d 	.word	0x08000b6d
 8000b4c:	08000ba3 	.word	0x08000ba3
 8000b50:	08000ba3 	.word	0x08000ba3
 8000b54:	08000ba3 	.word	0x08000ba3
 8000b58:	08000ba3 	.word	0x08000ba3
 8000b5c:	08000ba3 	.word	0x08000ba3
 8000b60:	08000b73 	.word	0x08000b73
 8000b64:	08000b85 	.word	0x08000b85
 8000b68:	08000b97 	.word	0x08000b97
			case INIT:
				ensureInBoundary();
 8000b6c:	f7ff fe3e 	bl	80007ec <ensureInBoundary>
				break;
 8000b70:	e018      	b.n	8000ba4 <fsm_run+0x24c>
			case INCREASE:
				mode2IncProcess();
 8000b72:	f7ff fe71 	bl	8000858 <mode2IncProcess>
				statusMODE2=INIT;
 8000b76:	4b1e      	ldr	r3, [pc, #120]	; (8000bf0 <fsm_run+0x298>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
				cmd_flag = UNDEF;
 8000b7c:	4b1d      	ldr	r3, [pc, #116]	; (8000bf4 <fsm_run+0x29c>)
 8000b7e:	220e      	movs	r2, #14
 8000b80:	701a      	strb	r2, [r3, #0]
				break;
 8000b82:	e00f      	b.n	8000ba4 <fsm_run+0x24c>
			case DECREASE:
				mode2DecProcess();
 8000b84:	f7ff fe88 	bl	8000898 <mode2DecProcess>
				statusMODE2=INIT;
 8000b88:	4b19      	ldr	r3, [pc, #100]	; (8000bf0 <fsm_run+0x298>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	601a      	str	r2, [r3, #0]
				cmd_flag = UNDEF;
 8000b8e:	4b19      	ldr	r3, [pc, #100]	; (8000bf4 <fsm_run+0x29c>)
 8000b90:	220e      	movs	r2, #14
 8000b92:	701a      	strb	r2, [r3, #0]
				break;
 8000b94:	e006      	b.n	8000ba4 <fsm_run+0x24c>
			case SAVE:
				mode = MODE1;
 8000b96:	4b08      	ldr	r3, [pc, #32]	; (8000bb8 <fsm_run+0x260>)
 8000b98:	220d      	movs	r2, #13
 8000b9a:	601a      	str	r2, [r3, #0]
				//Auto_GREEN -> EPROM
//				MC25LC512_Write_Words(0x00C9, &AUTO_GREEN, 4);
				initVar();
 8000b9c:	f000 f8ae 	bl	8000cfc <initVar>
				break;
 8000ba0:	e000      	b.n	8000ba4 <fsm_run+0x24c>
			default:
				break;
 8000ba2:	bf00      	nop
		}
		displayInMode(mode_buffer, time_buffer);
 8000ba4:	4b10      	ldr	r3, [pc, #64]	; (8000be8 <fsm_run+0x290>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a10      	ldr	r2, [pc, #64]	; (8000bec <fsm_run+0x294>)
 8000baa:	6812      	ldr	r2, [r2, #0]
 8000bac:	4611      	mov	r1, r2
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f7ff fde0 	bl	8000774 <displayInMode>
 8000bb4:	e078      	b.n	8000ca8 <fsm_run+0x350>
 8000bb6:	bf00      	nop
 8000bb8:	200000cc 	.word	0x200000cc
 8000bbc:	200000d0 	.word	0x200000d0
 8000bc0:	200000bc 	.word	0x200000bc
 8000bc4:	20000238 	.word	0x20000238
 8000bc8:	200000e8 	.word	0x200000e8
 8000bcc:	200000e4 	.word	0x200000e4
 8000bd0:	40010c00 	.word	0x40010c00
 8000bd4:	200000b4 	.word	0x200000b4
 8000bd8:	200000f0 	.word	0x200000f0
 8000bdc:	200000dc 	.word	0x200000dc
 8000be0:	200000ec 	.word	0x200000ec
 8000be4:	200000e0 	.word	0x200000e0
 8000be8:	200000c4 	.word	0x200000c4
 8000bec:	200000c8 	.word	0x200000c8
 8000bf0:	200000d4 	.word	0x200000d4
 8000bf4:	2000001d 	.word	0x2000001d
	}

	else if (mode == MODE3){
 8000bf8:	4b2c      	ldr	r3, [pc, #176]	; (8000cac <fsm_run+0x354>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	2b0f      	cmp	r3, #15
 8000bfe:	d152      	bne.n	8000ca6 <fsm_run+0x34e>
		HAL_GPIO_TogglePin(RED_LED_GPIO_Port, RED_LED_Pin);
 8000c00:	2104      	movs	r1, #4
 8000c02:	482b      	ldr	r0, [pc, #172]	; (8000cb0 <fsm_run+0x358>)
 8000c04:	f001 fc76 	bl	80024f4 <HAL_GPIO_TogglePin>
		mode_buffer = MODE3;
 8000c08:	4b2a      	ldr	r3, [pc, #168]	; (8000cb4 <fsm_run+0x35c>)
 8000c0a:	220f      	movs	r2, #15
 8000c0c:	601a      	str	r2, [r3, #0]
		time_buffer = AUTO_YELLOW;
 8000c0e:	4b2a      	ldr	r3, [pc, #168]	; (8000cb8 <fsm_run+0x360>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	461a      	mov	r2, r3
 8000c14:	4b29      	ldr	r3, [pc, #164]	; (8000cbc <fsm_run+0x364>)
 8000c16:	601a      	str	r2, [r3, #0]
		enableLedPannel(6);
 8000c18:	2006      	movs	r0, #6
 8000c1a:	f000 f9eb 	bl	8000ff4 <enableLedPannel>
		switch (statusMODE3){
 8000c1e:	4b28      	ldr	r3, [pc, #160]	; (8000cc0 <fsm_run+0x368>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	2b08      	cmp	r3, #8
 8000c24:	d835      	bhi.n	8000c92 <fsm_run+0x33a>
 8000c26:	a201      	add	r2, pc, #4	; (adr r2, 8000c2c <fsm_run+0x2d4>)
 8000c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c2c:	08000c51 	.word	0x08000c51
 8000c30:	08000c93 	.word	0x08000c93
 8000c34:	08000c93 	.word	0x08000c93
 8000c38:	08000c93 	.word	0x08000c93
 8000c3c:	08000c93 	.word	0x08000c93
 8000c40:	08000c93 	.word	0x08000c93
 8000c44:	08000c57 	.word	0x08000c57
 8000c48:	08000c6f 	.word	0x08000c6f
 8000c4c:	08000c87 	.word	0x08000c87
			case INIT:
				ensureInBoundary();
 8000c50:	f7ff fdcc 	bl	80007ec <ensureInBoundary>
				break;
 8000c54:	e01e      	b.n	8000c94 <fsm_run+0x33c>
			case INCREASE:
				mode3IncProcess();
 8000c56:	f7ff fe3f 	bl	80008d8 <mode3IncProcess>
				statusMODE3=INIT;
 8000c5a:	4b19      	ldr	r3, [pc, #100]	; (8000cc0 <fsm_run+0x368>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
				cmd_flag = MODE3;
 8000c60:	4b18      	ldr	r3, [pc, #96]	; (8000cc4 <fsm_run+0x36c>)
 8000c62:	220f      	movs	r2, #15
 8000c64:	701a      	strb	r2, [r3, #0]
				mode = MODE3;
 8000c66:	4b11      	ldr	r3, [pc, #68]	; (8000cac <fsm_run+0x354>)
 8000c68:	220f      	movs	r2, #15
 8000c6a:	601a      	str	r2, [r3, #0]
				break;
 8000c6c:	e012      	b.n	8000c94 <fsm_run+0x33c>
			case DECREASE:
				mode3DecProcess();
 8000c6e:	f7ff fe53 	bl	8000918 <mode3DecProcess>
				statusMODE3=INIT;
 8000c72:	4b13      	ldr	r3, [pc, #76]	; (8000cc0 <fsm_run+0x368>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	601a      	str	r2, [r3, #0]
				cmd_flag = MODE3;
 8000c78:	4b12      	ldr	r3, [pc, #72]	; (8000cc4 <fsm_run+0x36c>)
 8000c7a:	220f      	movs	r2, #15
 8000c7c:	701a      	strb	r2, [r3, #0]
				mode = MODE3;
 8000c7e:	4b0b      	ldr	r3, [pc, #44]	; (8000cac <fsm_run+0x354>)
 8000c80:	220f      	movs	r2, #15
 8000c82:	601a      	str	r2, [r3, #0]
				break;
 8000c84:	e006      	b.n	8000c94 <fsm_run+0x33c>
			case SAVE:
				mode = MODE1;
 8000c86:	4b09      	ldr	r3, [pc, #36]	; (8000cac <fsm_run+0x354>)
 8000c88:	220d      	movs	r2, #13
 8000c8a:	601a      	str	r2, [r3, #0]
//				MC25LC512_Write_Words(0x10C9, &AUTO_YELLOW, 4);
				initVar();
 8000c8c:	f000 f836 	bl	8000cfc <initVar>
				break;
 8000c90:	e000      	b.n	8000c94 <fsm_run+0x33c>
			default:
				break;
 8000c92:	bf00      	nop
		}
		displayInMode(mode_buffer, time_buffer);
 8000c94:	4b07      	ldr	r3, [pc, #28]	; (8000cb4 <fsm_run+0x35c>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a08      	ldr	r2, [pc, #32]	; (8000cbc <fsm_run+0x364>)
 8000c9a:	6812      	ldr	r2, [r2, #0]
 8000c9c:	4611      	mov	r1, r2
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f7ff fd68 	bl	8000774 <displayInMode>
 8000ca4:	e000      	b.n	8000ca8 <fsm_run+0x350>
	}

	else return;
 8000ca6:	bf00      	nop
}
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	200000cc 	.word	0x200000cc
 8000cb0:	40010c00 	.word	0x40010c00
 8000cb4:	200000c4 	.word	0x200000c4
 8000cb8:	200000e4 	.word	0x200000e4
 8000cbc:	200000c8 	.word	0x200000c8
 8000cc0:	200000d8 	.word	0x200000d8
 8000cc4:	2000001d 	.word	0x2000001d

08000cc8 <initWaitingTime>:
uint32_t AUTO_YELLOW = 0;
int counterRed = 0;
int counterGreen = 0;
int counterYellow = 0;

void initWaitingTime(void){
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
	AUTO_GREEN = 18;
 8000ccc:	4b08      	ldr	r3, [pc, #32]	; (8000cf0 <initWaitingTime+0x28>)
 8000cce:	2212      	movs	r2, #18
 8000cd0:	601a      	str	r2, [r3, #0]
	AUTO_YELLOW = 7;
 8000cd2:	4b08      	ldr	r3, [pc, #32]	; (8000cf4 <initWaitingTime+0x2c>)
 8000cd4:	2207      	movs	r2, #7
 8000cd6:	601a      	str	r2, [r3, #0]
//	MC25LC512_Read_Words(0x00C9, &AUTO_GREEN, 1);
//	MC25LC512_Read_Words(0x10C9, &AUTO_YELLOW, 1);
	AUTO_RED = AUTO_GREEN + AUTO_YELLOW;
 8000cd8:	4b05      	ldr	r3, [pc, #20]	; (8000cf0 <initWaitingTime+0x28>)
 8000cda:	681a      	ldr	r2, [r3, #0]
 8000cdc:	4b05      	ldr	r3, [pc, #20]	; (8000cf4 <initWaitingTime+0x2c>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4413      	add	r3, r2
 8000ce2:	4a05      	ldr	r2, [pc, #20]	; (8000cf8 <initWaitingTime+0x30>)
 8000ce4:	6013      	str	r3, [r2, #0]
}
 8000ce6:	bf00      	nop
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bc80      	pop	{r7}
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	200000e0 	.word	0x200000e0
 8000cf4:	200000e4 	.word	0x200000e4
 8000cf8:	200000dc 	.word	0x200000dc

08000cfc <initVar>:

void initVar(void){
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
	mode = MODE1;
 8000d00:	4b0f      	ldr	r3, [pc, #60]	; (8000d40 <initVar+0x44>)
 8000d02:	220d      	movs	r2, #13
 8000d04:	601a      	str	r2, [r3, #0]

	statusAUTO = INIT;
 8000d06:	4b0f      	ldr	r3, [pc, #60]	; (8000d44 <initVar+0x48>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	601a      	str	r2, [r3, #0]

	statusMODE2 = INIT;
 8000d0c:	4b0e      	ldr	r3, [pc, #56]	; (8000d48 <initVar+0x4c>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	601a      	str	r2, [r3, #0]

	statusMODE3 = INIT;
 8000d12:	4b0e      	ldr	r3, [pc, #56]	; (8000d4c <initVar+0x50>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	601a      	str	r2, [r3, #0]

//	initWaitingTime();

	counterRed = AUTO_RED;
 8000d18:	4b0d      	ldr	r3, [pc, #52]	; (8000d50 <initVar+0x54>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	4b0d      	ldr	r3, [pc, #52]	; (8000d54 <initVar+0x58>)
 8000d20:	601a      	str	r2, [r3, #0]
	counterGreen = AUTO_GREEN;
 8000d22:	4b0d      	ldr	r3, [pc, #52]	; (8000d58 <initVar+0x5c>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	461a      	mov	r2, r3
 8000d28:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <initVar+0x60>)
 8000d2a:	601a      	str	r2, [r3, #0]
	counterYellow = AUTO_YELLOW;
 8000d2c:	4b0c      	ldr	r3, [pc, #48]	; (8000d60 <initVar+0x64>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	461a      	mov	r2, r3
 8000d32:	4b0c      	ldr	r3, [pc, #48]	; (8000d64 <initVar+0x68>)
 8000d34:	601a      	str	r2, [r3, #0]
}
 8000d36:	bf00      	nop
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bc80      	pop	{r7}
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	200000cc 	.word	0x200000cc
 8000d44:	200000d0 	.word	0x200000d0
 8000d48:	200000d4 	.word	0x200000d4
 8000d4c:	200000d8 	.word	0x200000d8
 8000d50:	200000dc 	.word	0x200000dc
 8000d54:	200000e8 	.word	0x200000e8
 8000d58:	200000e0 	.word	0x200000e0
 8000d5c:	200000ec 	.word	0x200000ec
 8000d60:	200000e4 	.word	0x200000e4
 8000d64:	200000f0 	.word	0x200000f0

08000d68 <latchEnable>:
 *      Author: Admin
 */

#include "led_pannel.h"

void latchEnable (void){
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_LE_GPIO_Port, LED_LE_Pin, RESET);
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2110      	movs	r1, #16
 8000d70:	4802      	ldr	r0, [pc, #8]	; (8000d7c <latchEnable+0x14>)
 8000d72:	f001 fba7 	bl	80024c4 <HAL_GPIO_WritePin>
}
 8000d76:	bf00      	nop
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	40011000 	.word	0x40011000

08000d80 <latchDisable>:

void latchDisable (void){
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_LE_GPIO_Port, LED_LE_Pin, SET);
 8000d84:	2201      	movs	r2, #1
 8000d86:	2110      	movs	r1, #16
 8000d88:	4802      	ldr	r0, [pc, #8]	; (8000d94 <latchDisable+0x14>)
 8000d8a:	f001 fb9b 	bl	80024c4 <HAL_GPIO_WritePin>
}
 8000d8e:	bf00      	nop
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	40011000 	.word	0x40011000

08000d98 <outputEnable>:

void outputEnable (void){
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_OE_GPIO_Port, LED_OE_Pin, SET);
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	2120      	movs	r1, #32
 8000da0:	4802      	ldr	r0, [pc, #8]	; (8000dac <outputEnable+0x14>)
 8000da2:	f001 fb8f 	bl	80024c4 <HAL_GPIO_WritePin>
}
 8000da6:	bf00      	nop
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	40011000 	.word	0x40011000

08000db0 <clockON>:

void outputDisable (void){
	HAL_GPIO_WritePin(LED_OE_GPIO_Port, LED_OE_Pin, RESET);
}

void clockON (void){
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_SCK_GPIO_Port, LED_SCK_Pin, RESET);
 8000db4:	2200      	movs	r2, #0
 8000db6:	2108      	movs	r1, #8
 8000db8:	4802      	ldr	r0, [pc, #8]	; (8000dc4 <clockON+0x14>)
 8000dba:	f001 fb83 	bl	80024c4 <HAL_GPIO_WritePin>
}
 8000dbe:	bf00      	nop
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	40011000 	.word	0x40011000

08000dc8 <clockOFF>:

void clockOFF (void){
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_SCK_GPIO_Port, LED_SCK_Pin, SET);
 8000dcc:	2201      	movs	r2, #1
 8000dce:	2108      	movs	r1, #8
 8000dd0:	4802      	ldr	r0, [pc, #8]	; (8000ddc <clockOFF+0x14>)
 8000dd2:	f001 fb77 	bl	80024c4 <HAL_GPIO_WritePin>
}
 8000dd6:	bf00      	nop
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	40011000 	.word	0x40011000

08000de0 <dataOUT>:

void dataOUT (GPIO_PinState state){
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	4603      	mov	r3, r0
 8000de8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LED_SDI_GPIO_Port, LED_SDI_Pin, state);
 8000dea:	79fb      	ldrb	r3, [r7, #7]
 8000dec:	461a      	mov	r2, r3
 8000dee:	2140      	movs	r1, #64	; 0x40
 8000df0:	4803      	ldr	r0, [pc, #12]	; (8000e00 <dataOUT+0x20>)
 8000df2:	f001 fb67 	bl	80024c4 <HAL_GPIO_WritePin>
}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	40011000 	.word	0x40011000

08000e04 <getBitValue>:

uint8_t getBitValue (uint32_t data, uint32_t index){
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	6039      	str	r1, [r7, #0]
	data = (data >> index) & 0x01;
 8000e0e:	687a      	ldr	r2, [r7, #4]
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	fa22 f303 	lsr.w	r3, r2, r3
 8000e16:	f003 0301 	and.w	r3, r3, #1
 8000e1a:	607b      	str	r3, [r7, #4]
	return data;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	b2db      	uxtb	r3, r3
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bc80      	pop	{r7}
 8000e28:	4770      	bx	lr
	...

08000e2c <ledDisplay1>:


uint32_t data[6] = {0x40800, 0x40300, 0x21000, 0x0D000, 0x20800, 0x0C300};

void ledDisplay1 (void){	//red1 + green2
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
	uint8_t i;
	uint32_t temp1 = data[0];
 8000e32:	4b10      	ldr	r3, [pc, #64]	; (8000e74 <ledDisplay1+0x48>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	603b      	str	r3, [r7, #0]
	latchDisable();
 8000e38:	f7ff ffa2 	bl	8000d80 <latchDisable>
	for(i = 0; i < 20; i++){
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	71fb      	strb	r3, [r7, #7]
 8000e40:	e00f      	b.n	8000e62 <ledDisplay1+0x36>
		clockOFF();
 8000e42:	f7ff ffc1 	bl	8000dc8 <clockOFF>
		dataOUT(getBitValue(temp1, i));
 8000e46:	79fb      	ldrb	r3, [r7, #7]
 8000e48:	4619      	mov	r1, r3
 8000e4a:	6838      	ldr	r0, [r7, #0]
 8000e4c:	f7ff ffda 	bl	8000e04 <getBitValue>
 8000e50:	4603      	mov	r3, r0
 8000e52:	4618      	mov	r0, r3
 8000e54:	f7ff ffc4 	bl	8000de0 <dataOUT>
		clockON();
 8000e58:	f7ff ffaa 	bl	8000db0 <clockON>
	for(i = 0; i < 20; i++){
 8000e5c:	79fb      	ldrb	r3, [r7, #7]
 8000e5e:	3301      	adds	r3, #1
 8000e60:	71fb      	strb	r3, [r7, #7]
 8000e62:	79fb      	ldrb	r3, [r7, #7]
 8000e64:	2b13      	cmp	r3, #19
 8000e66:	d9ec      	bls.n	8000e42 <ledDisplay1+0x16>
	}
	latchEnable();
 8000e68:	f7ff ff7e 	bl	8000d68 <latchEnable>
}
 8000e6c:	bf00      	nop
 8000e6e:	3708      	adds	r7, #8
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	20000000 	.word	0x20000000

08000e78 <ledDisplay2>:

void ledDisplay2 (void){	//red1 + yellow2
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
	uint8_t i;
	uint32_t temp1 = data[1];
 8000e7e:	4b10      	ldr	r3, [pc, #64]	; (8000ec0 <ledDisplay2+0x48>)
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	603b      	str	r3, [r7, #0]
	latchDisable();
 8000e84:	f7ff ff7c 	bl	8000d80 <latchDisable>
	for(i = 0; i < 20; i++){
 8000e88:	2300      	movs	r3, #0
 8000e8a:	71fb      	strb	r3, [r7, #7]
 8000e8c:	e00f      	b.n	8000eae <ledDisplay2+0x36>
		clockOFF();
 8000e8e:	f7ff ff9b 	bl	8000dc8 <clockOFF>
		dataOUT(getBitValue(temp1, i));
 8000e92:	79fb      	ldrb	r3, [r7, #7]
 8000e94:	4619      	mov	r1, r3
 8000e96:	6838      	ldr	r0, [r7, #0]
 8000e98:	f7ff ffb4 	bl	8000e04 <getBitValue>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f7ff ff9e 	bl	8000de0 <dataOUT>
		clockON();
 8000ea4:	f7ff ff84 	bl	8000db0 <clockON>
	for(i = 0; i < 20; i++){
 8000ea8:	79fb      	ldrb	r3, [r7, #7]
 8000eaa:	3301      	adds	r3, #1
 8000eac:	71fb      	strb	r3, [r7, #7]
 8000eae:	79fb      	ldrb	r3, [r7, #7]
 8000eb0:	2b13      	cmp	r3, #19
 8000eb2:	d9ec      	bls.n	8000e8e <ledDisplay2+0x16>
	}
	latchEnable();
 8000eb4:	f7ff ff58 	bl	8000d68 <latchEnable>
}
 8000eb8:	bf00      	nop
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	20000000 	.word	0x20000000

08000ec4 <ledDisplay3>:

void ledDisplay3 (void){	//Green1 + Red2
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
	uint8_t i;
	uint32_t temp1 = data[2];
 8000eca:	4b10      	ldr	r3, [pc, #64]	; (8000f0c <ledDisplay3+0x48>)
 8000ecc:	689b      	ldr	r3, [r3, #8]
 8000ece:	603b      	str	r3, [r7, #0]
	latchDisable();
 8000ed0:	f7ff ff56 	bl	8000d80 <latchDisable>
	for(i = 0; i < 20; i++){
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	71fb      	strb	r3, [r7, #7]
 8000ed8:	e00f      	b.n	8000efa <ledDisplay3+0x36>
		clockOFF();
 8000eda:	f7ff ff75 	bl	8000dc8 <clockOFF>
		dataOUT(getBitValue(temp1, i));
 8000ede:	79fb      	ldrb	r3, [r7, #7]
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	6838      	ldr	r0, [r7, #0]
 8000ee4:	f7ff ff8e 	bl	8000e04 <getBitValue>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	4618      	mov	r0, r3
 8000eec:	f7ff ff78 	bl	8000de0 <dataOUT>
		clockON();
 8000ef0:	f7ff ff5e 	bl	8000db0 <clockON>
	for(i = 0; i < 20; i++){
 8000ef4:	79fb      	ldrb	r3, [r7, #7]
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	71fb      	strb	r3, [r7, #7]
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	2b13      	cmp	r3, #19
 8000efe:	d9ec      	bls.n	8000eda <ledDisplay3+0x16>
	}
	latchEnable();
 8000f00:	f7ff ff32 	bl	8000d68 <latchEnable>
}
 8000f04:	bf00      	nop
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	20000000 	.word	0x20000000

08000f10 <ledDisplay4>:

void ledDisplay4 (void){	//Yellow1 + Red2
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
	uint8_t i;
	uint32_t temp1 = data[3];
 8000f16:	4b10      	ldr	r3, [pc, #64]	; (8000f58 <ledDisplay4+0x48>)
 8000f18:	68db      	ldr	r3, [r3, #12]
 8000f1a:	603b      	str	r3, [r7, #0]
	latchDisable();
 8000f1c:	f7ff ff30 	bl	8000d80 <latchDisable>
	for(i = 0; i < 20; i++){
 8000f20:	2300      	movs	r3, #0
 8000f22:	71fb      	strb	r3, [r7, #7]
 8000f24:	e00f      	b.n	8000f46 <ledDisplay4+0x36>
		clockOFF();
 8000f26:	f7ff ff4f 	bl	8000dc8 <clockOFF>
		dataOUT(getBitValue(temp1, i));
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	6838      	ldr	r0, [r7, #0]
 8000f30:	f7ff ff68 	bl	8000e04 <getBitValue>
 8000f34:	4603      	mov	r3, r0
 8000f36:	4618      	mov	r0, r3
 8000f38:	f7ff ff52 	bl	8000de0 <dataOUT>
		clockON();
 8000f3c:	f7ff ff38 	bl	8000db0 <clockON>
	for(i = 0; i < 20; i++){
 8000f40:	79fb      	ldrb	r3, [r7, #7]
 8000f42:	3301      	adds	r3, #1
 8000f44:	71fb      	strb	r3, [r7, #7]
 8000f46:	79fb      	ldrb	r3, [r7, #7]
 8000f48:	2b13      	cmp	r3, #19
 8000f4a:	d9ec      	bls.n	8000f26 <ledDisplay4+0x16>
	}
	latchEnable();
 8000f4c:	f7ff ff0c 	bl	8000d68 <latchEnable>
}
 8000f50:	bf00      	nop
 8000f52:	3708      	adds	r7, #8
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	20000000 	.word	0x20000000

08000f5c <ledDisplay5>:

void ledDisplay5 (void){	//Green1 + green2
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
	uint8_t i;
	uint32_t temp1 = data[4];
 8000f62:	4b10      	ldr	r3, [pc, #64]	; (8000fa4 <ledDisplay5+0x48>)
 8000f64:	691b      	ldr	r3, [r3, #16]
 8000f66:	603b      	str	r3, [r7, #0]
	latchDisable();
 8000f68:	f7ff ff0a 	bl	8000d80 <latchDisable>
	for(i = 0; i < 20; i++){
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	71fb      	strb	r3, [r7, #7]
 8000f70:	e00f      	b.n	8000f92 <ledDisplay5+0x36>
		clockOFF();
 8000f72:	f7ff ff29 	bl	8000dc8 <clockOFF>
		dataOUT(getBitValue(temp1, i));
 8000f76:	79fb      	ldrb	r3, [r7, #7]
 8000f78:	4619      	mov	r1, r3
 8000f7a:	6838      	ldr	r0, [r7, #0]
 8000f7c:	f7ff ff42 	bl	8000e04 <getBitValue>
 8000f80:	4603      	mov	r3, r0
 8000f82:	4618      	mov	r0, r3
 8000f84:	f7ff ff2c 	bl	8000de0 <dataOUT>
		clockON();
 8000f88:	f7ff ff12 	bl	8000db0 <clockON>
	for(i = 0; i < 20; i++){
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	3301      	adds	r3, #1
 8000f90:	71fb      	strb	r3, [r7, #7]
 8000f92:	79fb      	ldrb	r3, [r7, #7]
 8000f94:	2b13      	cmp	r3, #19
 8000f96:	d9ec      	bls.n	8000f72 <ledDisplay5+0x16>
	}
	latchEnable();
 8000f98:	f7ff fee6 	bl	8000d68 <latchEnable>
}
 8000f9c:	bf00      	nop
 8000f9e:	3708      	adds	r7, #8
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	20000000 	.word	0x20000000

08000fa8 <ledDisplay6>:

void ledDisplay6 (void){	//Yellow1 + yellow2
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
	uint8_t i;
	uint32_t temp1 = data[5];
 8000fae:	4b10      	ldr	r3, [pc, #64]	; (8000ff0 <ledDisplay6+0x48>)
 8000fb0:	695b      	ldr	r3, [r3, #20]
 8000fb2:	603b      	str	r3, [r7, #0]
	latchDisable();
 8000fb4:	f7ff fee4 	bl	8000d80 <latchDisable>
	for(i = 0; i < 20; i++){
 8000fb8:	2300      	movs	r3, #0
 8000fba:	71fb      	strb	r3, [r7, #7]
 8000fbc:	e00f      	b.n	8000fde <ledDisplay6+0x36>
		clockOFF();
 8000fbe:	f7ff ff03 	bl	8000dc8 <clockOFF>
		dataOUT(getBitValue(temp1, i));
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	6838      	ldr	r0, [r7, #0]
 8000fc8:	f7ff ff1c 	bl	8000e04 <getBitValue>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff ff06 	bl	8000de0 <dataOUT>
		clockON();
 8000fd4:	f7ff feec 	bl	8000db0 <clockON>
	for(i = 0; i < 20; i++){
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	3301      	adds	r3, #1
 8000fdc:	71fb      	strb	r3, [r7, #7]
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	2b13      	cmp	r3, #19
 8000fe2:	d9ec      	bls.n	8000fbe <ledDisplay6+0x16>
	}
	latchEnable();
 8000fe4:	f7ff fec0 	bl	8000d68 <latchEnable>
}
 8000fe8:	bf00      	nop
 8000fea:	3708      	adds	r7, #8
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	20000000 	.word	0x20000000

08000ff4 <enableLedPannel>:

void enableLedPannel (int index){
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
	switch (index){
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	3b01      	subs	r3, #1
 8001000:	2b05      	cmp	r3, #5
 8001002:	d821      	bhi.n	8001048 <enableLedPannel+0x54>
 8001004:	a201      	add	r2, pc, #4	; (adr r2, 800100c <enableLedPannel+0x18>)
 8001006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800100a:	bf00      	nop
 800100c:	08001025 	.word	0x08001025
 8001010:	0800102b 	.word	0x0800102b
 8001014:	08001031 	.word	0x08001031
 8001018:	08001037 	.word	0x08001037
 800101c:	0800103d 	.word	0x0800103d
 8001020:	08001043 	.word	0x08001043
		case 1:
			ledDisplay1();
 8001024:	f7ff ff02 	bl	8000e2c <ledDisplay1>
			break;
 8001028:	e00f      	b.n	800104a <enableLedPannel+0x56>
		case 2:
			ledDisplay2();
 800102a:	f7ff ff25 	bl	8000e78 <ledDisplay2>
			break;
 800102e:	e00c      	b.n	800104a <enableLedPannel+0x56>
		case 3:
			ledDisplay3();
 8001030:	f7ff ff48 	bl	8000ec4 <ledDisplay3>
			break;
 8001034:	e009      	b.n	800104a <enableLedPannel+0x56>
		case 4:
			ledDisplay4();
 8001036:	f7ff ff6b 	bl	8000f10 <ledDisplay4>
			break;
 800103a:	e006      	b.n	800104a <enableLedPannel+0x56>
		case 5:
			ledDisplay5();
 800103c:	f7ff ff8e 	bl	8000f5c <ledDisplay5>
			break;
 8001040:	e003      	b.n	800104a <enableLedPannel+0x56>
		case 6:
			ledDisplay6();
 8001042:	f7ff ffb1 	bl	8000fa8 <ledDisplay6>
			break;
 8001046:	e000      	b.n	800104a <enableLedPannel+0x56>
		default:
			break;
 8001048:	bf00      	nop
	}
}
 800104a:	bf00      	nop
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop

08001054 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3){
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a14      	ldr	r2, [pc, #80]	; (80010b4 <HAL_UART_RxCpltCallback+0x60>)
 8001062:	4293      	cmp	r3, r2
 8001064:	d122      	bne.n	80010ac <HAL_UART_RxCpltCallback+0x58>
		HAL_UART_Transmit(&huart3, &buffer_byte, 1, 500);
 8001066:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800106a:	2201      	movs	r2, #1
 800106c:	4912      	ldr	r1, [pc, #72]	; (80010b8 <HAL_UART_RxCpltCallback+0x64>)
 800106e:	4813      	ldr	r0, [pc, #76]	; (80010bc <HAL_UART_RxCpltCallback+0x68>)
 8001070:	f003 fc71 	bl	8004956 <HAL_UART_Transmit>
		buffer[index_buffer] = buffer_byte;
 8001074:	4b12      	ldr	r3, [pc, #72]	; (80010c0 <HAL_UART_RxCpltCallback+0x6c>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	461a      	mov	r2, r3
 800107a:	4b0f      	ldr	r3, [pc, #60]	; (80010b8 <HAL_UART_RxCpltCallback+0x64>)
 800107c:	7819      	ldrb	r1, [r3, #0]
 800107e:	4b11      	ldr	r3, [pc, #68]	; (80010c4 <HAL_UART_RxCpltCallback+0x70>)
 8001080:	5499      	strb	r1, [r3, r2]
		index_buffer++;
 8001082:	4b0f      	ldr	r3, [pc, #60]	; (80010c0 <HAL_UART_RxCpltCallback+0x6c>)
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	3301      	adds	r3, #1
 8001088:	b2da      	uxtb	r2, r3
 800108a:	4b0d      	ldr	r3, [pc, #52]	; (80010c0 <HAL_UART_RxCpltCallback+0x6c>)
 800108c:	701a      	strb	r2, [r3, #0]
		if (index_buffer == MAX_BUFFER_SIZE) index_buffer = 0;
 800108e:	4b0c      	ldr	r3, [pc, #48]	; (80010c0 <HAL_UART_RxCpltCallback+0x6c>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	2b32      	cmp	r3, #50	; 0x32
 8001094:	d102      	bne.n	800109c <HAL_UART_RxCpltCallback+0x48>
 8001096:	4b0a      	ldr	r3, [pc, #40]	; (80010c0 <HAL_UART_RxCpltCallback+0x6c>)
 8001098:	2200      	movs	r2, #0
 800109a:	701a      	strb	r2, [r3, #0]
		buffer_flag = 1;
 800109c:	4b0a      	ldr	r3, [pc, #40]	; (80010c8 <HAL_UART_RxCpltCallback+0x74>)
 800109e:	2201      	movs	r2, #1
 80010a0:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart3, &buffer_byte, 1);
 80010a2:	2201      	movs	r2, #1
 80010a4:	4904      	ldr	r1, [pc, #16]	; (80010b8 <HAL_UART_RxCpltCallback+0x64>)
 80010a6:	4805      	ldr	r0, [pc, #20]	; (80010bc <HAL_UART_RxCpltCallback+0x68>)
 80010a8:	f003 fce7 	bl	8004a7a <HAL_UART_Receive_IT>
	}
}
 80010ac:	bf00      	nop
 80010ae:	3708      	adds	r7, #8
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	40004800 	.word	0x40004800
 80010b8:	20000280 	.word	0x20000280
 80010bc:	200001e8 	.word	0x200001e8
 80010c0:	200002b6 	.word	0x200002b6
 80010c4:	20000284 	.word	0x20000284
 80010c8:	200002b7 	.word	0x200002b7

080010cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010d0:	f000 fe30 	bl	8001d34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010d4:	f000 f846 	bl	8001164 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010d8:	f000 f95a 	bl	8001390 <MX_GPIO_Init>
  MX_TIM2_Init();
 80010dc:	f000 f8e2 	bl	80012a4 <MX_TIM2_Init>
  MX_I2C1_Init();
 80010e0:	f000 f87c 	bl	80011dc <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80010e4:	f000 f92a 	bl	800133c <MX_USART3_UART_Init>
  MX_SPI2_Init();
 80010e8:	f000 f8a6 	bl	8001238 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80010ec:	4817      	ldr	r0, [pc, #92]	; (800114c <main+0x80>)
 80010ee:	f003 f83b 	bl	8004168 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart3, &buffer_byte, 1);
 80010f2:	2201      	movs	r2, #1
 80010f4:	4916      	ldr	r1, [pc, #88]	; (8001150 <main+0x84>)
 80010f6:	4817      	ldr	r0, [pc, #92]	; (8001154 <main+0x88>)
 80010f8:	f003 fcbf 	bl	8004a7a <HAL_UART_Receive_IT>

  HAL_GPIO_WritePin(OE_GPIO_Port, OE_Pin, RESET);
 80010fc:	2200      	movs	r2, #0
 80010fe:	2104      	movs	r1, #4
 8001100:	4815      	ldr	r0, [pc, #84]	; (8001158 <main+0x8c>)
 8001102:	f001 f9df 	bl	80024c4 <HAL_GPIO_WritePin>
  outputEnable();
 8001106:	f7ff fe47 	bl	8000d98 <outputEnable>

  Lcd_Initialization();
 800110a:	f7ff fa8f 	bl	800062c <Lcd_Initialization>
  MC25LC512_Initialize();
 800110e:	f7ff f8b3 	bl	8000278 <MC25LC512_Initialize>

  initWaitingTime();
 8001112:	f7ff fdd9 	bl	8000cc8 <initWaitingTime>
  initVar();
 8001116:	f7ff fdf1 	bl	8000cfc <initVar>
  setTimer1(1);
 800111a:	2001      	movs	r0, #1
 800111c:	f000 f9c8 	bl	80014b0 <setTimer1>
//  uint32_t test = 0x01020304;
//  MC25LC512_Write_Words(0x0000, &test, 1);

  while (1)
  {
	if (timer1_flag == 1){
 8001120:	4b0e      	ldr	r3, [pc, #56]	; (800115c <main+0x90>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2b01      	cmp	r3, #1
 8001126:	d102      	bne.n	800112e <main+0x62>
		//For testing hardware
		setTimer1(100);
 8001128:	2064      	movs	r0, #100	; 0x64
 800112a:	f000 f9c1 	bl	80014b0 <setTimer1>
	}

	fsm_run();
 800112e:	f7ff fc13 	bl	8000958 <fsm_run>

	if (buffer_flag == 1){
 8001132:	4b0b      	ldr	r3, [pc, #44]	; (8001160 <main+0x94>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	2b01      	cmp	r3, #1
 8001138:	d104      	bne.n	8001144 <main+0x78>
		cmd_parser_fsm();
 800113a:	f000 fcd9 	bl	8001af0 <cmd_parser_fsm>
		buffer_flag = 0;
 800113e:	4b08      	ldr	r3, [pc, #32]	; (8001160 <main+0x94>)
 8001140:	2200      	movs	r2, #0
 8001142:	701a      	strb	r2, [r3, #0]
	}

	uart_control_fsm();
 8001144:	f000 fd66 	bl	8001c14 <uart_control_fsm>
	if (timer1_flag == 1){
 8001148:	e7ea      	b.n	8001120 <main+0x54>
 800114a:	bf00      	nop
 800114c:	200001a0 	.word	0x200001a0
 8001150:	20000280 	.word	0x20000280
 8001154:	200001e8 	.word	0x200001e8
 8001158:	40011400 	.word	0x40011400
 800115c:	20000230 	.word	0x20000230
 8001160:	200002b7 	.word	0x200002b7

08001164 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b090      	sub	sp, #64	; 0x40
 8001168:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800116a:	f107 0318 	add.w	r3, r7, #24
 800116e:	2228      	movs	r2, #40	; 0x28
 8001170:	2100      	movs	r1, #0
 8001172:	4618      	mov	r0, r3
 8001174:	f004 f904 	bl	8005380 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001178:	1d3b      	adds	r3, r7, #4
 800117a:	2200      	movs	r2, #0
 800117c:	601a      	str	r2, [r3, #0]
 800117e:	605a      	str	r2, [r3, #4]
 8001180:	609a      	str	r2, [r3, #8]
 8001182:	60da      	str	r2, [r3, #12]
 8001184:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001186:	2302      	movs	r3, #2
 8001188:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800118a:	2301      	movs	r3, #1
 800118c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800118e:	2310      	movs	r3, #16
 8001190:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001192:	2300      	movs	r3, #0
 8001194:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001196:	f107 0318 	add.w	r3, r7, #24
 800119a:	4618      	mov	r0, r3
 800119c:	f001 fe0e 	bl	8002dbc <HAL_RCC_OscConfig>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <SystemClock_Config+0x46>
  {
    Error_Handler();
 80011a6:	f000 f97d 	bl	80014a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011aa:	230f      	movs	r3, #15
 80011ac:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011ae:	2300      	movs	r3, #0
 80011b0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011b2:	2300      	movs	r3, #0
 80011b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011b6:	2300      	movs	r3, #0
 80011b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011ba:	2300      	movs	r3, #0
 80011bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011be:	1d3b      	adds	r3, r7, #4
 80011c0:	2100      	movs	r1, #0
 80011c2:	4618      	mov	r0, r3
 80011c4:	f002 f87c 	bl	80032c0 <HAL_RCC_ClockConfig>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80011ce:	f000 f969 	bl	80014a4 <Error_Handler>
  }
}
 80011d2:	bf00      	nop
 80011d4:	3740      	adds	r7, #64	; 0x40
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
	...

080011dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011e0:	4b12      	ldr	r3, [pc, #72]	; (800122c <MX_I2C1_Init+0x50>)
 80011e2:	4a13      	ldr	r2, [pc, #76]	; (8001230 <MX_I2C1_Init+0x54>)
 80011e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011e6:	4b11      	ldr	r3, [pc, #68]	; (800122c <MX_I2C1_Init+0x50>)
 80011e8:	4a12      	ldr	r2, [pc, #72]	; (8001234 <MX_I2C1_Init+0x58>)
 80011ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011ec:	4b0f      	ldr	r3, [pc, #60]	; (800122c <MX_I2C1_Init+0x50>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011f2:	4b0e      	ldr	r3, [pc, #56]	; (800122c <MX_I2C1_Init+0x50>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011f8:	4b0c      	ldr	r3, [pc, #48]	; (800122c <MX_I2C1_Init+0x50>)
 80011fa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011fe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001200:	4b0a      	ldr	r3, [pc, #40]	; (800122c <MX_I2C1_Init+0x50>)
 8001202:	2200      	movs	r2, #0
 8001204:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001206:	4b09      	ldr	r3, [pc, #36]	; (800122c <MX_I2C1_Init+0x50>)
 8001208:	2200      	movs	r2, #0
 800120a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800120c:	4b07      	ldr	r3, [pc, #28]	; (800122c <MX_I2C1_Init+0x50>)
 800120e:	2200      	movs	r2, #0
 8001210:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001212:	4b06      	ldr	r3, [pc, #24]	; (800122c <MX_I2C1_Init+0x50>)
 8001214:	2200      	movs	r2, #0
 8001216:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001218:	4804      	ldr	r0, [pc, #16]	; (800122c <MX_I2C1_Init+0x50>)
 800121a:	f001 f985 	bl	8002528 <HAL_I2C_Init>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001224:	f000 f93e 	bl	80014a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001228:	bf00      	nop
 800122a:	bd80      	pop	{r7, pc}
 800122c:	200000f4 	.word	0x200000f4
 8001230:	40005400 	.word	0x40005400
 8001234:	000186a0 	.word	0x000186a0

08001238 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800123c:	4b17      	ldr	r3, [pc, #92]	; (800129c <MX_SPI2_Init+0x64>)
 800123e:	4a18      	ldr	r2, [pc, #96]	; (80012a0 <MX_SPI2_Init+0x68>)
 8001240:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001242:	4b16      	ldr	r3, [pc, #88]	; (800129c <MX_SPI2_Init+0x64>)
 8001244:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001248:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800124a:	4b14      	ldr	r3, [pc, #80]	; (800129c <MX_SPI2_Init+0x64>)
 800124c:	2200      	movs	r2, #0
 800124e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001250:	4b12      	ldr	r3, [pc, #72]	; (800129c <MX_SPI2_Init+0x64>)
 8001252:	2200      	movs	r2, #0
 8001254:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001256:	4b11      	ldr	r3, [pc, #68]	; (800129c <MX_SPI2_Init+0x64>)
 8001258:	2200      	movs	r2, #0
 800125a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800125c:	4b0f      	ldr	r3, [pc, #60]	; (800129c <MX_SPI2_Init+0x64>)
 800125e:	2200      	movs	r2, #0
 8001260:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001262:	4b0e      	ldr	r3, [pc, #56]	; (800129c <MX_SPI2_Init+0x64>)
 8001264:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001268:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800126a:	4b0c      	ldr	r3, [pc, #48]	; (800129c <MX_SPI2_Init+0x64>)
 800126c:	2200      	movs	r2, #0
 800126e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001270:	4b0a      	ldr	r3, [pc, #40]	; (800129c <MX_SPI2_Init+0x64>)
 8001272:	2200      	movs	r2, #0
 8001274:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001276:	4b09      	ldr	r3, [pc, #36]	; (800129c <MX_SPI2_Init+0x64>)
 8001278:	2200      	movs	r2, #0
 800127a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800127c:	4b07      	ldr	r3, [pc, #28]	; (800129c <MX_SPI2_Init+0x64>)
 800127e:	2200      	movs	r2, #0
 8001280:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001282:	4b06      	ldr	r3, [pc, #24]	; (800129c <MX_SPI2_Init+0x64>)
 8001284:	220a      	movs	r2, #10
 8001286:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001288:	4804      	ldr	r0, [pc, #16]	; (800129c <MX_SPI2_Init+0x64>)
 800128a:	f002 f9b1 	bl	80035f0 <HAL_SPI_Init>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001294:	f000 f906 	bl	80014a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001298:	bf00      	nop
 800129a:	bd80      	pop	{r7, pc}
 800129c:	20000148 	.word	0x20000148
 80012a0:	40003800 	.word	0x40003800

080012a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b086      	sub	sp, #24
 80012a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012aa:	f107 0308 	add.w	r3, r7, #8
 80012ae:	2200      	movs	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]
 80012b2:	605a      	str	r2, [r3, #4]
 80012b4:	609a      	str	r2, [r3, #8]
 80012b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012b8:	463b      	mov	r3, r7
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012c0:	4b1d      	ldr	r3, [pc, #116]	; (8001338 <MX_TIM2_Init+0x94>)
 80012c2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012c6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80012c8:	4b1b      	ldr	r3, [pc, #108]	; (8001338 <MX_TIM2_Init+0x94>)
 80012ca:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80012ce:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012d0:	4b19      	ldr	r3, [pc, #100]	; (8001338 <MX_TIM2_Init+0x94>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80012d6:	4b18      	ldr	r3, [pc, #96]	; (8001338 <MX_TIM2_Init+0x94>)
 80012d8:	2209      	movs	r2, #9
 80012da:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012dc:	4b16      	ldr	r3, [pc, #88]	; (8001338 <MX_TIM2_Init+0x94>)
 80012de:	2200      	movs	r2, #0
 80012e0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012e2:	4b15      	ldr	r3, [pc, #84]	; (8001338 <MX_TIM2_Init+0x94>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012e8:	4813      	ldr	r0, [pc, #76]	; (8001338 <MX_TIM2_Init+0x94>)
 80012ea:	f002 feed 	bl	80040c8 <HAL_TIM_Base_Init>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80012f4:	f000 f8d6 	bl	80014a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012fc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012fe:	f107 0308 	add.w	r3, r7, #8
 8001302:	4619      	mov	r1, r3
 8001304:	480c      	ldr	r0, [pc, #48]	; (8001338 <MX_TIM2_Init+0x94>)
 8001306:	f003 f889 	bl	800441c <HAL_TIM_ConfigClockSource>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001310:	f000 f8c8 	bl	80014a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001314:	2300      	movs	r3, #0
 8001316:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001318:	2300      	movs	r3, #0
 800131a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800131c:	463b      	mov	r3, r7
 800131e:	4619      	mov	r1, r3
 8001320:	4805      	ldr	r0, [pc, #20]	; (8001338 <MX_TIM2_Init+0x94>)
 8001322:	f003 fa5b 	bl	80047dc <HAL_TIMEx_MasterConfigSynchronization>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800132c:	f000 f8ba 	bl	80014a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001330:	bf00      	nop
 8001332:	3718      	adds	r7, #24
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	200001a0 	.word	0x200001a0

0800133c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001340:	4b11      	ldr	r3, [pc, #68]	; (8001388 <MX_USART3_UART_Init+0x4c>)
 8001342:	4a12      	ldr	r2, [pc, #72]	; (800138c <MX_USART3_UART_Init+0x50>)
 8001344:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001346:	4b10      	ldr	r3, [pc, #64]	; (8001388 <MX_USART3_UART_Init+0x4c>)
 8001348:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800134c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800134e:	4b0e      	ldr	r3, [pc, #56]	; (8001388 <MX_USART3_UART_Init+0x4c>)
 8001350:	2200      	movs	r2, #0
 8001352:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001354:	4b0c      	ldr	r3, [pc, #48]	; (8001388 <MX_USART3_UART_Init+0x4c>)
 8001356:	2200      	movs	r2, #0
 8001358:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800135a:	4b0b      	ldr	r3, [pc, #44]	; (8001388 <MX_USART3_UART_Init+0x4c>)
 800135c:	2200      	movs	r2, #0
 800135e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001360:	4b09      	ldr	r3, [pc, #36]	; (8001388 <MX_USART3_UART_Init+0x4c>)
 8001362:	220c      	movs	r2, #12
 8001364:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001366:	4b08      	ldr	r3, [pc, #32]	; (8001388 <MX_USART3_UART_Init+0x4c>)
 8001368:	2200      	movs	r2, #0
 800136a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800136c:	4b06      	ldr	r3, [pc, #24]	; (8001388 <MX_USART3_UART_Init+0x4c>)
 800136e:	2200      	movs	r2, #0
 8001370:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001372:	4805      	ldr	r0, [pc, #20]	; (8001388 <MX_USART3_UART_Init+0x4c>)
 8001374:	f003 faa2 	bl	80048bc <HAL_UART_Init>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800137e:	f000 f891 	bl	80014a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	200001e8 	.word	0x200001e8
 800138c:	40004800 	.word	0x40004800

08001390 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b088      	sub	sp, #32
 8001394:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001396:	f107 0310 	add.w	r3, r7, #16
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	605a      	str	r2, [r3, #4]
 80013a0:	609a      	str	r2, [r3, #8]
 80013a2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013a4:	4b36      	ldr	r3, [pc, #216]	; (8001480 <MX_GPIO_Init+0xf0>)
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	4a35      	ldr	r2, [pc, #212]	; (8001480 <MX_GPIO_Init+0xf0>)
 80013aa:	f043 0310 	orr.w	r3, r3, #16
 80013ae:	6193      	str	r3, [r2, #24]
 80013b0:	4b33      	ldr	r3, [pc, #204]	; (8001480 <MX_GPIO_Init+0xf0>)
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	f003 0310 	and.w	r3, r3, #16
 80013b8:	60fb      	str	r3, [r7, #12]
 80013ba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013bc:	4b30      	ldr	r3, [pc, #192]	; (8001480 <MX_GPIO_Init+0xf0>)
 80013be:	699b      	ldr	r3, [r3, #24]
 80013c0:	4a2f      	ldr	r2, [pc, #188]	; (8001480 <MX_GPIO_Init+0xf0>)
 80013c2:	f043 0308 	orr.w	r3, r3, #8
 80013c6:	6193      	str	r3, [r2, #24]
 80013c8:	4b2d      	ldr	r3, [pc, #180]	; (8001480 <MX_GPIO_Init+0xf0>)
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	f003 0308 	and.w	r3, r3, #8
 80013d0:	60bb      	str	r3, [r7, #8]
 80013d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d4:	4b2a      	ldr	r3, [pc, #168]	; (8001480 <MX_GPIO_Init+0xf0>)
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	4a29      	ldr	r2, [pc, #164]	; (8001480 <MX_GPIO_Init+0xf0>)
 80013da:	f043 0304 	orr.w	r3, r3, #4
 80013de:	6193      	str	r3, [r2, #24]
 80013e0:	4b27      	ldr	r3, [pc, #156]	; (8001480 <MX_GPIO_Init+0xf0>)
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	f003 0304 	and.w	r3, r3, #4
 80013e8:	607b      	str	r3, [r7, #4]
 80013ea:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013ec:	4b24      	ldr	r3, [pc, #144]	; (8001480 <MX_GPIO_Init+0xf0>)
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	4a23      	ldr	r2, [pc, #140]	; (8001480 <MX_GPIO_Init+0xf0>)
 80013f2:	f043 0320 	orr.w	r3, r3, #32
 80013f6:	6193      	str	r3, [r2, #24]
 80013f8:	4b21      	ldr	r3, [pc, #132]	; (8001480 <MX_GPIO_Init+0xf0>)
 80013fa:	699b      	ldr	r3, [r3, #24]
 80013fc:	f003 0320 	and.w	r3, r3, #32
 8001400:	603b      	str	r3, [r7, #0]
 8001402:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_SCK_Pin|LED_LE_Pin|LED_OE_Pin|LED_SDI_Pin, GPIO_PIN_RESET);
 8001404:	2200      	movs	r2, #0
 8001406:	2178      	movs	r1, #120	; 0x78
 8001408:	481e      	ldr	r0, [pc, #120]	; (8001484 <MX_GPIO_Init+0xf4>)
 800140a:	f001 f85b 	bl	80024c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RED_LED_Pin|BUZZER_Pin, GPIO_PIN_RESET);
 800140e:	2200      	movs	r2, #0
 8001410:	2124      	movs	r1, #36	; 0x24
 8001412:	481d      	ldr	r0, [pc, #116]	; (8001488 <MX_GPIO_Init+0xf8>)
 8001414:	f001 f856 	bl	80024c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OE_GPIO_Port, OE_Pin, GPIO_PIN_RESET);
 8001418:	2200      	movs	r2, #0
 800141a:	2104      	movs	r1, #4
 800141c:	481b      	ldr	r0, [pc, #108]	; (800148c <MX_GPIO_Init+0xfc>)
 800141e:	f001 f851 	bl	80024c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_SCK_Pin LED_LE_Pin LED_OE_Pin LED_SDI_Pin */
  GPIO_InitStruct.Pin = LED_SCK_Pin|LED_LE_Pin|LED_OE_Pin|LED_SDI_Pin;
 8001422:	2378      	movs	r3, #120	; 0x78
 8001424:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001426:	2301      	movs	r3, #1
 8001428:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142a:	2300      	movs	r3, #0
 800142c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800142e:	2302      	movs	r3, #2
 8001430:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001432:	f107 0310 	add.w	r3, r7, #16
 8001436:	4619      	mov	r1, r3
 8001438:	4812      	ldr	r0, [pc, #72]	; (8001484 <MX_GPIO_Init+0xf4>)
 800143a:	f000 febf 	bl	80021bc <HAL_GPIO_Init>

  /*Configure GPIO pins : RED_LED_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = RED_LED_Pin|BUZZER_Pin;
 800143e:	2324      	movs	r3, #36	; 0x24
 8001440:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001442:	2301      	movs	r3, #1
 8001444:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001446:	2300      	movs	r3, #0
 8001448:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800144a:	2302      	movs	r3, #2
 800144c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800144e:	f107 0310 	add.w	r3, r7, #16
 8001452:	4619      	mov	r1, r3
 8001454:	480c      	ldr	r0, [pc, #48]	; (8001488 <MX_GPIO_Init+0xf8>)
 8001456:	f000 feb1 	bl	80021bc <HAL_GPIO_Init>

  /*Configure GPIO pin : OE_Pin */
  GPIO_InitStruct.Pin = OE_Pin;
 800145a:	2304      	movs	r3, #4
 800145c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800145e:	2301      	movs	r3, #1
 8001460:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001462:	2300      	movs	r3, #0
 8001464:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001466:	2302      	movs	r3, #2
 8001468:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OE_GPIO_Port, &GPIO_InitStruct);
 800146a:	f107 0310 	add.w	r3, r7, #16
 800146e:	4619      	mov	r1, r3
 8001470:	4806      	ldr	r0, [pc, #24]	; (800148c <MX_GPIO_Init+0xfc>)
 8001472:	f000 fea3 	bl	80021bc <HAL_GPIO_Init>

}
 8001476:	bf00      	nop
 8001478:	3720      	adds	r7, #32
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	40021000 	.word	0x40021000
 8001484:	40011000 	.word	0x40011000
 8001488:	40010c00 	.word	0x40010c00
 800148c:	40011400 	.word	0x40011400

08001490 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

// Interrupt is invoked every 10ms
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]

	/*ledBlink(50, 50);
	UpdateStatus();
	buzzerProcess();*/
	timerRun();
 8001498:	f000 f832 	bl	8001500 <timerRun>
}
 800149c:	bf00      	nop
 800149e:	3708      	adds	r7, #8
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014a8:	b672      	cpsid	i
}
 80014aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014ac:	e7fe      	b.n	80014ac <Error_Handler+0x8>
	...

080014b0 <setTimer1>:
int timer9_flag = 0;

int timer10_counter = 0;
int timer10_flag = 0;

void setTimer1(int duration){
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
	timer1_counter = duration;
 80014b8:	4a05      	ldr	r2, [pc, #20]	; (80014d0 <setTimer1+0x20>)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 80014be:	4b05      	ldr	r3, [pc, #20]	; (80014d4 <setTimer1+0x24>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
}
 80014c4:	bf00      	nop
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bc80      	pop	{r7}
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	2000022c 	.word	0x2000022c
 80014d4:	20000230 	.word	0x20000230

080014d8 <setTimer2>:

void setTimer2(int duration){
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
	timer2_counter = duration;
 80014e0:	4a05      	ldr	r2, [pc, #20]	; (80014f8 <setTimer2+0x20>)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 80014e6:	4b05      	ldr	r3, [pc, #20]	; (80014fc <setTimer2+0x24>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
}
 80014ec:	bf00      	nop
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	20000234 	.word	0x20000234
 80014fc:	20000238 	.word	0x20000238

08001500 <timerRun>:
void setTimer10(int duration){
	timer10_counter = duration;
	timer10_flag = 0;
}

void timerRun(){
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
	if(timer1_counter > 0){
 8001504:	4b51      	ldr	r3, [pc, #324]	; (800164c <timerRun+0x14c>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2b00      	cmp	r3, #0
 800150a:	dd0b      	ble.n	8001524 <timerRun+0x24>
		timer1_counter--;
 800150c:	4b4f      	ldr	r3, [pc, #316]	; (800164c <timerRun+0x14c>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	3b01      	subs	r3, #1
 8001512:	4a4e      	ldr	r2, [pc, #312]	; (800164c <timerRun+0x14c>)
 8001514:	6013      	str	r3, [r2, #0]
		if(timer1_counter == 0){
 8001516:	4b4d      	ldr	r3, [pc, #308]	; (800164c <timerRun+0x14c>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d102      	bne.n	8001524 <timerRun+0x24>
			timer1_flag = 1;
 800151e:	4b4c      	ldr	r3, [pc, #304]	; (8001650 <timerRun+0x150>)
 8001520:	2201      	movs	r2, #1
 8001522:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer2_counter > 0){
 8001524:	4b4b      	ldr	r3, [pc, #300]	; (8001654 <timerRun+0x154>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2b00      	cmp	r3, #0
 800152a:	dd0b      	ble.n	8001544 <timerRun+0x44>
		timer2_counter--;
 800152c:	4b49      	ldr	r3, [pc, #292]	; (8001654 <timerRun+0x154>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	3b01      	subs	r3, #1
 8001532:	4a48      	ldr	r2, [pc, #288]	; (8001654 <timerRun+0x154>)
 8001534:	6013      	str	r3, [r2, #0]
		if(timer2_counter == 0){
 8001536:	4b47      	ldr	r3, [pc, #284]	; (8001654 <timerRun+0x154>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d102      	bne.n	8001544 <timerRun+0x44>
			timer2_flag = 1;
 800153e:	4b46      	ldr	r3, [pc, #280]	; (8001658 <timerRun+0x158>)
 8001540:	2201      	movs	r2, #1
 8001542:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer3_counter > 0){
 8001544:	4b45      	ldr	r3, [pc, #276]	; (800165c <timerRun+0x15c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2b00      	cmp	r3, #0
 800154a:	dd0b      	ble.n	8001564 <timerRun+0x64>
		timer3_counter--;
 800154c:	4b43      	ldr	r3, [pc, #268]	; (800165c <timerRun+0x15c>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	3b01      	subs	r3, #1
 8001552:	4a42      	ldr	r2, [pc, #264]	; (800165c <timerRun+0x15c>)
 8001554:	6013      	str	r3, [r2, #0]
		if(timer3_counter == 0){
 8001556:	4b41      	ldr	r3, [pc, #260]	; (800165c <timerRun+0x15c>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d102      	bne.n	8001564 <timerRun+0x64>
			timer3_flag = 1;
 800155e:	4b40      	ldr	r3, [pc, #256]	; (8001660 <timerRun+0x160>)
 8001560:	2201      	movs	r2, #1
 8001562:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer4_counter > 0){
 8001564:	4b3f      	ldr	r3, [pc, #252]	; (8001664 <timerRun+0x164>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2b00      	cmp	r3, #0
 800156a:	dd0b      	ble.n	8001584 <timerRun+0x84>
		timer4_counter--;
 800156c:	4b3d      	ldr	r3, [pc, #244]	; (8001664 <timerRun+0x164>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	3b01      	subs	r3, #1
 8001572:	4a3c      	ldr	r2, [pc, #240]	; (8001664 <timerRun+0x164>)
 8001574:	6013      	str	r3, [r2, #0]
		if(timer4_counter == 0){
 8001576:	4b3b      	ldr	r3, [pc, #236]	; (8001664 <timerRun+0x164>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d102      	bne.n	8001584 <timerRun+0x84>
			timer4_flag = 1;
 800157e:	4b3a      	ldr	r3, [pc, #232]	; (8001668 <timerRun+0x168>)
 8001580:	2201      	movs	r2, #1
 8001582:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer5_counter > 0){
 8001584:	4b39      	ldr	r3, [pc, #228]	; (800166c <timerRun+0x16c>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	2b00      	cmp	r3, #0
 800158a:	dd0b      	ble.n	80015a4 <timerRun+0xa4>
		timer5_counter--;
 800158c:	4b37      	ldr	r3, [pc, #220]	; (800166c <timerRun+0x16c>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	3b01      	subs	r3, #1
 8001592:	4a36      	ldr	r2, [pc, #216]	; (800166c <timerRun+0x16c>)
 8001594:	6013      	str	r3, [r2, #0]
		if(timer5_counter == 0){
 8001596:	4b35      	ldr	r3, [pc, #212]	; (800166c <timerRun+0x16c>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d102      	bne.n	80015a4 <timerRun+0xa4>
			timer5_flag = 1;
 800159e:	4b34      	ldr	r3, [pc, #208]	; (8001670 <timerRun+0x170>)
 80015a0:	2201      	movs	r2, #1
 80015a2:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer6_counter > 0){
 80015a4:	4b33      	ldr	r3, [pc, #204]	; (8001674 <timerRun+0x174>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	dd0b      	ble.n	80015c4 <timerRun+0xc4>
		timer6_counter--;
 80015ac:	4b31      	ldr	r3, [pc, #196]	; (8001674 <timerRun+0x174>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	3b01      	subs	r3, #1
 80015b2:	4a30      	ldr	r2, [pc, #192]	; (8001674 <timerRun+0x174>)
 80015b4:	6013      	str	r3, [r2, #0]
		if(timer6_counter == 0){
 80015b6:	4b2f      	ldr	r3, [pc, #188]	; (8001674 <timerRun+0x174>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d102      	bne.n	80015c4 <timerRun+0xc4>
			timer6_flag = 1;
 80015be:	4b2e      	ldr	r3, [pc, #184]	; (8001678 <timerRun+0x178>)
 80015c0:	2201      	movs	r2, #1
 80015c2:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer7_counter > 0){
 80015c4:	4b2d      	ldr	r3, [pc, #180]	; (800167c <timerRun+0x17c>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	dd0b      	ble.n	80015e4 <timerRun+0xe4>
		timer7_counter--;
 80015cc:	4b2b      	ldr	r3, [pc, #172]	; (800167c <timerRun+0x17c>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	3b01      	subs	r3, #1
 80015d2:	4a2a      	ldr	r2, [pc, #168]	; (800167c <timerRun+0x17c>)
 80015d4:	6013      	str	r3, [r2, #0]
		if(timer7_counter == 0){
 80015d6:	4b29      	ldr	r3, [pc, #164]	; (800167c <timerRun+0x17c>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d102      	bne.n	80015e4 <timerRun+0xe4>
			timer7_flag = 1;
 80015de:	4b28      	ldr	r3, [pc, #160]	; (8001680 <timerRun+0x180>)
 80015e0:	2201      	movs	r2, #1
 80015e2:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer8_counter > 0){
 80015e4:	4b27      	ldr	r3, [pc, #156]	; (8001684 <timerRun+0x184>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	dd0b      	ble.n	8001604 <timerRun+0x104>
		timer8_counter--;
 80015ec:	4b25      	ldr	r3, [pc, #148]	; (8001684 <timerRun+0x184>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	3b01      	subs	r3, #1
 80015f2:	4a24      	ldr	r2, [pc, #144]	; (8001684 <timerRun+0x184>)
 80015f4:	6013      	str	r3, [r2, #0]
		if(timer8_counter == 0){
 80015f6:	4b23      	ldr	r3, [pc, #140]	; (8001684 <timerRun+0x184>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d102      	bne.n	8001604 <timerRun+0x104>
			timer8_flag = 1;
 80015fe:	4b22      	ldr	r3, [pc, #136]	; (8001688 <timerRun+0x188>)
 8001600:	2201      	movs	r2, #1
 8001602:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer9_counter > 0){
 8001604:	4b21      	ldr	r3, [pc, #132]	; (800168c <timerRun+0x18c>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	2b00      	cmp	r3, #0
 800160a:	dd0b      	ble.n	8001624 <timerRun+0x124>
		timer9_counter--;
 800160c:	4b1f      	ldr	r3, [pc, #124]	; (800168c <timerRun+0x18c>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	3b01      	subs	r3, #1
 8001612:	4a1e      	ldr	r2, [pc, #120]	; (800168c <timerRun+0x18c>)
 8001614:	6013      	str	r3, [r2, #0]
		if(timer9_counter == 0){
 8001616:	4b1d      	ldr	r3, [pc, #116]	; (800168c <timerRun+0x18c>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d102      	bne.n	8001624 <timerRun+0x124>
			timer9_flag = 1;
 800161e:	4b1c      	ldr	r3, [pc, #112]	; (8001690 <timerRun+0x190>)
 8001620:	2201      	movs	r2, #1
 8001622:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer10_counter > 0){
 8001624:	4b1b      	ldr	r3, [pc, #108]	; (8001694 <timerRun+0x194>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2b00      	cmp	r3, #0
 800162a:	dd0b      	ble.n	8001644 <timerRun+0x144>
		timer10_counter--;
 800162c:	4b19      	ldr	r3, [pc, #100]	; (8001694 <timerRun+0x194>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	3b01      	subs	r3, #1
 8001632:	4a18      	ldr	r2, [pc, #96]	; (8001694 <timerRun+0x194>)
 8001634:	6013      	str	r3, [r2, #0]
		if(timer10_counter == 0){
 8001636:	4b17      	ldr	r3, [pc, #92]	; (8001694 <timerRun+0x194>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d102      	bne.n	8001644 <timerRun+0x144>
			timer10_flag = 1;
 800163e:	4b16      	ldr	r3, [pc, #88]	; (8001698 <timerRun+0x198>)
 8001640:	2201      	movs	r2, #1
 8001642:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001644:	bf00      	nop
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr
 800164c:	2000022c 	.word	0x2000022c
 8001650:	20000230 	.word	0x20000230
 8001654:	20000234 	.word	0x20000234
 8001658:	20000238 	.word	0x20000238
 800165c:	2000023c 	.word	0x2000023c
 8001660:	20000240 	.word	0x20000240
 8001664:	20000244 	.word	0x20000244
 8001668:	20000248 	.word	0x20000248
 800166c:	2000024c 	.word	0x2000024c
 8001670:	20000250 	.word	0x20000250
 8001674:	20000254 	.word	0x20000254
 8001678:	20000258 	.word	0x20000258
 800167c:	2000025c 	.word	0x2000025c
 8001680:	20000260 	.word	0x20000260
 8001684:	20000264 	.word	0x20000264
 8001688:	20000268 	.word	0x20000268
 800168c:	2000026c 	.word	0x2000026c
 8001690:	20000270 	.word	0x20000270
 8001694:	20000274 	.word	0x20000274
 8001698:	20000278 	.word	0x20000278

0800169c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800169c:	b480      	push	{r7}
 800169e:	b085      	sub	sp, #20
 80016a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016a2:	4b15      	ldr	r3, [pc, #84]	; (80016f8 <HAL_MspInit+0x5c>)
 80016a4:	699b      	ldr	r3, [r3, #24]
 80016a6:	4a14      	ldr	r2, [pc, #80]	; (80016f8 <HAL_MspInit+0x5c>)
 80016a8:	f043 0301 	orr.w	r3, r3, #1
 80016ac:	6193      	str	r3, [r2, #24]
 80016ae:	4b12      	ldr	r3, [pc, #72]	; (80016f8 <HAL_MspInit+0x5c>)
 80016b0:	699b      	ldr	r3, [r3, #24]
 80016b2:	f003 0301 	and.w	r3, r3, #1
 80016b6:	60bb      	str	r3, [r7, #8]
 80016b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ba:	4b0f      	ldr	r3, [pc, #60]	; (80016f8 <HAL_MspInit+0x5c>)
 80016bc:	69db      	ldr	r3, [r3, #28]
 80016be:	4a0e      	ldr	r2, [pc, #56]	; (80016f8 <HAL_MspInit+0x5c>)
 80016c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016c4:	61d3      	str	r3, [r2, #28]
 80016c6:	4b0c      	ldr	r3, [pc, #48]	; (80016f8 <HAL_MspInit+0x5c>)
 80016c8:	69db      	ldr	r3, [r3, #28]
 80016ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ce:	607b      	str	r3, [r7, #4]
 80016d0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80016d2:	4b0a      	ldr	r3, [pc, #40]	; (80016fc <HAL_MspInit+0x60>)
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80016e6:	60fb      	str	r3, [r7, #12]
 80016e8:	4a04      	ldr	r2, [pc, #16]	; (80016fc <HAL_MspInit+0x60>)
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ee:	bf00      	nop
 80016f0:	3714      	adds	r7, #20
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bc80      	pop	{r7}
 80016f6:	4770      	bx	lr
 80016f8:	40021000 	.word	0x40021000
 80016fc:	40010000 	.word	0x40010000

08001700 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b088      	sub	sp, #32
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001708:	f107 0310 	add.w	r3, r7, #16
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a15      	ldr	r2, [pc, #84]	; (8001770 <HAL_I2C_MspInit+0x70>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d123      	bne.n	8001768 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001720:	4b14      	ldr	r3, [pc, #80]	; (8001774 <HAL_I2C_MspInit+0x74>)
 8001722:	699b      	ldr	r3, [r3, #24]
 8001724:	4a13      	ldr	r2, [pc, #76]	; (8001774 <HAL_I2C_MspInit+0x74>)
 8001726:	f043 0308 	orr.w	r3, r3, #8
 800172a:	6193      	str	r3, [r2, #24]
 800172c:	4b11      	ldr	r3, [pc, #68]	; (8001774 <HAL_I2C_MspInit+0x74>)
 800172e:	699b      	ldr	r3, [r3, #24]
 8001730:	f003 0308 	and.w	r3, r3, #8
 8001734:	60fb      	str	r3, [r7, #12]
 8001736:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001738:	23c0      	movs	r3, #192	; 0xc0
 800173a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800173c:	2312      	movs	r3, #18
 800173e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001740:	2303      	movs	r3, #3
 8001742:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001744:	f107 0310 	add.w	r3, r7, #16
 8001748:	4619      	mov	r1, r3
 800174a:	480b      	ldr	r0, [pc, #44]	; (8001778 <HAL_I2C_MspInit+0x78>)
 800174c:	f000 fd36 	bl	80021bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001750:	4b08      	ldr	r3, [pc, #32]	; (8001774 <HAL_I2C_MspInit+0x74>)
 8001752:	69db      	ldr	r3, [r3, #28]
 8001754:	4a07      	ldr	r2, [pc, #28]	; (8001774 <HAL_I2C_MspInit+0x74>)
 8001756:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800175a:	61d3      	str	r3, [r2, #28]
 800175c:	4b05      	ldr	r3, [pc, #20]	; (8001774 <HAL_I2C_MspInit+0x74>)
 800175e:	69db      	ldr	r3, [r3, #28]
 8001760:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001764:	60bb      	str	r3, [r7, #8]
 8001766:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001768:	bf00      	nop
 800176a:	3720      	adds	r7, #32
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	40005400 	.word	0x40005400
 8001774:	40021000 	.word	0x40021000
 8001778:	40010c00 	.word	0x40010c00

0800177c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b088      	sub	sp, #32
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001784:	f107 0310 	add.w	r3, r7, #16
 8001788:	2200      	movs	r2, #0
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	605a      	str	r2, [r3, #4]
 800178e:	609a      	str	r2, [r3, #8]
 8001790:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a1c      	ldr	r2, [pc, #112]	; (8001808 <HAL_SPI_MspInit+0x8c>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d131      	bne.n	8001800 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800179c:	4b1b      	ldr	r3, [pc, #108]	; (800180c <HAL_SPI_MspInit+0x90>)
 800179e:	69db      	ldr	r3, [r3, #28]
 80017a0:	4a1a      	ldr	r2, [pc, #104]	; (800180c <HAL_SPI_MspInit+0x90>)
 80017a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017a6:	61d3      	str	r3, [r2, #28]
 80017a8:	4b18      	ldr	r3, [pc, #96]	; (800180c <HAL_SPI_MspInit+0x90>)
 80017aa:	69db      	ldr	r3, [r3, #28]
 80017ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017b0:	60fb      	str	r3, [r7, #12]
 80017b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b4:	4b15      	ldr	r3, [pc, #84]	; (800180c <HAL_SPI_MspInit+0x90>)
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	4a14      	ldr	r2, [pc, #80]	; (800180c <HAL_SPI_MspInit+0x90>)
 80017ba:	f043 0308 	orr.w	r3, r3, #8
 80017be:	6193      	str	r3, [r2, #24]
 80017c0:	4b12      	ldr	r3, [pc, #72]	; (800180c <HAL_SPI_MspInit+0x90>)
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	f003 0308 	and.w	r3, r3, #8
 80017c8:	60bb      	str	r3, [r7, #8]
 80017ca:	68bb      	ldr	r3, [r7, #8]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80017cc:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 80017d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d2:	2302      	movs	r3, #2
 80017d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017d6:	2303      	movs	r3, #3
 80017d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017da:	f107 0310 	add.w	r3, r7, #16
 80017de:	4619      	mov	r1, r3
 80017e0:	480b      	ldr	r0, [pc, #44]	; (8001810 <HAL_SPI_MspInit+0x94>)
 80017e2:	f000 fceb 	bl	80021bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80017e6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80017ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017ec:	2300      	movs	r3, #0
 80017ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f0:	2300      	movs	r3, #0
 80017f2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f4:	f107 0310 	add.w	r3, r7, #16
 80017f8:	4619      	mov	r1, r3
 80017fa:	4805      	ldr	r0, [pc, #20]	; (8001810 <HAL_SPI_MspInit+0x94>)
 80017fc:	f000 fcde 	bl	80021bc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001800:	bf00      	nop
 8001802:	3720      	adds	r7, #32
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	40003800 	.word	0x40003800
 800180c:	40021000 	.word	0x40021000
 8001810:	40010c00 	.word	0x40010c00

08001814 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b084      	sub	sp, #16
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001824:	d113      	bne.n	800184e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001826:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <HAL_TIM_Base_MspInit+0x44>)
 8001828:	69db      	ldr	r3, [r3, #28]
 800182a:	4a0b      	ldr	r2, [pc, #44]	; (8001858 <HAL_TIM_Base_MspInit+0x44>)
 800182c:	f043 0301 	orr.w	r3, r3, #1
 8001830:	61d3      	str	r3, [r2, #28]
 8001832:	4b09      	ldr	r3, [pc, #36]	; (8001858 <HAL_TIM_Base_MspInit+0x44>)
 8001834:	69db      	ldr	r3, [r3, #28]
 8001836:	f003 0301 	and.w	r3, r3, #1
 800183a:	60fb      	str	r3, [r7, #12]
 800183c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800183e:	2200      	movs	r2, #0
 8001840:	2100      	movs	r1, #0
 8001842:	201c      	movs	r0, #28
 8001844:	f000 fbd3 	bl	8001fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001848:	201c      	movs	r0, #28
 800184a:	f000 fbec 	bl	8002026 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800184e:	bf00      	nop
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	40021000 	.word	0x40021000

0800185c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b088      	sub	sp, #32
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001864:	f107 0310 	add.w	r3, r7, #16
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	605a      	str	r2, [r3, #4]
 800186e:	609a      	str	r2, [r3, #8]
 8001870:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a20      	ldr	r2, [pc, #128]	; (80018f8 <HAL_UART_MspInit+0x9c>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d139      	bne.n	80018f0 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800187c:	4b1f      	ldr	r3, [pc, #124]	; (80018fc <HAL_UART_MspInit+0xa0>)
 800187e:	69db      	ldr	r3, [r3, #28]
 8001880:	4a1e      	ldr	r2, [pc, #120]	; (80018fc <HAL_UART_MspInit+0xa0>)
 8001882:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001886:	61d3      	str	r3, [r2, #28]
 8001888:	4b1c      	ldr	r3, [pc, #112]	; (80018fc <HAL_UART_MspInit+0xa0>)
 800188a:	69db      	ldr	r3, [r3, #28]
 800188c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001890:	60fb      	str	r3, [r7, #12]
 8001892:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001894:	4b19      	ldr	r3, [pc, #100]	; (80018fc <HAL_UART_MspInit+0xa0>)
 8001896:	699b      	ldr	r3, [r3, #24]
 8001898:	4a18      	ldr	r2, [pc, #96]	; (80018fc <HAL_UART_MspInit+0xa0>)
 800189a:	f043 0308 	orr.w	r3, r3, #8
 800189e:	6193      	str	r3, [r2, #24]
 80018a0:	4b16      	ldr	r3, [pc, #88]	; (80018fc <HAL_UART_MspInit+0xa0>)
 80018a2:	699b      	ldr	r3, [r3, #24]
 80018a4:	f003 0308 	and.w	r3, r3, #8
 80018a8:	60bb      	str	r3, [r7, #8]
 80018aa:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80018ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018b0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b2:	2302      	movs	r3, #2
 80018b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018b6:	2303      	movs	r3, #3
 80018b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ba:	f107 0310 	add.w	r3, r7, #16
 80018be:	4619      	mov	r1, r3
 80018c0:	480f      	ldr	r0, [pc, #60]	; (8001900 <HAL_UART_MspInit+0xa4>)
 80018c2:	f000 fc7b 	bl	80021bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80018c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80018ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018cc:	2300      	movs	r3, #0
 80018ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d0:	2300      	movs	r3, #0
 80018d2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018d4:	f107 0310 	add.w	r3, r7, #16
 80018d8:	4619      	mov	r1, r3
 80018da:	4809      	ldr	r0, [pc, #36]	; (8001900 <HAL_UART_MspInit+0xa4>)
 80018dc:	f000 fc6e 	bl	80021bc <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80018e0:	2200      	movs	r2, #0
 80018e2:	2100      	movs	r1, #0
 80018e4:	2027      	movs	r0, #39	; 0x27
 80018e6:	f000 fb82 	bl	8001fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80018ea:	2027      	movs	r0, #39	; 0x27
 80018ec:	f000 fb9b 	bl	8002026 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80018f0:	bf00      	nop
 80018f2:	3720      	adds	r7, #32
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	40004800 	.word	0x40004800
 80018fc:	40021000 	.word	0x40021000
 8001900:	40010c00 	.word	0x40010c00

08001904 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001908:	e7fe      	b.n	8001908 <NMI_Handler+0x4>

0800190a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800190a:	b480      	push	{r7}
 800190c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800190e:	e7fe      	b.n	800190e <HardFault_Handler+0x4>

08001910 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001914:	e7fe      	b.n	8001914 <MemManage_Handler+0x4>

08001916 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001916:	b480      	push	{r7}
 8001918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800191a:	e7fe      	b.n	800191a <BusFault_Handler+0x4>

0800191c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001920:	e7fe      	b.n	8001920 <UsageFault_Handler+0x4>

08001922 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001922:	b480      	push	{r7}
 8001924:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001926:	bf00      	nop
 8001928:	46bd      	mov	sp, r7
 800192a:	bc80      	pop	{r7}
 800192c:	4770      	bx	lr

0800192e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800192e:	b480      	push	{r7}
 8001930:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001932:	bf00      	nop
 8001934:	46bd      	mov	sp, r7
 8001936:	bc80      	pop	{r7}
 8001938:	4770      	bx	lr

0800193a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800193a:	b480      	push	{r7}
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800193e:	bf00      	nop
 8001940:	46bd      	mov	sp, r7
 8001942:	bc80      	pop	{r7}
 8001944:	4770      	bx	lr

08001946 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800194a:	f000 fa39 	bl	8001dc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800194e:	bf00      	nop
 8001950:	bd80      	pop	{r7, pc}
	...

08001954 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001958:	4802      	ldr	r0, [pc, #8]	; (8001964 <TIM2_IRQHandler+0x10>)
 800195a:	f002 fc57 	bl	800420c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	200001a0 	.word	0x200001a0

08001968 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800196c:	4802      	ldr	r0, [pc, #8]	; (8001978 <USART3_IRQHandler+0x10>)
 800196e:	f003 f8b5 	bl	8004adc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001972:	bf00      	nop
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	200001e8 	.word	0x200001e8

0800197c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b086      	sub	sp, #24
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001984:	4a14      	ldr	r2, [pc, #80]	; (80019d8 <_sbrk+0x5c>)
 8001986:	4b15      	ldr	r3, [pc, #84]	; (80019dc <_sbrk+0x60>)
 8001988:	1ad3      	subs	r3, r2, r3
 800198a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001990:	4b13      	ldr	r3, [pc, #76]	; (80019e0 <_sbrk+0x64>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d102      	bne.n	800199e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001998:	4b11      	ldr	r3, [pc, #68]	; (80019e0 <_sbrk+0x64>)
 800199a:	4a12      	ldr	r2, [pc, #72]	; (80019e4 <_sbrk+0x68>)
 800199c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800199e:	4b10      	ldr	r3, [pc, #64]	; (80019e0 <_sbrk+0x64>)
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4413      	add	r3, r2
 80019a6:	693a      	ldr	r2, [r7, #16]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d207      	bcs.n	80019bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019ac:	f003 fcbe 	bl	800532c <__errno>
 80019b0:	4603      	mov	r3, r0
 80019b2:	220c      	movs	r2, #12
 80019b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019b6:	f04f 33ff 	mov.w	r3, #4294967295
 80019ba:	e009      	b.n	80019d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019bc:	4b08      	ldr	r3, [pc, #32]	; (80019e0 <_sbrk+0x64>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019c2:	4b07      	ldr	r3, [pc, #28]	; (80019e0 <_sbrk+0x64>)
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4413      	add	r3, r2
 80019ca:	4a05      	ldr	r2, [pc, #20]	; (80019e0 <_sbrk+0x64>)
 80019cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019ce:	68fb      	ldr	r3, [r7, #12]
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3718      	adds	r7, #24
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	20005000 	.word	0x20005000
 80019dc:	00000400 	.word	0x00000400
 80019e0:	2000027c 	.word	0x2000027c
 80019e4:	200002d0 	.word	0x200002d0

080019e8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019ec:	bf00      	nop
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bc80      	pop	{r7}
 80019f2:	4770      	bx	lr

080019f4 <isCmdEqualToRST>:

//Another approach
uint8_t cmdParserStatus = INIT_UART;
uint8_t traveler = 0;

int isCmdEqualToRST(uint8_t str[]){
 80019f4:	b480      	push	{r7}
 80019f6:	b085      	sub	sp, #20
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
	int flag = 0;
 80019fc:	2300      	movs	r3, #0
 80019fe:	60fb      	str	r3, [r7, #12]
	if (str[0] == 'R')
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	2b52      	cmp	r3, #82	; 0x52
 8001a06:	d102      	bne.n	8001a0e <isCmdEqualToRST+0x1a>
		flag = 1;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	60fb      	str	r3, [r7, #12]
 8001a0c:	e001      	b.n	8001a12 <isCmdEqualToRST+0x1e>
	else
		flag = 0;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	60fb      	str	r3, [r7, #12]
	return flag;
 8001a12:	68fb      	ldr	r3, [r7, #12]
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3714      	adds	r7, #20
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bc80      	pop	{r7}
 8001a1c:	4770      	bx	lr

08001a1e <isCmdEqualToOK>:

int isCmdEqualToOK(uint8_t str[]){
 8001a1e:	b480      	push	{r7}
 8001a20:	b085      	sub	sp, #20
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
	int flag = 0;
 8001a26:	2300      	movs	r3, #0
 8001a28:	60fb      	str	r3, [r7, #12]
	if (str[0] == 'O')
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	2b4f      	cmp	r3, #79	; 0x4f
 8001a30:	d102      	bne.n	8001a38 <isCmdEqualToOK+0x1a>
		flag = 1;
 8001a32:	2301      	movs	r3, #1
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	e001      	b.n	8001a3c <isCmdEqualToOK+0x1e>
	else
		flag = 0;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	60fb      	str	r3, [r7, #12]
	return flag;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3714      	adds	r7, #20
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bc80      	pop	{r7}
 8001a46:	4770      	bx	lr

08001a48 <isCmdEqualTo1>:

int isCmdEqualTo1(uint8_t str[]){
 8001a48:	b480      	push	{r7}
 8001a4a:	b085      	sub	sp, #20
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
	int flag = 0;
 8001a50:	2300      	movs	r3, #0
 8001a52:	60fb      	str	r3, [r7, #12]
	if (str[0] == '1')
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	2b31      	cmp	r3, #49	; 0x31
 8001a5a:	d102      	bne.n	8001a62 <isCmdEqualTo1+0x1a>
		flag = 1;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	e001      	b.n	8001a66 <isCmdEqualTo1+0x1e>
	else
		flag = 0;
 8001a62:	2300      	movs	r3, #0
 8001a64:	60fb      	str	r3, [r7, #12]
	return flag;
 8001a66:	68fb      	ldr	r3, [r7, #12]
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3714      	adds	r7, #20
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bc80      	pop	{r7}
 8001a70:	4770      	bx	lr

08001a72 <isCmdEqualTo2>:

int isCmdEqualTo2(uint8_t str[]){
 8001a72:	b480      	push	{r7}
 8001a74:	b085      	sub	sp, #20
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
	int flag = 0;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	60fb      	str	r3, [r7, #12]
	if (str[0] == '2')
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	2b32      	cmp	r3, #50	; 0x32
 8001a84:	d102      	bne.n	8001a8c <isCmdEqualTo2+0x1a>
		flag = 1;
 8001a86:	2301      	movs	r3, #1
 8001a88:	60fb      	str	r3, [r7, #12]
 8001a8a:	e001      	b.n	8001a90 <isCmdEqualTo2+0x1e>
	else
		flag = 0;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	60fb      	str	r3, [r7, #12]
	return flag;
 8001a90:	68fb      	ldr	r3, [r7, #12]
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3714      	adds	r7, #20
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bc80      	pop	{r7}
 8001a9a:	4770      	bx	lr

08001a9c <isCmdEqualToInc>:

int isCmdEqualToInc(uint8_t str[]){
 8001a9c:	b480      	push	{r7}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
	int flag = 0;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	60fb      	str	r3, [r7, #12]
	if (str[0] == '+')
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	2b2b      	cmp	r3, #43	; 0x2b
 8001aae:	d102      	bne.n	8001ab6 <isCmdEqualToInc+0x1a>
		flag = 1;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	60fb      	str	r3, [r7, #12]
 8001ab4:	e001      	b.n	8001aba <isCmdEqualToInc+0x1e>
	else
		flag = 0;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	60fb      	str	r3, [r7, #12]
	return flag;
 8001aba:	68fb      	ldr	r3, [r7, #12]
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3714      	adds	r7, #20
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bc80      	pop	{r7}
 8001ac4:	4770      	bx	lr

08001ac6 <isCmdEqualToDec>:

int isCmdEqualToDec(uint8_t str[]){
 8001ac6:	b480      	push	{r7}
 8001ac8:	b085      	sub	sp, #20
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
	int flag = 0;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	60fb      	str	r3, [r7, #12]
	if (str[0] == '-')
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	2b2d      	cmp	r3, #45	; 0x2d
 8001ad8:	d102      	bne.n	8001ae0 <isCmdEqualToDec+0x1a>
		flag = 1;
 8001ada:	2301      	movs	r3, #1
 8001adc:	60fb      	str	r3, [r7, #12]
 8001ade:	e001      	b.n	8001ae4 <isCmdEqualToDec+0x1e>
	else
		flag = 0;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]
	return flag;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3714      	adds	r7, #20
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bc80      	pop	{r7}
 8001aee:	4770      	bx	lr

08001af0 <cmd_parser_fsm>:

void cmd_parser_fsm(){
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
	switch(status1){
 8001af4:	4b42      	ldr	r3, [pc, #264]	; (8001c00 <cmd_parser_fsm+0x110>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	2b0b      	cmp	r3, #11
 8001afa:	d037      	beq.n	8001b6c <cmd_parser_fsm+0x7c>
 8001afc:	2b0b      	cmp	r3, #11
 8001afe:	dc78      	bgt.n	8001bf2 <cmd_parser_fsm+0x102>
 8001b00:	2b09      	cmp	r3, #9
 8001b02:	d002      	beq.n	8001b0a <cmd_parser_fsm+0x1a>
 8001b04:	2b0a      	cmp	r3, #10
 8001b06:	d008      	beq.n	8001b1a <cmd_parser_fsm+0x2a>
			}
			else cmd_flag = UNDEF;
			status1 = INIT_UART;
			break;
		default:
			break;
 8001b08:	e073      	b.n	8001bf2 <cmd_parser_fsm+0x102>
			if (buffer_byte == '!') status1 = READING;
 8001b0a:	4b3e      	ldr	r3, [pc, #248]	; (8001c04 <cmd_parser_fsm+0x114>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	2b21      	cmp	r3, #33	; 0x21
 8001b10:	d171      	bne.n	8001bf6 <cmd_parser_fsm+0x106>
 8001b12:	4b3b      	ldr	r3, [pc, #236]	; (8001c00 <cmd_parser_fsm+0x110>)
 8001b14:	220a      	movs	r2, #10
 8001b16:	701a      	strb	r2, [r3, #0]
			break;
 8001b18:	e06d      	b.n	8001bf6 <cmd_parser_fsm+0x106>
			if (buffer_byte != '!' && buffer_byte != '#'){
 8001b1a:	4b3a      	ldr	r3, [pc, #232]	; (8001c04 <cmd_parser_fsm+0x114>)
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	2b21      	cmp	r3, #33	; 0x21
 8001b20:	d011      	beq.n	8001b46 <cmd_parser_fsm+0x56>
 8001b22:	4b38      	ldr	r3, [pc, #224]	; (8001c04 <cmd_parser_fsm+0x114>)
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	2b23      	cmp	r3, #35	; 0x23
 8001b28:	d00d      	beq.n	8001b46 <cmd_parser_fsm+0x56>
				cmd_data[cmd_index] = buffer_byte;
 8001b2a:	4b37      	ldr	r3, [pc, #220]	; (8001c08 <cmd_parser_fsm+0x118>)
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	461a      	mov	r2, r3
 8001b30:	4b34      	ldr	r3, [pc, #208]	; (8001c04 <cmd_parser_fsm+0x114>)
 8001b32:	7819      	ldrb	r1, [r3, #0]
 8001b34:	4b35      	ldr	r3, [pc, #212]	; (8001c0c <cmd_parser_fsm+0x11c>)
 8001b36:	5499      	strb	r1, [r3, r2]
				cmd_index++;
 8001b38:	4b33      	ldr	r3, [pc, #204]	; (8001c08 <cmd_parser_fsm+0x118>)
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	b2da      	uxtb	r2, r3
 8001b40:	4b31      	ldr	r3, [pc, #196]	; (8001c08 <cmd_parser_fsm+0x118>)
 8001b42:	701a      	strb	r2, [r3, #0]
			break;
 8001b44:	e059      	b.n	8001bfa <cmd_parser_fsm+0x10a>
			else if (buffer_byte == '!')
 8001b46:	4b2f      	ldr	r3, [pc, #188]	; (8001c04 <cmd_parser_fsm+0x114>)
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	2b21      	cmp	r3, #33	; 0x21
 8001b4c:	d103      	bne.n	8001b56 <cmd_parser_fsm+0x66>
				status1 = READING;
 8001b4e:	4b2c      	ldr	r3, [pc, #176]	; (8001c00 <cmd_parser_fsm+0x110>)
 8001b50:	220a      	movs	r2, #10
 8001b52:	701a      	strb	r2, [r3, #0]
			break;
 8001b54:	e051      	b.n	8001bfa <cmd_parser_fsm+0x10a>
			else if (buffer_byte == '#'){
 8001b56:	4b2b      	ldr	r3, [pc, #172]	; (8001c04 <cmd_parser_fsm+0x114>)
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	2b23      	cmp	r3, #35	; 0x23
 8001b5c:	d14d      	bne.n	8001bfa <cmd_parser_fsm+0x10a>
				status1 = STOP;
 8001b5e:	4b28      	ldr	r3, [pc, #160]	; (8001c00 <cmd_parser_fsm+0x110>)
 8001b60:	220b      	movs	r2, #11
 8001b62:	701a      	strb	r2, [r3, #0]
				cmd_index = 0;
 8001b64:	4b28      	ldr	r3, [pc, #160]	; (8001c08 <cmd_parser_fsm+0x118>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	701a      	strb	r2, [r3, #0]
			break;
 8001b6a:	e046      	b.n	8001bfa <cmd_parser_fsm+0x10a>
			if (isCmdEqualToRST(cmd_data)==1){
 8001b6c:	4827      	ldr	r0, [pc, #156]	; (8001c0c <cmd_parser_fsm+0x11c>)
 8001b6e:	f7ff ff41 	bl	80019f4 <isCmdEqualToRST>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d103      	bne.n	8001b80 <cmd_parser_fsm+0x90>
				cmd_flag = RST;
 8001b78:	4b25      	ldr	r3, [pc, #148]	; (8001c10 <cmd_parser_fsm+0x120>)
 8001b7a:	220c      	movs	r2, #12
 8001b7c:	701a      	strb	r2, [r3, #0]
 8001b7e:	e034      	b.n	8001bea <cmd_parser_fsm+0xfa>
			else if (isCmdEqualTo1(cmd_data)==1){
 8001b80:	4822      	ldr	r0, [pc, #136]	; (8001c0c <cmd_parser_fsm+0x11c>)
 8001b82:	f7ff ff61 	bl	8001a48 <isCmdEqualTo1>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d103      	bne.n	8001b94 <cmd_parser_fsm+0xa4>
				cmd_flag = MODE2;
 8001b8c:	4b20      	ldr	r3, [pc, #128]	; (8001c10 <cmd_parser_fsm+0x120>)
 8001b8e:	220e      	movs	r2, #14
 8001b90:	701a      	strb	r2, [r3, #0]
 8001b92:	e02a      	b.n	8001bea <cmd_parser_fsm+0xfa>
			else if (isCmdEqualTo2(cmd_data)==1){
 8001b94:	481d      	ldr	r0, [pc, #116]	; (8001c0c <cmd_parser_fsm+0x11c>)
 8001b96:	f7ff ff6c 	bl	8001a72 <isCmdEqualTo2>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d103      	bne.n	8001ba8 <cmd_parser_fsm+0xb8>
				cmd_flag = MODE3;
 8001ba0:	4b1b      	ldr	r3, [pc, #108]	; (8001c10 <cmd_parser_fsm+0x120>)
 8001ba2:	220f      	movs	r2, #15
 8001ba4:	701a      	strb	r2, [r3, #0]
 8001ba6:	e020      	b.n	8001bea <cmd_parser_fsm+0xfa>
			else if (isCmdEqualToInc(cmd_data)==1){
 8001ba8:	4818      	ldr	r0, [pc, #96]	; (8001c0c <cmd_parser_fsm+0x11c>)
 8001baa:	f7ff ff77 	bl	8001a9c <isCmdEqualToInc>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d103      	bne.n	8001bbc <cmd_parser_fsm+0xcc>
				cmd_flag = INCREASE;
 8001bb4:	4b16      	ldr	r3, [pc, #88]	; (8001c10 <cmd_parser_fsm+0x120>)
 8001bb6:	2206      	movs	r2, #6
 8001bb8:	701a      	strb	r2, [r3, #0]
 8001bba:	e016      	b.n	8001bea <cmd_parser_fsm+0xfa>
			else if (isCmdEqualToDec(cmd_data)==1){
 8001bbc:	4813      	ldr	r0, [pc, #76]	; (8001c0c <cmd_parser_fsm+0x11c>)
 8001bbe:	f7ff ff82 	bl	8001ac6 <isCmdEqualToDec>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d103      	bne.n	8001bd0 <cmd_parser_fsm+0xe0>
				cmd_flag = DECREASE;
 8001bc8:	4b11      	ldr	r3, [pc, #68]	; (8001c10 <cmd_parser_fsm+0x120>)
 8001bca:	2207      	movs	r2, #7
 8001bcc:	701a      	strb	r2, [r3, #0]
 8001bce:	e00c      	b.n	8001bea <cmd_parser_fsm+0xfa>
			else if (isCmdEqualToOK(cmd_data)==1){
 8001bd0:	480e      	ldr	r0, [pc, #56]	; (8001c0c <cmd_parser_fsm+0x11c>)
 8001bd2:	f7ff ff24 	bl	8001a1e <isCmdEqualToOK>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b01      	cmp	r3, #1
 8001bda:	d103      	bne.n	8001be4 <cmd_parser_fsm+0xf4>
				cmd_flag = OK;
 8001bdc:	4b0c      	ldr	r3, [pc, #48]	; (8001c10 <cmd_parser_fsm+0x120>)
 8001bde:	220d      	movs	r2, #13
 8001be0:	701a      	strb	r2, [r3, #0]
 8001be2:	e002      	b.n	8001bea <cmd_parser_fsm+0xfa>
			else cmd_flag = UNDEF;
 8001be4:	4b0a      	ldr	r3, [pc, #40]	; (8001c10 <cmd_parser_fsm+0x120>)
 8001be6:	220e      	movs	r2, #14
 8001be8:	701a      	strb	r2, [r3, #0]
			status1 = INIT_UART;
 8001bea:	4b05      	ldr	r3, [pc, #20]	; (8001c00 <cmd_parser_fsm+0x110>)
 8001bec:	2209      	movs	r2, #9
 8001bee:	701a      	strb	r2, [r3, #0]
			break;
 8001bf0:	e004      	b.n	8001bfc <cmd_parser_fsm+0x10c>
			break;
 8001bf2:	bf00      	nop
 8001bf4:	e002      	b.n	8001bfc <cmd_parser_fsm+0x10c>
			break;
 8001bf6:	bf00      	nop
 8001bf8:	e000      	b.n	8001bfc <cmd_parser_fsm+0x10c>
			break;
 8001bfa:	bf00      	nop
	}
}
 8001bfc:	bf00      	nop
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	2000001c 	.word	0x2000001c
 8001c04:	20000280 	.word	0x20000280
 8001c08:	200002bb 	.word	0x200002bb
 8001c0c:	200002b8 	.word	0x200002b8
 8001c10:	2000001d 	.word	0x2000001d

08001c14 <uart_control_fsm>:


void uart_control_fsm(){
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
	switch (cmd_flag){
 8001c18:	4b2f      	ldr	r3, [pc, #188]	; (8001cd8 <uart_control_fsm+0xc4>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	3b06      	subs	r3, #6
 8001c1e:	2b09      	cmp	r3, #9
 8001c20:	d84f      	bhi.n	8001cc2 <uart_control_fsm+0xae>
 8001c22:	a201      	add	r2, pc, #4	; (adr r2, 8001c28 <uart_control_fsm+0x14>)
 8001c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c28:	08001c69 	.word	0x08001c69
 8001c2c:	08001c87 	.word	0x08001c87
 8001c30:	08001cc3 	.word	0x08001cc3
 8001c34:	08001cc3 	.word	0x08001cc3
 8001c38:	08001cc3 	.word	0x08001cc3
 8001c3c:	08001cc3 	.word	0x08001cc3
 8001c40:	08001c51 	.word	0x08001c51
 8001c44:	08001ca5 	.word	0x08001ca5
 8001c48:	08001c59 	.word	0x08001c59
 8001c4c:	08001c61 	.word	0x08001c61
		case RST:
			mode = MODE1;
 8001c50:	4b22      	ldr	r3, [pc, #136]	; (8001cdc <uart_control_fsm+0xc8>)
 8001c52:	220d      	movs	r2, #13
 8001c54:	601a      	str	r2, [r3, #0]
			break;
 8001c56:	e03b      	b.n	8001cd0 <uart_control_fsm+0xbc>
		case MODE2:
			mode = MODE2;
 8001c58:	4b20      	ldr	r3, [pc, #128]	; (8001cdc <uart_control_fsm+0xc8>)
 8001c5a:	220e      	movs	r2, #14
 8001c5c:	601a      	str	r2, [r3, #0]
			break;
 8001c5e:	e037      	b.n	8001cd0 <uart_control_fsm+0xbc>
		case MODE3:
			mode = MODE3;
 8001c60:	4b1e      	ldr	r3, [pc, #120]	; (8001cdc <uart_control_fsm+0xc8>)
 8001c62:	220f      	movs	r2, #15
 8001c64:	601a      	str	r2, [r3, #0]
			break;
 8001c66:	e033      	b.n	8001cd0 <uart_control_fsm+0xbc>
		case INCREASE:
			if (mode == MODE2) statusMODE2 = INCREASE;
 8001c68:	4b1c      	ldr	r3, [pc, #112]	; (8001cdc <uart_control_fsm+0xc8>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	2b0e      	cmp	r3, #14
 8001c6e:	d102      	bne.n	8001c76 <uart_control_fsm+0x62>
 8001c70:	4b1b      	ldr	r3, [pc, #108]	; (8001ce0 <uart_control_fsm+0xcc>)
 8001c72:	2206      	movs	r2, #6
 8001c74:	601a      	str	r2, [r3, #0]
			if (mode == MODE3) statusMODE3 = INCREASE;
 8001c76:	4b19      	ldr	r3, [pc, #100]	; (8001cdc <uart_control_fsm+0xc8>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2b0f      	cmp	r3, #15
 8001c7c:	d123      	bne.n	8001cc6 <uart_control_fsm+0xb2>
 8001c7e:	4b19      	ldr	r3, [pc, #100]	; (8001ce4 <uart_control_fsm+0xd0>)
 8001c80:	2206      	movs	r2, #6
 8001c82:	601a      	str	r2, [r3, #0]
			break;
 8001c84:	e01f      	b.n	8001cc6 <uart_control_fsm+0xb2>
		case DECREASE:
			if (mode == MODE2) statusMODE2 = DECREASE;
 8001c86:	4b15      	ldr	r3, [pc, #84]	; (8001cdc <uart_control_fsm+0xc8>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2b0e      	cmp	r3, #14
 8001c8c:	d102      	bne.n	8001c94 <uart_control_fsm+0x80>
 8001c8e:	4b14      	ldr	r3, [pc, #80]	; (8001ce0 <uart_control_fsm+0xcc>)
 8001c90:	2207      	movs	r2, #7
 8001c92:	601a      	str	r2, [r3, #0]
			if (mode == MODE3) statusMODE3 = DECREASE;
 8001c94:	4b11      	ldr	r3, [pc, #68]	; (8001cdc <uart_control_fsm+0xc8>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2b0f      	cmp	r3, #15
 8001c9a:	d116      	bne.n	8001cca <uart_control_fsm+0xb6>
 8001c9c:	4b11      	ldr	r3, [pc, #68]	; (8001ce4 <uart_control_fsm+0xd0>)
 8001c9e:	2207      	movs	r2, #7
 8001ca0:	601a      	str	r2, [r3, #0]
			break;
 8001ca2:	e012      	b.n	8001cca <uart_control_fsm+0xb6>
		case OK:
			if (mode == MODE2) statusMODE2 = SAVE;
 8001ca4:	4b0d      	ldr	r3, [pc, #52]	; (8001cdc <uart_control_fsm+0xc8>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2b0e      	cmp	r3, #14
 8001caa:	d102      	bne.n	8001cb2 <uart_control_fsm+0x9e>
 8001cac:	4b0c      	ldr	r3, [pc, #48]	; (8001ce0 <uart_control_fsm+0xcc>)
 8001cae:	2208      	movs	r2, #8
 8001cb0:	601a      	str	r2, [r3, #0]
			if (mode == MODE3) statusMODE3 = SAVE;
 8001cb2:	4b0a      	ldr	r3, [pc, #40]	; (8001cdc <uart_control_fsm+0xc8>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2b0f      	cmp	r3, #15
 8001cb8:	d109      	bne.n	8001cce <uart_control_fsm+0xba>
 8001cba:	4b0a      	ldr	r3, [pc, #40]	; (8001ce4 <uart_control_fsm+0xd0>)
 8001cbc:	2208      	movs	r2, #8
 8001cbe:	601a      	str	r2, [r3, #0]
			break;
 8001cc0:	e005      	b.n	8001cce <uart_control_fsm+0xba>
		default:
			break;
 8001cc2:	bf00      	nop
 8001cc4:	e004      	b.n	8001cd0 <uart_control_fsm+0xbc>
			break;
 8001cc6:	bf00      	nop
 8001cc8:	e002      	b.n	8001cd0 <uart_control_fsm+0xbc>
			break;
 8001cca:	bf00      	nop
 8001ccc:	e000      	b.n	8001cd0 <uart_control_fsm+0xbc>
			break;
 8001cce:	bf00      	nop
	}
}
 8001cd0:	bf00      	nop
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bc80      	pop	{r7}
 8001cd6:	4770      	bx	lr
 8001cd8:	2000001d 	.word	0x2000001d
 8001cdc:	200000cc 	.word	0x200000cc
 8001ce0:	200000d4 	.word	0x200000d4
 8001ce4:	200000d8 	.word	0x200000d8

08001ce8 <Reset_Handler>:
 8001ce8:	480c      	ldr	r0, [pc, #48]	; (8001d1c <LoopFillZerobss+0x12>)
 8001cea:	490d      	ldr	r1, [pc, #52]	; (8001d20 <LoopFillZerobss+0x16>)
 8001cec:	4a0d      	ldr	r2, [pc, #52]	; (8001d24 <LoopFillZerobss+0x1a>)
 8001cee:	2300      	movs	r3, #0
 8001cf0:	e002      	b.n	8001cf8 <LoopCopyDataInit>

08001cf2 <CopyDataInit>:
 8001cf2:	58d4      	ldr	r4, [r2, r3]
 8001cf4:	50c4      	str	r4, [r0, r3]
 8001cf6:	3304      	adds	r3, #4

08001cf8 <LoopCopyDataInit>:
 8001cf8:	18c4      	adds	r4, r0, r3
 8001cfa:	428c      	cmp	r4, r1
 8001cfc:	d3f9      	bcc.n	8001cf2 <CopyDataInit>
 8001cfe:	4a0a      	ldr	r2, [pc, #40]	; (8001d28 <LoopFillZerobss+0x1e>)
 8001d00:	4c0a      	ldr	r4, [pc, #40]	; (8001d2c <LoopFillZerobss+0x22>)
 8001d02:	2300      	movs	r3, #0
 8001d04:	e001      	b.n	8001d0a <LoopFillZerobss>

08001d06 <FillZerobss>:
 8001d06:	6013      	str	r3, [r2, #0]
 8001d08:	3204      	adds	r2, #4

08001d0a <LoopFillZerobss>:
 8001d0a:	42a2      	cmp	r2, r4
 8001d0c:	d3fb      	bcc.n	8001d06 <FillZerobss>
 8001d0e:	f7ff fe6b 	bl	80019e8 <SystemInit>
 8001d12:	f003 fb11 	bl	8005338 <__libc_init_array>
 8001d16:	f7ff f9d9 	bl	80010cc <main>
 8001d1a:	4770      	bx	lr
 8001d1c:	20000000 	.word	0x20000000
 8001d20:	2000008c 	.word	0x2000008c
 8001d24:	08005dac 	.word	0x08005dac
 8001d28:	2000008c 	.word	0x2000008c
 8001d2c:	200002d0 	.word	0x200002d0

08001d30 <ADC1_2_IRQHandler>:
 8001d30:	e7fe      	b.n	8001d30 <ADC1_2_IRQHandler>
	...

08001d34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d38:	4b08      	ldr	r3, [pc, #32]	; (8001d5c <HAL_Init+0x28>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a07      	ldr	r2, [pc, #28]	; (8001d5c <HAL_Init+0x28>)
 8001d3e:	f043 0310 	orr.w	r3, r3, #16
 8001d42:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d44:	2003      	movs	r0, #3
 8001d46:	f000 f947 	bl	8001fd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d4a:	200f      	movs	r0, #15
 8001d4c:	f000 f808 	bl	8001d60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d50:	f7ff fca4 	bl	800169c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	40022000 	.word	0x40022000

08001d60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d68:	4b12      	ldr	r3, [pc, #72]	; (8001db4 <HAL_InitTick+0x54>)
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	4b12      	ldr	r3, [pc, #72]	; (8001db8 <HAL_InitTick+0x58>)
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	4619      	mov	r1, r3
 8001d72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d76:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f000 f95f 	bl	8002042 <HAL_SYSTICK_Config>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e00e      	b.n	8001dac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2b0f      	cmp	r3, #15
 8001d92:	d80a      	bhi.n	8001daa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d94:	2200      	movs	r2, #0
 8001d96:	6879      	ldr	r1, [r7, #4]
 8001d98:	f04f 30ff 	mov.w	r0, #4294967295
 8001d9c:	f000 f927 	bl	8001fee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001da0:	4a06      	ldr	r2, [pc, #24]	; (8001dbc <HAL_InitTick+0x5c>)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001da6:	2300      	movs	r3, #0
 8001da8:	e000      	b.n	8001dac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3708      	adds	r7, #8
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	20000018 	.word	0x20000018
 8001db8:	20000024 	.word	0x20000024
 8001dbc:	20000020 	.word	0x20000020

08001dc0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dc4:	4b05      	ldr	r3, [pc, #20]	; (8001ddc <HAL_IncTick+0x1c>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	461a      	mov	r2, r3
 8001dca:	4b05      	ldr	r3, [pc, #20]	; (8001de0 <HAL_IncTick+0x20>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4413      	add	r3, r2
 8001dd0:	4a03      	ldr	r2, [pc, #12]	; (8001de0 <HAL_IncTick+0x20>)
 8001dd2:	6013      	str	r3, [r2, #0]
}
 8001dd4:	bf00      	nop
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bc80      	pop	{r7}
 8001dda:	4770      	bx	lr
 8001ddc:	20000024 	.word	0x20000024
 8001de0:	200002bc 	.word	0x200002bc

08001de4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  return uwTick;
 8001de8:	4b02      	ldr	r3, [pc, #8]	; (8001df4 <HAL_GetTick+0x10>)
 8001dea:	681b      	ldr	r3, [r3, #0]
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bc80      	pop	{r7}
 8001df2:	4770      	bx	lr
 8001df4:	200002bc 	.word	0x200002bc

08001df8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e00:	f7ff fff0 	bl	8001de4 <HAL_GetTick>
 8001e04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e10:	d005      	beq.n	8001e1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e12:	4b0a      	ldr	r3, [pc, #40]	; (8001e3c <HAL_Delay+0x44>)
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	461a      	mov	r2, r3
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e1e:	bf00      	nop
 8001e20:	f7ff ffe0 	bl	8001de4 <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	68fa      	ldr	r2, [r7, #12]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d8f7      	bhi.n	8001e20 <HAL_Delay+0x28>
  {
  }
}
 8001e30:	bf00      	nop
 8001e32:	bf00      	nop
 8001e34:	3710      	adds	r7, #16
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	20000024 	.word	0x20000024

08001e40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b085      	sub	sp, #20
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f003 0307 	and.w	r3, r3, #7
 8001e4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e50:	4b0c      	ldr	r3, [pc, #48]	; (8001e84 <__NVIC_SetPriorityGrouping+0x44>)
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e56:	68ba      	ldr	r2, [r7, #8]
 8001e58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e72:	4a04      	ldr	r2, [pc, #16]	; (8001e84 <__NVIC_SetPriorityGrouping+0x44>)
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	60d3      	str	r3, [r2, #12]
}
 8001e78:	bf00      	nop
 8001e7a:	3714      	adds	r7, #20
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bc80      	pop	{r7}
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	e000ed00 	.word	0xe000ed00

08001e88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e8c:	4b04      	ldr	r3, [pc, #16]	; (8001ea0 <__NVIC_GetPriorityGrouping+0x18>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	0a1b      	lsrs	r3, r3, #8
 8001e92:	f003 0307 	and.w	r3, r3, #7
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bc80      	pop	{r7}
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	e000ed00 	.word	0xe000ed00

08001ea4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	4603      	mov	r3, r0
 8001eac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	db0b      	blt.n	8001ece <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eb6:	79fb      	ldrb	r3, [r7, #7]
 8001eb8:	f003 021f 	and.w	r2, r3, #31
 8001ebc:	4906      	ldr	r1, [pc, #24]	; (8001ed8 <__NVIC_EnableIRQ+0x34>)
 8001ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec2:	095b      	lsrs	r3, r3, #5
 8001ec4:	2001      	movs	r0, #1
 8001ec6:	fa00 f202 	lsl.w	r2, r0, r2
 8001eca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ece:	bf00      	nop
 8001ed0:	370c      	adds	r7, #12
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bc80      	pop	{r7}
 8001ed6:	4770      	bx	lr
 8001ed8:	e000e100 	.word	0xe000e100

08001edc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	6039      	str	r1, [r7, #0]
 8001ee6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	db0a      	blt.n	8001f06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	b2da      	uxtb	r2, r3
 8001ef4:	490c      	ldr	r1, [pc, #48]	; (8001f28 <__NVIC_SetPriority+0x4c>)
 8001ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efa:	0112      	lsls	r2, r2, #4
 8001efc:	b2d2      	uxtb	r2, r2
 8001efe:	440b      	add	r3, r1
 8001f00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f04:	e00a      	b.n	8001f1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	b2da      	uxtb	r2, r3
 8001f0a:	4908      	ldr	r1, [pc, #32]	; (8001f2c <__NVIC_SetPriority+0x50>)
 8001f0c:	79fb      	ldrb	r3, [r7, #7]
 8001f0e:	f003 030f 	and.w	r3, r3, #15
 8001f12:	3b04      	subs	r3, #4
 8001f14:	0112      	lsls	r2, r2, #4
 8001f16:	b2d2      	uxtb	r2, r2
 8001f18:	440b      	add	r3, r1
 8001f1a:	761a      	strb	r2, [r3, #24]
}
 8001f1c:	bf00      	nop
 8001f1e:	370c      	adds	r7, #12
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bc80      	pop	{r7}
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	e000e100 	.word	0xe000e100
 8001f2c:	e000ed00 	.word	0xe000ed00

08001f30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b089      	sub	sp, #36	; 0x24
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	60b9      	str	r1, [r7, #8]
 8001f3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	f003 0307 	and.w	r3, r3, #7
 8001f42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	f1c3 0307 	rsb	r3, r3, #7
 8001f4a:	2b04      	cmp	r3, #4
 8001f4c:	bf28      	it	cs
 8001f4e:	2304      	movcs	r3, #4
 8001f50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	3304      	adds	r3, #4
 8001f56:	2b06      	cmp	r3, #6
 8001f58:	d902      	bls.n	8001f60 <NVIC_EncodePriority+0x30>
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	3b03      	subs	r3, #3
 8001f5e:	e000      	b.n	8001f62 <NVIC_EncodePriority+0x32>
 8001f60:	2300      	movs	r3, #0
 8001f62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f64:	f04f 32ff 	mov.w	r2, #4294967295
 8001f68:	69bb      	ldr	r3, [r7, #24]
 8001f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6e:	43da      	mvns	r2, r3
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	401a      	ands	r2, r3
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f78:	f04f 31ff 	mov.w	r1, #4294967295
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f82:	43d9      	mvns	r1, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f88:	4313      	orrs	r3, r2
         );
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3724      	adds	r7, #36	; 0x24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bc80      	pop	{r7}
 8001f92:	4770      	bx	lr

08001f94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	3b01      	subs	r3, #1
 8001fa0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fa4:	d301      	bcc.n	8001faa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e00f      	b.n	8001fca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001faa:	4a0a      	ldr	r2, [pc, #40]	; (8001fd4 <SysTick_Config+0x40>)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	3b01      	subs	r3, #1
 8001fb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fb2:	210f      	movs	r1, #15
 8001fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fb8:	f7ff ff90 	bl	8001edc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fbc:	4b05      	ldr	r3, [pc, #20]	; (8001fd4 <SysTick_Config+0x40>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fc2:	4b04      	ldr	r3, [pc, #16]	; (8001fd4 <SysTick_Config+0x40>)
 8001fc4:	2207      	movs	r2, #7
 8001fc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	e000e010 	.word	0xe000e010

08001fd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f7ff ff2d 	bl	8001e40 <__NVIC_SetPriorityGrouping>
}
 8001fe6:	bf00      	nop
 8001fe8:	3708      	adds	r7, #8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}

08001fee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	b086      	sub	sp, #24
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	60b9      	str	r1, [r7, #8]
 8001ff8:	607a      	str	r2, [r7, #4]
 8001ffa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002000:	f7ff ff42 	bl	8001e88 <__NVIC_GetPriorityGrouping>
 8002004:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	68b9      	ldr	r1, [r7, #8]
 800200a:	6978      	ldr	r0, [r7, #20]
 800200c:	f7ff ff90 	bl	8001f30 <NVIC_EncodePriority>
 8002010:	4602      	mov	r2, r0
 8002012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002016:	4611      	mov	r1, r2
 8002018:	4618      	mov	r0, r3
 800201a:	f7ff ff5f 	bl	8001edc <__NVIC_SetPriority>
}
 800201e:	bf00      	nop
 8002020:	3718      	adds	r7, #24
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}

08002026 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002026:	b580      	push	{r7, lr}
 8002028:	b082      	sub	sp, #8
 800202a:	af00      	add	r7, sp, #0
 800202c:	4603      	mov	r3, r0
 800202e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002030:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002034:	4618      	mov	r0, r3
 8002036:	f7ff ff35 	bl	8001ea4 <__NVIC_EnableIRQ>
}
 800203a:	bf00      	nop
 800203c:	3708      	adds	r7, #8
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}

08002042 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002042:	b580      	push	{r7, lr}
 8002044:	b082      	sub	sp, #8
 8002046:	af00      	add	r7, sp, #0
 8002048:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f7ff ffa2 	bl	8001f94 <SysTick_Config>
 8002050:	4603      	mov	r3, r0
}
 8002052:	4618      	mov	r0, r3
 8002054:	3708      	adds	r7, #8
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800205a:	b480      	push	{r7}
 800205c:	b085      	sub	sp, #20
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002062:	2300      	movs	r3, #0
 8002064:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800206c:	2b02      	cmp	r3, #2
 800206e:	d008      	beq.n	8002082 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2204      	movs	r2, #4
 8002074:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2200      	movs	r2, #0
 800207a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e020      	b.n	80020c4 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f022 020e 	bic.w	r2, r2, #14
 8002090:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f022 0201 	bic.w	r2, r2, #1
 80020a0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020aa:	2101      	movs	r1, #1
 80020ac:	fa01 f202 	lsl.w	r2, r1, r2
 80020b0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2201      	movs	r2, #1
 80020b6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2200      	movs	r2, #0
 80020be:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80020c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3714      	adds	r7, #20
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bc80      	pop	{r7}
 80020cc:	4770      	bx	lr
	...

080020d0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020d8:	2300      	movs	r3, #0
 80020da:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d005      	beq.n	80020f2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2204      	movs	r2, #4
 80020ea:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	73fb      	strb	r3, [r7, #15]
 80020f0:	e051      	b.n	8002196 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f022 020e 	bic.w	r2, r2, #14
 8002100:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f022 0201 	bic.w	r2, r2, #1
 8002110:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a22      	ldr	r2, [pc, #136]	; (80021a0 <HAL_DMA_Abort_IT+0xd0>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d029      	beq.n	8002170 <HAL_DMA_Abort_IT+0xa0>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a20      	ldr	r2, [pc, #128]	; (80021a4 <HAL_DMA_Abort_IT+0xd4>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d022      	beq.n	800216c <HAL_DMA_Abort_IT+0x9c>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a1f      	ldr	r2, [pc, #124]	; (80021a8 <HAL_DMA_Abort_IT+0xd8>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d01a      	beq.n	8002166 <HAL_DMA_Abort_IT+0x96>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a1d      	ldr	r2, [pc, #116]	; (80021ac <HAL_DMA_Abort_IT+0xdc>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d012      	beq.n	8002160 <HAL_DMA_Abort_IT+0x90>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a1c      	ldr	r2, [pc, #112]	; (80021b0 <HAL_DMA_Abort_IT+0xe0>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d00a      	beq.n	800215a <HAL_DMA_Abort_IT+0x8a>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a1a      	ldr	r2, [pc, #104]	; (80021b4 <HAL_DMA_Abort_IT+0xe4>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d102      	bne.n	8002154 <HAL_DMA_Abort_IT+0x84>
 800214e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002152:	e00e      	b.n	8002172 <HAL_DMA_Abort_IT+0xa2>
 8002154:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002158:	e00b      	b.n	8002172 <HAL_DMA_Abort_IT+0xa2>
 800215a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800215e:	e008      	b.n	8002172 <HAL_DMA_Abort_IT+0xa2>
 8002160:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002164:	e005      	b.n	8002172 <HAL_DMA_Abort_IT+0xa2>
 8002166:	f44f 7380 	mov.w	r3, #256	; 0x100
 800216a:	e002      	b.n	8002172 <HAL_DMA_Abort_IT+0xa2>
 800216c:	2310      	movs	r3, #16
 800216e:	e000      	b.n	8002172 <HAL_DMA_Abort_IT+0xa2>
 8002170:	2301      	movs	r3, #1
 8002172:	4a11      	ldr	r2, [pc, #68]	; (80021b8 <HAL_DMA_Abort_IT+0xe8>)
 8002174:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2201      	movs	r2, #1
 800217a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800218a:	2b00      	cmp	r3, #0
 800218c:	d003      	beq.n	8002196 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	4798      	blx	r3
    } 
  }
  return status;
 8002196:	7bfb      	ldrb	r3, [r7, #15]
}
 8002198:	4618      	mov	r0, r3
 800219a:	3710      	adds	r7, #16
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	40020008 	.word	0x40020008
 80021a4:	4002001c 	.word	0x4002001c
 80021a8:	40020030 	.word	0x40020030
 80021ac:	40020044 	.word	0x40020044
 80021b0:	40020058 	.word	0x40020058
 80021b4:	4002006c 	.word	0x4002006c
 80021b8:	40020000 	.word	0x40020000

080021bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021bc:	b480      	push	{r7}
 80021be:	b08b      	sub	sp, #44	; 0x2c
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021c6:	2300      	movs	r3, #0
 80021c8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80021ca:	2300      	movs	r3, #0
 80021cc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021ce:	e169      	b.n	80024a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80021d0:	2201      	movs	r2, #1
 80021d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d4:	fa02 f303 	lsl.w	r3, r2, r3
 80021d8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	69fa      	ldr	r2, [r7, #28]
 80021e0:	4013      	ands	r3, r2
 80021e2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80021e4:	69ba      	ldr	r2, [r7, #24]
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	f040 8158 	bne.w	800249e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	4a9a      	ldr	r2, [pc, #616]	; (800245c <HAL_GPIO_Init+0x2a0>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d05e      	beq.n	80022b6 <HAL_GPIO_Init+0xfa>
 80021f8:	4a98      	ldr	r2, [pc, #608]	; (800245c <HAL_GPIO_Init+0x2a0>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d875      	bhi.n	80022ea <HAL_GPIO_Init+0x12e>
 80021fe:	4a98      	ldr	r2, [pc, #608]	; (8002460 <HAL_GPIO_Init+0x2a4>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d058      	beq.n	80022b6 <HAL_GPIO_Init+0xfa>
 8002204:	4a96      	ldr	r2, [pc, #600]	; (8002460 <HAL_GPIO_Init+0x2a4>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d86f      	bhi.n	80022ea <HAL_GPIO_Init+0x12e>
 800220a:	4a96      	ldr	r2, [pc, #600]	; (8002464 <HAL_GPIO_Init+0x2a8>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d052      	beq.n	80022b6 <HAL_GPIO_Init+0xfa>
 8002210:	4a94      	ldr	r2, [pc, #592]	; (8002464 <HAL_GPIO_Init+0x2a8>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d869      	bhi.n	80022ea <HAL_GPIO_Init+0x12e>
 8002216:	4a94      	ldr	r2, [pc, #592]	; (8002468 <HAL_GPIO_Init+0x2ac>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d04c      	beq.n	80022b6 <HAL_GPIO_Init+0xfa>
 800221c:	4a92      	ldr	r2, [pc, #584]	; (8002468 <HAL_GPIO_Init+0x2ac>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d863      	bhi.n	80022ea <HAL_GPIO_Init+0x12e>
 8002222:	4a92      	ldr	r2, [pc, #584]	; (800246c <HAL_GPIO_Init+0x2b0>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d046      	beq.n	80022b6 <HAL_GPIO_Init+0xfa>
 8002228:	4a90      	ldr	r2, [pc, #576]	; (800246c <HAL_GPIO_Init+0x2b0>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d85d      	bhi.n	80022ea <HAL_GPIO_Init+0x12e>
 800222e:	2b12      	cmp	r3, #18
 8002230:	d82a      	bhi.n	8002288 <HAL_GPIO_Init+0xcc>
 8002232:	2b12      	cmp	r3, #18
 8002234:	d859      	bhi.n	80022ea <HAL_GPIO_Init+0x12e>
 8002236:	a201      	add	r2, pc, #4	; (adr r2, 800223c <HAL_GPIO_Init+0x80>)
 8002238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800223c:	080022b7 	.word	0x080022b7
 8002240:	08002291 	.word	0x08002291
 8002244:	080022a3 	.word	0x080022a3
 8002248:	080022e5 	.word	0x080022e5
 800224c:	080022eb 	.word	0x080022eb
 8002250:	080022eb 	.word	0x080022eb
 8002254:	080022eb 	.word	0x080022eb
 8002258:	080022eb 	.word	0x080022eb
 800225c:	080022eb 	.word	0x080022eb
 8002260:	080022eb 	.word	0x080022eb
 8002264:	080022eb 	.word	0x080022eb
 8002268:	080022eb 	.word	0x080022eb
 800226c:	080022eb 	.word	0x080022eb
 8002270:	080022eb 	.word	0x080022eb
 8002274:	080022eb 	.word	0x080022eb
 8002278:	080022eb 	.word	0x080022eb
 800227c:	080022eb 	.word	0x080022eb
 8002280:	08002299 	.word	0x08002299
 8002284:	080022ad 	.word	0x080022ad
 8002288:	4a79      	ldr	r2, [pc, #484]	; (8002470 <HAL_GPIO_Init+0x2b4>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d013      	beq.n	80022b6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800228e:	e02c      	b.n	80022ea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	623b      	str	r3, [r7, #32]
          break;
 8002296:	e029      	b.n	80022ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	3304      	adds	r3, #4
 800229e:	623b      	str	r3, [r7, #32]
          break;
 80022a0:	e024      	b.n	80022ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	3308      	adds	r3, #8
 80022a8:	623b      	str	r3, [r7, #32]
          break;
 80022aa:	e01f      	b.n	80022ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	68db      	ldr	r3, [r3, #12]
 80022b0:	330c      	adds	r3, #12
 80022b2:	623b      	str	r3, [r7, #32]
          break;
 80022b4:	e01a      	b.n	80022ec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d102      	bne.n	80022c4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80022be:	2304      	movs	r3, #4
 80022c0:	623b      	str	r3, [r7, #32]
          break;
 80022c2:	e013      	b.n	80022ec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d105      	bne.n	80022d8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80022cc:	2308      	movs	r3, #8
 80022ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	69fa      	ldr	r2, [r7, #28]
 80022d4:	611a      	str	r2, [r3, #16]
          break;
 80022d6:	e009      	b.n	80022ec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80022d8:	2308      	movs	r3, #8
 80022da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	69fa      	ldr	r2, [r7, #28]
 80022e0:	615a      	str	r2, [r3, #20]
          break;
 80022e2:	e003      	b.n	80022ec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80022e4:	2300      	movs	r3, #0
 80022e6:	623b      	str	r3, [r7, #32]
          break;
 80022e8:	e000      	b.n	80022ec <HAL_GPIO_Init+0x130>
          break;
 80022ea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	2bff      	cmp	r3, #255	; 0xff
 80022f0:	d801      	bhi.n	80022f6 <HAL_GPIO_Init+0x13a>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	e001      	b.n	80022fa <HAL_GPIO_Init+0x13e>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	3304      	adds	r3, #4
 80022fa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80022fc:	69bb      	ldr	r3, [r7, #24]
 80022fe:	2bff      	cmp	r3, #255	; 0xff
 8002300:	d802      	bhi.n	8002308 <HAL_GPIO_Init+0x14c>
 8002302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	e002      	b.n	800230e <HAL_GPIO_Init+0x152>
 8002308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800230a:	3b08      	subs	r3, #8
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	210f      	movs	r1, #15
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	fa01 f303 	lsl.w	r3, r1, r3
 800231c:	43db      	mvns	r3, r3
 800231e:	401a      	ands	r2, r3
 8002320:	6a39      	ldr	r1, [r7, #32]
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	fa01 f303 	lsl.w	r3, r1, r3
 8002328:	431a      	orrs	r2, r3
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002336:	2b00      	cmp	r3, #0
 8002338:	f000 80b1 	beq.w	800249e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800233c:	4b4d      	ldr	r3, [pc, #308]	; (8002474 <HAL_GPIO_Init+0x2b8>)
 800233e:	699b      	ldr	r3, [r3, #24]
 8002340:	4a4c      	ldr	r2, [pc, #304]	; (8002474 <HAL_GPIO_Init+0x2b8>)
 8002342:	f043 0301 	orr.w	r3, r3, #1
 8002346:	6193      	str	r3, [r2, #24]
 8002348:	4b4a      	ldr	r3, [pc, #296]	; (8002474 <HAL_GPIO_Init+0x2b8>)
 800234a:	699b      	ldr	r3, [r3, #24]
 800234c:	f003 0301 	and.w	r3, r3, #1
 8002350:	60bb      	str	r3, [r7, #8]
 8002352:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002354:	4a48      	ldr	r2, [pc, #288]	; (8002478 <HAL_GPIO_Init+0x2bc>)
 8002356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002358:	089b      	lsrs	r3, r3, #2
 800235a:	3302      	adds	r3, #2
 800235c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002360:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002364:	f003 0303 	and.w	r3, r3, #3
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	220f      	movs	r2, #15
 800236c:	fa02 f303 	lsl.w	r3, r2, r3
 8002370:	43db      	mvns	r3, r3
 8002372:	68fa      	ldr	r2, [r7, #12]
 8002374:	4013      	ands	r3, r2
 8002376:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4a40      	ldr	r2, [pc, #256]	; (800247c <HAL_GPIO_Init+0x2c0>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d013      	beq.n	80023a8 <HAL_GPIO_Init+0x1ec>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	4a3f      	ldr	r2, [pc, #252]	; (8002480 <HAL_GPIO_Init+0x2c4>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d00d      	beq.n	80023a4 <HAL_GPIO_Init+0x1e8>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	4a3e      	ldr	r2, [pc, #248]	; (8002484 <HAL_GPIO_Init+0x2c8>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d007      	beq.n	80023a0 <HAL_GPIO_Init+0x1e4>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	4a3d      	ldr	r2, [pc, #244]	; (8002488 <HAL_GPIO_Init+0x2cc>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d101      	bne.n	800239c <HAL_GPIO_Init+0x1e0>
 8002398:	2303      	movs	r3, #3
 800239a:	e006      	b.n	80023aa <HAL_GPIO_Init+0x1ee>
 800239c:	2304      	movs	r3, #4
 800239e:	e004      	b.n	80023aa <HAL_GPIO_Init+0x1ee>
 80023a0:	2302      	movs	r3, #2
 80023a2:	e002      	b.n	80023aa <HAL_GPIO_Init+0x1ee>
 80023a4:	2301      	movs	r3, #1
 80023a6:	e000      	b.n	80023aa <HAL_GPIO_Init+0x1ee>
 80023a8:	2300      	movs	r3, #0
 80023aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023ac:	f002 0203 	and.w	r2, r2, #3
 80023b0:	0092      	lsls	r2, r2, #2
 80023b2:	4093      	lsls	r3, r2
 80023b4:	68fa      	ldr	r2, [r7, #12]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80023ba:	492f      	ldr	r1, [pc, #188]	; (8002478 <HAL_GPIO_Init+0x2bc>)
 80023bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023be:	089b      	lsrs	r3, r3, #2
 80023c0:	3302      	adds	r3, #2
 80023c2:	68fa      	ldr	r2, [r7, #12]
 80023c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d006      	beq.n	80023e2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80023d4:	4b2d      	ldr	r3, [pc, #180]	; (800248c <HAL_GPIO_Init+0x2d0>)
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	492c      	ldr	r1, [pc, #176]	; (800248c <HAL_GPIO_Init+0x2d0>)
 80023da:	69bb      	ldr	r3, [r7, #24]
 80023dc:	4313      	orrs	r3, r2
 80023de:	600b      	str	r3, [r1, #0]
 80023e0:	e006      	b.n	80023f0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80023e2:	4b2a      	ldr	r3, [pc, #168]	; (800248c <HAL_GPIO_Init+0x2d0>)
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	69bb      	ldr	r3, [r7, #24]
 80023e8:	43db      	mvns	r3, r3
 80023ea:	4928      	ldr	r1, [pc, #160]	; (800248c <HAL_GPIO_Init+0x2d0>)
 80023ec:	4013      	ands	r3, r2
 80023ee:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d006      	beq.n	800240a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80023fc:	4b23      	ldr	r3, [pc, #140]	; (800248c <HAL_GPIO_Init+0x2d0>)
 80023fe:	685a      	ldr	r2, [r3, #4]
 8002400:	4922      	ldr	r1, [pc, #136]	; (800248c <HAL_GPIO_Init+0x2d0>)
 8002402:	69bb      	ldr	r3, [r7, #24]
 8002404:	4313      	orrs	r3, r2
 8002406:	604b      	str	r3, [r1, #4]
 8002408:	e006      	b.n	8002418 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800240a:	4b20      	ldr	r3, [pc, #128]	; (800248c <HAL_GPIO_Init+0x2d0>)
 800240c:	685a      	ldr	r2, [r3, #4]
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	43db      	mvns	r3, r3
 8002412:	491e      	ldr	r1, [pc, #120]	; (800248c <HAL_GPIO_Init+0x2d0>)
 8002414:	4013      	ands	r3, r2
 8002416:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002420:	2b00      	cmp	r3, #0
 8002422:	d006      	beq.n	8002432 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002424:	4b19      	ldr	r3, [pc, #100]	; (800248c <HAL_GPIO_Init+0x2d0>)
 8002426:	689a      	ldr	r2, [r3, #8]
 8002428:	4918      	ldr	r1, [pc, #96]	; (800248c <HAL_GPIO_Init+0x2d0>)
 800242a:	69bb      	ldr	r3, [r7, #24]
 800242c:	4313      	orrs	r3, r2
 800242e:	608b      	str	r3, [r1, #8]
 8002430:	e006      	b.n	8002440 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002432:	4b16      	ldr	r3, [pc, #88]	; (800248c <HAL_GPIO_Init+0x2d0>)
 8002434:	689a      	ldr	r2, [r3, #8]
 8002436:	69bb      	ldr	r3, [r7, #24]
 8002438:	43db      	mvns	r3, r3
 800243a:	4914      	ldr	r1, [pc, #80]	; (800248c <HAL_GPIO_Init+0x2d0>)
 800243c:	4013      	ands	r3, r2
 800243e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002448:	2b00      	cmp	r3, #0
 800244a:	d021      	beq.n	8002490 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800244c:	4b0f      	ldr	r3, [pc, #60]	; (800248c <HAL_GPIO_Init+0x2d0>)
 800244e:	68da      	ldr	r2, [r3, #12]
 8002450:	490e      	ldr	r1, [pc, #56]	; (800248c <HAL_GPIO_Init+0x2d0>)
 8002452:	69bb      	ldr	r3, [r7, #24]
 8002454:	4313      	orrs	r3, r2
 8002456:	60cb      	str	r3, [r1, #12]
 8002458:	e021      	b.n	800249e <HAL_GPIO_Init+0x2e2>
 800245a:	bf00      	nop
 800245c:	10320000 	.word	0x10320000
 8002460:	10310000 	.word	0x10310000
 8002464:	10220000 	.word	0x10220000
 8002468:	10210000 	.word	0x10210000
 800246c:	10120000 	.word	0x10120000
 8002470:	10110000 	.word	0x10110000
 8002474:	40021000 	.word	0x40021000
 8002478:	40010000 	.word	0x40010000
 800247c:	40010800 	.word	0x40010800
 8002480:	40010c00 	.word	0x40010c00
 8002484:	40011000 	.word	0x40011000
 8002488:	40011400 	.word	0x40011400
 800248c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002490:	4b0b      	ldr	r3, [pc, #44]	; (80024c0 <HAL_GPIO_Init+0x304>)
 8002492:	68da      	ldr	r2, [r3, #12]
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	43db      	mvns	r3, r3
 8002498:	4909      	ldr	r1, [pc, #36]	; (80024c0 <HAL_GPIO_Init+0x304>)
 800249a:	4013      	ands	r3, r2
 800249c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800249e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a0:	3301      	adds	r3, #1
 80024a2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024aa:	fa22 f303 	lsr.w	r3, r2, r3
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	f47f ae8e 	bne.w	80021d0 <HAL_GPIO_Init+0x14>
  }
}
 80024b4:	bf00      	nop
 80024b6:	bf00      	nop
 80024b8:	372c      	adds	r7, #44	; 0x2c
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bc80      	pop	{r7}
 80024be:	4770      	bx	lr
 80024c0:	40010400 	.word	0x40010400

080024c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	460b      	mov	r3, r1
 80024ce:	807b      	strh	r3, [r7, #2]
 80024d0:	4613      	mov	r3, r2
 80024d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024d4:	787b      	ldrb	r3, [r7, #1]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d003      	beq.n	80024e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024da:	887a      	ldrh	r2, [r7, #2]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80024e0:	e003      	b.n	80024ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80024e2:	887b      	ldrh	r3, [r7, #2]
 80024e4:	041a      	lsls	r2, r3, #16
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	611a      	str	r2, [r3, #16]
}
 80024ea:	bf00      	nop
 80024ec:	370c      	adds	r7, #12
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bc80      	pop	{r7}
 80024f2:	4770      	bx	lr

080024f4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b085      	sub	sp, #20
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	460b      	mov	r3, r1
 80024fe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002506:	887a      	ldrh	r2, [r7, #2]
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	4013      	ands	r3, r2
 800250c:	041a      	lsls	r2, r3, #16
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	43d9      	mvns	r1, r3
 8002512:	887b      	ldrh	r3, [r7, #2]
 8002514:	400b      	ands	r3, r1
 8002516:	431a      	orrs	r2, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	611a      	str	r2, [r3, #16]
}
 800251c:	bf00      	nop
 800251e:	3714      	adds	r7, #20
 8002520:	46bd      	mov	sp, r7
 8002522:	bc80      	pop	{r7}
 8002524:	4770      	bx	lr
	...

08002528 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d101      	bne.n	800253a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e12b      	b.n	8002792 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002540:	b2db      	uxtb	r3, r3
 8002542:	2b00      	cmp	r3, #0
 8002544:	d106      	bne.n	8002554 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	f7ff f8d6 	bl	8001700 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2224      	movs	r2, #36	; 0x24
 8002558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f022 0201 	bic.w	r2, r2, #1
 800256a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800257a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800258a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800258c:	f000 ffea 	bl	8003564 <HAL_RCC_GetPCLK1Freq>
 8002590:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	4a81      	ldr	r2, [pc, #516]	; (800279c <HAL_I2C_Init+0x274>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d807      	bhi.n	80025ac <HAL_I2C_Init+0x84>
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	4a80      	ldr	r2, [pc, #512]	; (80027a0 <HAL_I2C_Init+0x278>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	bf94      	ite	ls
 80025a4:	2301      	movls	r3, #1
 80025a6:	2300      	movhi	r3, #0
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	e006      	b.n	80025ba <HAL_I2C_Init+0x92>
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	4a7d      	ldr	r2, [pc, #500]	; (80027a4 <HAL_I2C_Init+0x27c>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	bf94      	ite	ls
 80025b4:	2301      	movls	r3, #1
 80025b6:	2300      	movhi	r3, #0
 80025b8:	b2db      	uxtb	r3, r3
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e0e7      	b.n	8002792 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	4a78      	ldr	r2, [pc, #480]	; (80027a8 <HAL_I2C_Init+0x280>)
 80025c6:	fba2 2303 	umull	r2, r3, r2, r3
 80025ca:	0c9b      	lsrs	r3, r3, #18
 80025cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	68ba      	ldr	r2, [r7, #8]
 80025de:	430a      	orrs	r2, r1
 80025e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	6a1b      	ldr	r3, [r3, #32]
 80025e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	4a6a      	ldr	r2, [pc, #424]	; (800279c <HAL_I2C_Init+0x274>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d802      	bhi.n	80025fc <HAL_I2C_Init+0xd4>
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	3301      	adds	r3, #1
 80025fa:	e009      	b.n	8002610 <HAL_I2C_Init+0xe8>
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002602:	fb02 f303 	mul.w	r3, r2, r3
 8002606:	4a69      	ldr	r2, [pc, #420]	; (80027ac <HAL_I2C_Init+0x284>)
 8002608:	fba2 2303 	umull	r2, r3, r2, r3
 800260c:	099b      	lsrs	r3, r3, #6
 800260e:	3301      	adds	r3, #1
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	6812      	ldr	r2, [r2, #0]
 8002614:	430b      	orrs	r3, r1
 8002616:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	69db      	ldr	r3, [r3, #28]
 800261e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002622:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	495c      	ldr	r1, [pc, #368]	; (800279c <HAL_I2C_Init+0x274>)
 800262c:	428b      	cmp	r3, r1
 800262e:	d819      	bhi.n	8002664 <HAL_I2C_Init+0x13c>
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	1e59      	subs	r1, r3, #1
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	fbb1 f3f3 	udiv	r3, r1, r3
 800263e:	1c59      	adds	r1, r3, #1
 8002640:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002644:	400b      	ands	r3, r1
 8002646:	2b00      	cmp	r3, #0
 8002648:	d00a      	beq.n	8002660 <HAL_I2C_Init+0x138>
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	1e59      	subs	r1, r3, #1
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	005b      	lsls	r3, r3, #1
 8002654:	fbb1 f3f3 	udiv	r3, r1, r3
 8002658:	3301      	adds	r3, #1
 800265a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800265e:	e051      	b.n	8002704 <HAL_I2C_Init+0x1dc>
 8002660:	2304      	movs	r3, #4
 8002662:	e04f      	b.n	8002704 <HAL_I2C_Init+0x1dc>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d111      	bne.n	8002690 <HAL_I2C_Init+0x168>
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	1e58      	subs	r0, r3, #1
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6859      	ldr	r1, [r3, #4]
 8002674:	460b      	mov	r3, r1
 8002676:	005b      	lsls	r3, r3, #1
 8002678:	440b      	add	r3, r1
 800267a:	fbb0 f3f3 	udiv	r3, r0, r3
 800267e:	3301      	adds	r3, #1
 8002680:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002684:	2b00      	cmp	r3, #0
 8002686:	bf0c      	ite	eq
 8002688:	2301      	moveq	r3, #1
 800268a:	2300      	movne	r3, #0
 800268c:	b2db      	uxtb	r3, r3
 800268e:	e012      	b.n	80026b6 <HAL_I2C_Init+0x18e>
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	1e58      	subs	r0, r3, #1
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6859      	ldr	r1, [r3, #4]
 8002698:	460b      	mov	r3, r1
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	440b      	add	r3, r1
 800269e:	0099      	lsls	r1, r3, #2
 80026a0:	440b      	add	r3, r1
 80026a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80026a6:	3301      	adds	r3, #1
 80026a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	bf0c      	ite	eq
 80026b0:	2301      	moveq	r3, #1
 80026b2:	2300      	movne	r3, #0
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d001      	beq.n	80026be <HAL_I2C_Init+0x196>
 80026ba:	2301      	movs	r3, #1
 80026bc:	e022      	b.n	8002704 <HAL_I2C_Init+0x1dc>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d10e      	bne.n	80026e4 <HAL_I2C_Init+0x1bc>
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	1e58      	subs	r0, r3, #1
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6859      	ldr	r1, [r3, #4]
 80026ce:	460b      	mov	r3, r1
 80026d0:	005b      	lsls	r3, r3, #1
 80026d2:	440b      	add	r3, r1
 80026d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80026d8:	3301      	adds	r3, #1
 80026da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026e2:	e00f      	b.n	8002704 <HAL_I2C_Init+0x1dc>
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	1e58      	subs	r0, r3, #1
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6859      	ldr	r1, [r3, #4]
 80026ec:	460b      	mov	r3, r1
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	440b      	add	r3, r1
 80026f2:	0099      	lsls	r1, r3, #2
 80026f4:	440b      	add	r3, r1
 80026f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80026fa:	3301      	adds	r3, #1
 80026fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002700:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002704:	6879      	ldr	r1, [r7, #4]
 8002706:	6809      	ldr	r1, [r1, #0]
 8002708:	4313      	orrs	r3, r2
 800270a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	69da      	ldr	r2, [r3, #28]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6a1b      	ldr	r3, [r3, #32]
 800271e:	431a      	orrs	r2, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	430a      	orrs	r2, r1
 8002726:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002732:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	6911      	ldr	r1, [r2, #16]
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	68d2      	ldr	r2, [r2, #12]
 800273e:	4311      	orrs	r1, r2
 8002740:	687a      	ldr	r2, [r7, #4]
 8002742:	6812      	ldr	r2, [r2, #0]
 8002744:	430b      	orrs	r3, r1
 8002746:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	695a      	ldr	r2, [r3, #20]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	699b      	ldr	r3, [r3, #24]
 800275a:	431a      	orrs	r2, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	430a      	orrs	r2, r1
 8002762:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f042 0201 	orr.w	r2, r2, #1
 8002772:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2220      	movs	r2, #32
 800277e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2200      	movs	r2, #0
 8002786:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2200      	movs	r2, #0
 800278c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002790:	2300      	movs	r3, #0
}
 8002792:	4618      	mov	r0, r3
 8002794:	3710      	adds	r7, #16
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	000186a0 	.word	0x000186a0
 80027a0:	001e847f 	.word	0x001e847f
 80027a4:	003d08ff 	.word	0x003d08ff
 80027a8:	431bde83 	.word	0x431bde83
 80027ac:	10624dd3 	.word	0x10624dd3

080027b0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b088      	sub	sp, #32
 80027b4:	af02      	add	r7, sp, #8
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	607a      	str	r2, [r7, #4]
 80027ba:	461a      	mov	r2, r3
 80027bc:	460b      	mov	r3, r1
 80027be:	817b      	strh	r3, [r7, #10]
 80027c0:	4613      	mov	r3, r2
 80027c2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80027c4:	f7ff fb0e 	bl	8001de4 <HAL_GetTick>
 80027c8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	2b20      	cmp	r3, #32
 80027d4:	f040 80e0 	bne.w	8002998 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	9300      	str	r3, [sp, #0]
 80027dc:	2319      	movs	r3, #25
 80027de:	2201      	movs	r2, #1
 80027e0:	4970      	ldr	r1, [pc, #448]	; (80029a4 <HAL_I2C_Master_Transmit+0x1f4>)
 80027e2:	68f8      	ldr	r0, [r7, #12]
 80027e4:	f000 f964 	bl	8002ab0 <I2C_WaitOnFlagUntilTimeout>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d001      	beq.n	80027f2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80027ee:	2302      	movs	r3, #2
 80027f0:	e0d3      	b.n	800299a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d101      	bne.n	8002800 <HAL_I2C_Master_Transmit+0x50>
 80027fc:	2302      	movs	r3, #2
 80027fe:	e0cc      	b.n	800299a <HAL_I2C_Master_Transmit+0x1ea>
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	2201      	movs	r2, #1
 8002804:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0301 	and.w	r3, r3, #1
 8002812:	2b01      	cmp	r3, #1
 8002814:	d007      	beq.n	8002826 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f042 0201 	orr.w	r2, r2, #1
 8002824:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002834:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2221      	movs	r2, #33	; 0x21
 800283a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2210      	movs	r2, #16
 8002842:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2200      	movs	r2, #0
 800284a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	893a      	ldrh	r2, [r7, #8]
 8002856:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800285c:	b29a      	uxth	r2, r3
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	4a50      	ldr	r2, [pc, #320]	; (80029a8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002866:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002868:	8979      	ldrh	r1, [r7, #10]
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	6a3a      	ldr	r2, [r7, #32]
 800286e:	68f8      	ldr	r0, [r7, #12]
 8002870:	f000 f89c 	bl	80029ac <I2C_MasterRequestWrite>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e08d      	b.n	800299a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800287e:	2300      	movs	r3, #0
 8002880:	613b      	str	r3, [r7, #16]
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	695b      	ldr	r3, [r3, #20]
 8002888:	613b      	str	r3, [r7, #16]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	613b      	str	r3, [r7, #16]
 8002892:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002894:	e066      	b.n	8002964 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002896:	697a      	ldr	r2, [r7, #20]
 8002898:	6a39      	ldr	r1, [r7, #32]
 800289a:	68f8      	ldr	r0, [r7, #12]
 800289c:	f000 f9de 	bl	8002c5c <I2C_WaitOnTXEFlagUntilTimeout>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d00d      	beq.n	80028c2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028aa:	2b04      	cmp	r3, #4
 80028ac:	d107      	bne.n	80028be <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e06b      	b.n	800299a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c6:	781a      	ldrb	r2, [r3, #0]
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d2:	1c5a      	adds	r2, r3, #1
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028dc:	b29b      	uxth	r3, r3
 80028de:	3b01      	subs	r3, #1
 80028e0:	b29a      	uxth	r2, r3
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ea:	3b01      	subs	r3, #1
 80028ec:	b29a      	uxth	r2, r3
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	695b      	ldr	r3, [r3, #20]
 80028f8:	f003 0304 	and.w	r3, r3, #4
 80028fc:	2b04      	cmp	r3, #4
 80028fe:	d11b      	bne.n	8002938 <HAL_I2C_Master_Transmit+0x188>
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002904:	2b00      	cmp	r3, #0
 8002906:	d017      	beq.n	8002938 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800290c:	781a      	ldrb	r2, [r3, #0]
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002918:	1c5a      	adds	r2, r3, #1
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002922:	b29b      	uxth	r3, r3
 8002924:	3b01      	subs	r3, #1
 8002926:	b29a      	uxth	r2, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002930:	3b01      	subs	r3, #1
 8002932:	b29a      	uxth	r2, r3
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002938:	697a      	ldr	r2, [r7, #20]
 800293a:	6a39      	ldr	r1, [r7, #32]
 800293c:	68f8      	ldr	r0, [r7, #12]
 800293e:	f000 f9ce 	bl	8002cde <I2C_WaitOnBTFFlagUntilTimeout>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d00d      	beq.n	8002964 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294c:	2b04      	cmp	r3, #4
 800294e:	d107      	bne.n	8002960 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800295e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e01a      	b.n	800299a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002968:	2b00      	cmp	r3, #0
 800296a:	d194      	bne.n	8002896 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800297a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2220      	movs	r2, #32
 8002980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2200      	movs	r2, #0
 8002990:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002994:	2300      	movs	r3, #0
 8002996:	e000      	b.n	800299a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002998:	2302      	movs	r3, #2
  }
}
 800299a:	4618      	mov	r0, r3
 800299c:	3718      	adds	r7, #24
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	00100002 	.word	0x00100002
 80029a8:	ffff0000 	.word	0xffff0000

080029ac <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b088      	sub	sp, #32
 80029b0:	af02      	add	r7, sp, #8
 80029b2:	60f8      	str	r0, [r7, #12]
 80029b4:	607a      	str	r2, [r7, #4]
 80029b6:	603b      	str	r3, [r7, #0]
 80029b8:	460b      	mov	r3, r1
 80029ba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029c0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	2b08      	cmp	r3, #8
 80029c6:	d006      	beq.n	80029d6 <I2C_MasterRequestWrite+0x2a>
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d003      	beq.n	80029d6 <I2C_MasterRequestWrite+0x2a>
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80029d4:	d108      	bne.n	80029e8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80029e4:	601a      	str	r2, [r3, #0]
 80029e6:	e00b      	b.n	8002a00 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ec:	2b12      	cmp	r3, #18
 80029ee:	d107      	bne.n	8002a00 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80029fe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	9300      	str	r3, [sp, #0]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002a0c:	68f8      	ldr	r0, [r7, #12]
 8002a0e:	f000 f84f 	bl	8002ab0 <I2C_WaitOnFlagUntilTimeout>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d00d      	beq.n	8002a34 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a26:	d103      	bne.n	8002a30 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a2e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002a30:	2303      	movs	r3, #3
 8002a32:	e035      	b.n	8002aa0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	691b      	ldr	r3, [r3, #16]
 8002a38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002a3c:	d108      	bne.n	8002a50 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002a3e:	897b      	ldrh	r3, [r7, #10]
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	461a      	mov	r2, r3
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002a4c:	611a      	str	r2, [r3, #16]
 8002a4e:	e01b      	b.n	8002a88 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002a50:	897b      	ldrh	r3, [r7, #10]
 8002a52:	11db      	asrs	r3, r3, #7
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	f003 0306 	and.w	r3, r3, #6
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	f063 030f 	orn	r3, r3, #15
 8002a60:	b2da      	uxtb	r2, r3
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	687a      	ldr	r2, [r7, #4]
 8002a6c:	490e      	ldr	r1, [pc, #56]	; (8002aa8 <I2C_MasterRequestWrite+0xfc>)
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f000 f875 	bl	8002b5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d001      	beq.n	8002a7e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e010      	b.n	8002aa0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002a7e:	897b      	ldrh	r3, [r7, #10]
 8002a80:	b2da      	uxtb	r2, r3
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	4907      	ldr	r1, [pc, #28]	; (8002aac <I2C_MasterRequestWrite+0x100>)
 8002a8e:	68f8      	ldr	r0, [r7, #12]
 8002a90:	f000 f865 	bl	8002b5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d001      	beq.n	8002a9e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e000      	b.n	8002aa0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002a9e:	2300      	movs	r3, #0
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3718      	adds	r7, #24
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	00010008 	.word	0x00010008
 8002aac:	00010002 	.word	0x00010002

08002ab0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b084      	sub	sp, #16
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	60b9      	str	r1, [r7, #8]
 8002aba:	603b      	str	r3, [r7, #0]
 8002abc:	4613      	mov	r3, r2
 8002abe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ac0:	e025      	b.n	8002b0e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ac8:	d021      	beq.n	8002b0e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002aca:	f7ff f98b 	bl	8001de4 <HAL_GetTick>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	69bb      	ldr	r3, [r7, #24]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	683a      	ldr	r2, [r7, #0]
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d302      	bcc.n	8002ae0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d116      	bne.n	8002b0e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2220      	movs	r2, #32
 8002aea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afa:	f043 0220 	orr.w	r2, r3, #32
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2200      	movs	r2, #0
 8002b06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e023      	b.n	8002b56 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	0c1b      	lsrs	r3, r3, #16
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d10d      	bne.n	8002b34 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	695b      	ldr	r3, [r3, #20]
 8002b1e:	43da      	mvns	r2, r3
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	4013      	ands	r3, r2
 8002b24:	b29b      	uxth	r3, r3
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	bf0c      	ite	eq
 8002b2a:	2301      	moveq	r3, #1
 8002b2c:	2300      	movne	r3, #0
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	461a      	mov	r2, r3
 8002b32:	e00c      	b.n	8002b4e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	699b      	ldr	r3, [r3, #24]
 8002b3a:	43da      	mvns	r2, r3
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	4013      	ands	r3, r2
 8002b40:	b29b      	uxth	r3, r3
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	bf0c      	ite	eq
 8002b46:	2301      	moveq	r3, #1
 8002b48:	2300      	movne	r3, #0
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	79fb      	ldrb	r3, [r7, #7]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d0b6      	beq.n	8002ac2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3710      	adds	r7, #16
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}

08002b5e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002b5e:	b580      	push	{r7, lr}
 8002b60:	b084      	sub	sp, #16
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	60f8      	str	r0, [r7, #12]
 8002b66:	60b9      	str	r1, [r7, #8]
 8002b68:	607a      	str	r2, [r7, #4]
 8002b6a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b6c:	e051      	b.n	8002c12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	695b      	ldr	r3, [r3, #20]
 8002b74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b7c:	d123      	bne.n	8002bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b8c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002b96:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2220      	movs	r2, #32
 8002ba2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb2:	f043 0204 	orr.w	r2, r3, #4
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e046      	b.n	8002c54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bcc:	d021      	beq.n	8002c12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bce:	f7ff f909 	bl	8001de4 <HAL_GetTick>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	1ad3      	subs	r3, r2, r3
 8002bd8:	687a      	ldr	r2, [r7, #4]
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	d302      	bcc.n	8002be4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d116      	bne.n	8002c12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2200      	movs	r2, #0
 8002be8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2220      	movs	r2, #32
 8002bee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfe:	f043 0220 	orr.w	r2, r3, #32
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e020      	b.n	8002c54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	0c1b      	lsrs	r3, r3, #16
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d10c      	bne.n	8002c36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	695b      	ldr	r3, [r3, #20]
 8002c22:	43da      	mvns	r2, r3
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	4013      	ands	r3, r2
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	bf14      	ite	ne
 8002c2e:	2301      	movne	r3, #1
 8002c30:	2300      	moveq	r3, #0
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	e00b      	b.n	8002c4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	699b      	ldr	r3, [r3, #24]
 8002c3c:	43da      	mvns	r2, r3
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	4013      	ands	r3, r2
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	bf14      	ite	ne
 8002c48:	2301      	movne	r3, #1
 8002c4a:	2300      	moveq	r3, #0
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d18d      	bne.n	8002b6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002c52:	2300      	movs	r3, #0
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3710      	adds	r7, #16
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b084      	sub	sp, #16
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	60f8      	str	r0, [r7, #12]
 8002c64:	60b9      	str	r1, [r7, #8]
 8002c66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c68:	e02d      	b.n	8002cc6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002c6a:	68f8      	ldr	r0, [r7, #12]
 8002c6c:	f000 f878 	bl	8002d60 <I2C_IsAcknowledgeFailed>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d001      	beq.n	8002c7a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e02d      	b.n	8002cd6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c80:	d021      	beq.n	8002cc6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c82:	f7ff f8af 	bl	8001de4 <HAL_GetTick>
 8002c86:	4602      	mov	r2, r0
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	68ba      	ldr	r2, [r7, #8]
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d302      	bcc.n	8002c98 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d116      	bne.n	8002cc6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2220      	movs	r2, #32
 8002ca2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb2:	f043 0220 	orr.w	r2, r3, #32
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e007      	b.n	8002cd6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	695b      	ldr	r3, [r3, #20]
 8002ccc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cd0:	2b80      	cmp	r3, #128	; 0x80
 8002cd2:	d1ca      	bne.n	8002c6a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3710      	adds	r7, #16
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}

08002cde <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cde:	b580      	push	{r7, lr}
 8002ce0:	b084      	sub	sp, #16
 8002ce2:	af00      	add	r7, sp, #0
 8002ce4:	60f8      	str	r0, [r7, #12]
 8002ce6:	60b9      	str	r1, [r7, #8]
 8002ce8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002cea:	e02d      	b.n	8002d48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002cec:	68f8      	ldr	r0, [r7, #12]
 8002cee:	f000 f837 	bl	8002d60 <I2C_IsAcknowledgeFailed>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d001      	beq.n	8002cfc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e02d      	b.n	8002d58 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d02:	d021      	beq.n	8002d48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d04:	f7ff f86e 	bl	8001de4 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	68ba      	ldr	r2, [r7, #8]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d302      	bcc.n	8002d1a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d116      	bne.n	8002d48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	2220      	movs	r2, #32
 8002d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d34:	f043 0220 	orr.w	r2, r3, #32
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e007      	b.n	8002d58 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	695b      	ldr	r3, [r3, #20]
 8002d4e:	f003 0304 	and.w	r3, r3, #4
 8002d52:	2b04      	cmp	r3, #4
 8002d54:	d1ca      	bne.n	8002cec <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d56:	2300      	movs	r3, #0
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3710      	adds	r7, #16
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}

08002d60 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	695b      	ldr	r3, [r3, #20]
 8002d6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d76:	d11b      	bne.n	8002db0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002d80:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2220      	movs	r2, #32
 8002d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2200      	movs	r2, #0
 8002d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9c:	f043 0204 	orr.w	r2, r3, #4
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e000      	b.n	8002db2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002db0:	2300      	movs	r3, #0
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	370c      	adds	r7, #12
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bc80      	pop	{r7}
 8002dba:	4770      	bx	lr

08002dbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b086      	sub	sp, #24
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e272      	b.n	80032b4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	f000 8087 	beq.w	8002eea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ddc:	4b92      	ldr	r3, [pc, #584]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f003 030c 	and.w	r3, r3, #12
 8002de4:	2b04      	cmp	r3, #4
 8002de6:	d00c      	beq.n	8002e02 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002de8:	4b8f      	ldr	r3, [pc, #572]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f003 030c 	and.w	r3, r3, #12
 8002df0:	2b08      	cmp	r3, #8
 8002df2:	d112      	bne.n	8002e1a <HAL_RCC_OscConfig+0x5e>
 8002df4:	4b8c      	ldr	r3, [pc, #560]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e00:	d10b      	bne.n	8002e1a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e02:	4b89      	ldr	r3, [pc, #548]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d06c      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x12c>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d168      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e24c      	b.n	80032b4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e22:	d106      	bne.n	8002e32 <HAL_RCC_OscConfig+0x76>
 8002e24:	4b80      	ldr	r3, [pc, #512]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a7f      	ldr	r2, [pc, #508]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002e2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e2e:	6013      	str	r3, [r2, #0]
 8002e30:	e02e      	b.n	8002e90 <HAL_RCC_OscConfig+0xd4>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d10c      	bne.n	8002e54 <HAL_RCC_OscConfig+0x98>
 8002e3a:	4b7b      	ldr	r3, [pc, #492]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a7a      	ldr	r2, [pc, #488]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002e40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e44:	6013      	str	r3, [r2, #0]
 8002e46:	4b78      	ldr	r3, [pc, #480]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a77      	ldr	r2, [pc, #476]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002e4c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e50:	6013      	str	r3, [r2, #0]
 8002e52:	e01d      	b.n	8002e90 <HAL_RCC_OscConfig+0xd4>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e5c:	d10c      	bne.n	8002e78 <HAL_RCC_OscConfig+0xbc>
 8002e5e:	4b72      	ldr	r3, [pc, #456]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a71      	ldr	r2, [pc, #452]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002e64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e68:	6013      	str	r3, [r2, #0]
 8002e6a:	4b6f      	ldr	r3, [pc, #444]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a6e      	ldr	r2, [pc, #440]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002e70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e74:	6013      	str	r3, [r2, #0]
 8002e76:	e00b      	b.n	8002e90 <HAL_RCC_OscConfig+0xd4>
 8002e78:	4b6b      	ldr	r3, [pc, #428]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a6a      	ldr	r2, [pc, #424]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002e7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e82:	6013      	str	r3, [r2, #0]
 8002e84:	4b68      	ldr	r3, [pc, #416]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a67      	ldr	r2, [pc, #412]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002e8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e8e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d013      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e98:	f7fe ffa4 	bl	8001de4 <HAL_GetTick>
 8002e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e9e:	e008      	b.n	8002eb2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ea0:	f7fe ffa0 	bl	8001de4 <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b64      	cmp	r3, #100	; 0x64
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e200      	b.n	80032b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eb2:	4b5d      	ldr	r3, [pc, #372]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d0f0      	beq.n	8002ea0 <HAL_RCC_OscConfig+0xe4>
 8002ebe:	e014      	b.n	8002eea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ec0:	f7fe ff90 	bl	8001de4 <HAL_GetTick>
 8002ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ec6:	e008      	b.n	8002eda <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ec8:	f7fe ff8c 	bl	8001de4 <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	2b64      	cmp	r3, #100	; 0x64
 8002ed4:	d901      	bls.n	8002eda <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e1ec      	b.n	80032b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eda:	4b53      	ldr	r3, [pc, #332]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d1f0      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x10c>
 8002ee6:	e000      	b.n	8002eea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ee8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0302 	and.w	r3, r3, #2
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d063      	beq.n	8002fbe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ef6:	4b4c      	ldr	r3, [pc, #304]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f003 030c 	and.w	r3, r3, #12
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d00b      	beq.n	8002f1a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002f02:	4b49      	ldr	r3, [pc, #292]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	f003 030c 	and.w	r3, r3, #12
 8002f0a:	2b08      	cmp	r3, #8
 8002f0c:	d11c      	bne.n	8002f48 <HAL_RCC_OscConfig+0x18c>
 8002f0e:	4b46      	ldr	r3, [pc, #280]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d116      	bne.n	8002f48 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f1a:	4b43      	ldr	r3, [pc, #268]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0302 	and.w	r3, r3, #2
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d005      	beq.n	8002f32 <HAL_RCC_OscConfig+0x176>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	691b      	ldr	r3, [r3, #16]
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d001      	beq.n	8002f32 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e1c0      	b.n	80032b4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f32:	4b3d      	ldr	r3, [pc, #244]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	695b      	ldr	r3, [r3, #20]
 8002f3e:	00db      	lsls	r3, r3, #3
 8002f40:	4939      	ldr	r1, [pc, #228]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002f42:	4313      	orrs	r3, r2
 8002f44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f46:	e03a      	b.n	8002fbe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	691b      	ldr	r3, [r3, #16]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d020      	beq.n	8002f92 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f50:	4b36      	ldr	r3, [pc, #216]	; (800302c <HAL_RCC_OscConfig+0x270>)
 8002f52:	2201      	movs	r2, #1
 8002f54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f56:	f7fe ff45 	bl	8001de4 <HAL_GetTick>
 8002f5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f5c:	e008      	b.n	8002f70 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f5e:	f7fe ff41 	bl	8001de4 <HAL_GetTick>
 8002f62:	4602      	mov	r2, r0
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d901      	bls.n	8002f70 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	e1a1      	b.n	80032b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f70:	4b2d      	ldr	r3, [pc, #180]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 0302 	and.w	r3, r3, #2
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d0f0      	beq.n	8002f5e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f7c:	4b2a      	ldr	r3, [pc, #168]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	695b      	ldr	r3, [r3, #20]
 8002f88:	00db      	lsls	r3, r3, #3
 8002f8a:	4927      	ldr	r1, [pc, #156]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	600b      	str	r3, [r1, #0]
 8002f90:	e015      	b.n	8002fbe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f92:	4b26      	ldr	r3, [pc, #152]	; (800302c <HAL_RCC_OscConfig+0x270>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f98:	f7fe ff24 	bl	8001de4 <HAL_GetTick>
 8002f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f9e:	e008      	b.n	8002fb2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fa0:	f7fe ff20 	bl	8001de4 <HAL_GetTick>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	2b02      	cmp	r3, #2
 8002fac:	d901      	bls.n	8002fb2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e180      	b.n	80032b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fb2:	4b1d      	ldr	r3, [pc, #116]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 0302 	and.w	r3, r3, #2
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d1f0      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 0308 	and.w	r3, r3, #8
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d03a      	beq.n	8003040 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	699b      	ldr	r3, [r3, #24]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d019      	beq.n	8003006 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fd2:	4b17      	ldr	r3, [pc, #92]	; (8003030 <HAL_RCC_OscConfig+0x274>)
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fd8:	f7fe ff04 	bl	8001de4 <HAL_GetTick>
 8002fdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fde:	e008      	b.n	8002ff2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fe0:	f7fe ff00 	bl	8001de4 <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d901      	bls.n	8002ff2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	e160      	b.n	80032b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ff2:	4b0d      	ldr	r3, [pc, #52]	; (8003028 <HAL_RCC_OscConfig+0x26c>)
 8002ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff6:	f003 0302 	and.w	r3, r3, #2
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d0f0      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002ffe:	2001      	movs	r0, #1
 8003000:	f000 fad8 	bl	80035b4 <RCC_Delay>
 8003004:	e01c      	b.n	8003040 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003006:	4b0a      	ldr	r3, [pc, #40]	; (8003030 <HAL_RCC_OscConfig+0x274>)
 8003008:	2200      	movs	r2, #0
 800300a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800300c:	f7fe feea 	bl	8001de4 <HAL_GetTick>
 8003010:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003012:	e00f      	b.n	8003034 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003014:	f7fe fee6 	bl	8001de4 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	2b02      	cmp	r3, #2
 8003020:	d908      	bls.n	8003034 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e146      	b.n	80032b4 <HAL_RCC_OscConfig+0x4f8>
 8003026:	bf00      	nop
 8003028:	40021000 	.word	0x40021000
 800302c:	42420000 	.word	0x42420000
 8003030:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003034:	4b92      	ldr	r3, [pc, #584]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 8003036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003038:	f003 0302 	and.w	r3, r3, #2
 800303c:	2b00      	cmp	r3, #0
 800303e:	d1e9      	bne.n	8003014 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0304 	and.w	r3, r3, #4
 8003048:	2b00      	cmp	r3, #0
 800304a:	f000 80a6 	beq.w	800319a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800304e:	2300      	movs	r3, #0
 8003050:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003052:	4b8b      	ldr	r3, [pc, #556]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 8003054:	69db      	ldr	r3, [r3, #28]
 8003056:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d10d      	bne.n	800307a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800305e:	4b88      	ldr	r3, [pc, #544]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 8003060:	69db      	ldr	r3, [r3, #28]
 8003062:	4a87      	ldr	r2, [pc, #540]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 8003064:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003068:	61d3      	str	r3, [r2, #28]
 800306a:	4b85      	ldr	r3, [pc, #532]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 800306c:	69db      	ldr	r3, [r3, #28]
 800306e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003072:	60bb      	str	r3, [r7, #8]
 8003074:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003076:	2301      	movs	r3, #1
 8003078:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800307a:	4b82      	ldr	r3, [pc, #520]	; (8003284 <HAL_RCC_OscConfig+0x4c8>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003082:	2b00      	cmp	r3, #0
 8003084:	d118      	bne.n	80030b8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003086:	4b7f      	ldr	r3, [pc, #508]	; (8003284 <HAL_RCC_OscConfig+0x4c8>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a7e      	ldr	r2, [pc, #504]	; (8003284 <HAL_RCC_OscConfig+0x4c8>)
 800308c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003090:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003092:	f7fe fea7 	bl	8001de4 <HAL_GetTick>
 8003096:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003098:	e008      	b.n	80030ac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800309a:	f7fe fea3 	bl	8001de4 <HAL_GetTick>
 800309e:	4602      	mov	r2, r0
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	1ad3      	subs	r3, r2, r3
 80030a4:	2b64      	cmp	r3, #100	; 0x64
 80030a6:	d901      	bls.n	80030ac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80030a8:	2303      	movs	r3, #3
 80030aa:	e103      	b.n	80032b4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030ac:	4b75      	ldr	r3, [pc, #468]	; (8003284 <HAL_RCC_OscConfig+0x4c8>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d0f0      	beq.n	800309a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d106      	bne.n	80030ce <HAL_RCC_OscConfig+0x312>
 80030c0:	4b6f      	ldr	r3, [pc, #444]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 80030c2:	6a1b      	ldr	r3, [r3, #32]
 80030c4:	4a6e      	ldr	r2, [pc, #440]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 80030c6:	f043 0301 	orr.w	r3, r3, #1
 80030ca:	6213      	str	r3, [r2, #32]
 80030cc:	e02d      	b.n	800312a <HAL_RCC_OscConfig+0x36e>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d10c      	bne.n	80030f0 <HAL_RCC_OscConfig+0x334>
 80030d6:	4b6a      	ldr	r3, [pc, #424]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 80030d8:	6a1b      	ldr	r3, [r3, #32]
 80030da:	4a69      	ldr	r2, [pc, #420]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 80030dc:	f023 0301 	bic.w	r3, r3, #1
 80030e0:	6213      	str	r3, [r2, #32]
 80030e2:	4b67      	ldr	r3, [pc, #412]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 80030e4:	6a1b      	ldr	r3, [r3, #32]
 80030e6:	4a66      	ldr	r2, [pc, #408]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 80030e8:	f023 0304 	bic.w	r3, r3, #4
 80030ec:	6213      	str	r3, [r2, #32]
 80030ee:	e01c      	b.n	800312a <HAL_RCC_OscConfig+0x36e>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	2b05      	cmp	r3, #5
 80030f6:	d10c      	bne.n	8003112 <HAL_RCC_OscConfig+0x356>
 80030f8:	4b61      	ldr	r3, [pc, #388]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 80030fa:	6a1b      	ldr	r3, [r3, #32]
 80030fc:	4a60      	ldr	r2, [pc, #384]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 80030fe:	f043 0304 	orr.w	r3, r3, #4
 8003102:	6213      	str	r3, [r2, #32]
 8003104:	4b5e      	ldr	r3, [pc, #376]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 8003106:	6a1b      	ldr	r3, [r3, #32]
 8003108:	4a5d      	ldr	r2, [pc, #372]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 800310a:	f043 0301 	orr.w	r3, r3, #1
 800310e:	6213      	str	r3, [r2, #32]
 8003110:	e00b      	b.n	800312a <HAL_RCC_OscConfig+0x36e>
 8003112:	4b5b      	ldr	r3, [pc, #364]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 8003114:	6a1b      	ldr	r3, [r3, #32]
 8003116:	4a5a      	ldr	r2, [pc, #360]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 8003118:	f023 0301 	bic.w	r3, r3, #1
 800311c:	6213      	str	r3, [r2, #32]
 800311e:	4b58      	ldr	r3, [pc, #352]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 8003120:	6a1b      	ldr	r3, [r3, #32]
 8003122:	4a57      	ldr	r2, [pc, #348]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 8003124:	f023 0304 	bic.w	r3, r3, #4
 8003128:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	68db      	ldr	r3, [r3, #12]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d015      	beq.n	800315e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003132:	f7fe fe57 	bl	8001de4 <HAL_GetTick>
 8003136:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003138:	e00a      	b.n	8003150 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800313a:	f7fe fe53 	bl	8001de4 <HAL_GetTick>
 800313e:	4602      	mov	r2, r0
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	1ad3      	subs	r3, r2, r3
 8003144:	f241 3288 	movw	r2, #5000	; 0x1388
 8003148:	4293      	cmp	r3, r2
 800314a:	d901      	bls.n	8003150 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800314c:	2303      	movs	r3, #3
 800314e:	e0b1      	b.n	80032b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003150:	4b4b      	ldr	r3, [pc, #300]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 8003152:	6a1b      	ldr	r3, [r3, #32]
 8003154:	f003 0302 	and.w	r3, r3, #2
 8003158:	2b00      	cmp	r3, #0
 800315a:	d0ee      	beq.n	800313a <HAL_RCC_OscConfig+0x37e>
 800315c:	e014      	b.n	8003188 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800315e:	f7fe fe41 	bl	8001de4 <HAL_GetTick>
 8003162:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003164:	e00a      	b.n	800317c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003166:	f7fe fe3d 	bl	8001de4 <HAL_GetTick>
 800316a:	4602      	mov	r2, r0
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	1ad3      	subs	r3, r2, r3
 8003170:	f241 3288 	movw	r2, #5000	; 0x1388
 8003174:	4293      	cmp	r3, r2
 8003176:	d901      	bls.n	800317c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003178:	2303      	movs	r3, #3
 800317a:	e09b      	b.n	80032b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800317c:	4b40      	ldr	r3, [pc, #256]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 800317e:	6a1b      	ldr	r3, [r3, #32]
 8003180:	f003 0302 	and.w	r3, r3, #2
 8003184:	2b00      	cmp	r3, #0
 8003186:	d1ee      	bne.n	8003166 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003188:	7dfb      	ldrb	r3, [r7, #23]
 800318a:	2b01      	cmp	r3, #1
 800318c:	d105      	bne.n	800319a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800318e:	4b3c      	ldr	r3, [pc, #240]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 8003190:	69db      	ldr	r3, [r3, #28]
 8003192:	4a3b      	ldr	r2, [pc, #236]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 8003194:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003198:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	69db      	ldr	r3, [r3, #28]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	f000 8087 	beq.w	80032b2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031a4:	4b36      	ldr	r3, [pc, #216]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	f003 030c 	and.w	r3, r3, #12
 80031ac:	2b08      	cmp	r3, #8
 80031ae:	d061      	beq.n	8003274 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	69db      	ldr	r3, [r3, #28]
 80031b4:	2b02      	cmp	r3, #2
 80031b6:	d146      	bne.n	8003246 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031b8:	4b33      	ldr	r3, [pc, #204]	; (8003288 <HAL_RCC_OscConfig+0x4cc>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031be:	f7fe fe11 	bl	8001de4 <HAL_GetTick>
 80031c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031c4:	e008      	b.n	80031d8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031c6:	f7fe fe0d 	bl	8001de4 <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	d901      	bls.n	80031d8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	e06d      	b.n	80032b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031d8:	4b29      	ldr	r3, [pc, #164]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d1f0      	bne.n	80031c6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a1b      	ldr	r3, [r3, #32]
 80031e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031ec:	d108      	bne.n	8003200 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80031ee:	4b24      	ldr	r3, [pc, #144]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	4921      	ldr	r1, [pc, #132]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 80031fc:	4313      	orrs	r3, r2
 80031fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003200:	4b1f      	ldr	r3, [pc, #124]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a19      	ldr	r1, [r3, #32]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003210:	430b      	orrs	r3, r1
 8003212:	491b      	ldr	r1, [pc, #108]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 8003214:	4313      	orrs	r3, r2
 8003216:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003218:	4b1b      	ldr	r3, [pc, #108]	; (8003288 <HAL_RCC_OscConfig+0x4cc>)
 800321a:	2201      	movs	r2, #1
 800321c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800321e:	f7fe fde1 	bl	8001de4 <HAL_GetTick>
 8003222:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003224:	e008      	b.n	8003238 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003226:	f7fe fddd 	bl	8001de4 <HAL_GetTick>
 800322a:	4602      	mov	r2, r0
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	2b02      	cmp	r3, #2
 8003232:	d901      	bls.n	8003238 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003234:	2303      	movs	r3, #3
 8003236:	e03d      	b.n	80032b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003238:	4b11      	ldr	r3, [pc, #68]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003240:	2b00      	cmp	r3, #0
 8003242:	d0f0      	beq.n	8003226 <HAL_RCC_OscConfig+0x46a>
 8003244:	e035      	b.n	80032b2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003246:	4b10      	ldr	r3, [pc, #64]	; (8003288 <HAL_RCC_OscConfig+0x4cc>)
 8003248:	2200      	movs	r2, #0
 800324a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800324c:	f7fe fdca 	bl	8001de4 <HAL_GetTick>
 8003250:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003252:	e008      	b.n	8003266 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003254:	f7fe fdc6 	bl	8001de4 <HAL_GetTick>
 8003258:	4602      	mov	r2, r0
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	2b02      	cmp	r3, #2
 8003260:	d901      	bls.n	8003266 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e026      	b.n	80032b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003266:	4b06      	ldr	r3, [pc, #24]	; (8003280 <HAL_RCC_OscConfig+0x4c4>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d1f0      	bne.n	8003254 <HAL_RCC_OscConfig+0x498>
 8003272:	e01e      	b.n	80032b2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	69db      	ldr	r3, [r3, #28]
 8003278:	2b01      	cmp	r3, #1
 800327a:	d107      	bne.n	800328c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e019      	b.n	80032b4 <HAL_RCC_OscConfig+0x4f8>
 8003280:	40021000 	.word	0x40021000
 8003284:	40007000 	.word	0x40007000
 8003288:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800328c:	4b0b      	ldr	r3, [pc, #44]	; (80032bc <HAL_RCC_OscConfig+0x500>)
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6a1b      	ldr	r3, [r3, #32]
 800329c:	429a      	cmp	r2, r3
 800329e:	d106      	bne.n	80032ae <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d001      	beq.n	80032b2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e000      	b.n	80032b4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80032b2:	2300      	movs	r3, #0
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3718      	adds	r7, #24
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	40021000 	.word	0x40021000

080032c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b084      	sub	sp, #16
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d101      	bne.n	80032d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e0d0      	b.n	8003476 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032d4:	4b6a      	ldr	r3, [pc, #424]	; (8003480 <HAL_RCC_ClockConfig+0x1c0>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0307 	and.w	r3, r3, #7
 80032dc:	683a      	ldr	r2, [r7, #0]
 80032de:	429a      	cmp	r2, r3
 80032e0:	d910      	bls.n	8003304 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032e2:	4b67      	ldr	r3, [pc, #412]	; (8003480 <HAL_RCC_ClockConfig+0x1c0>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f023 0207 	bic.w	r2, r3, #7
 80032ea:	4965      	ldr	r1, [pc, #404]	; (8003480 <HAL_RCC_ClockConfig+0x1c0>)
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032f2:	4b63      	ldr	r3, [pc, #396]	; (8003480 <HAL_RCC_ClockConfig+0x1c0>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0307 	and.w	r3, r3, #7
 80032fa:	683a      	ldr	r2, [r7, #0]
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d001      	beq.n	8003304 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e0b8      	b.n	8003476 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 0302 	and.w	r3, r3, #2
 800330c:	2b00      	cmp	r3, #0
 800330e:	d020      	beq.n	8003352 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 0304 	and.w	r3, r3, #4
 8003318:	2b00      	cmp	r3, #0
 800331a:	d005      	beq.n	8003328 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800331c:	4b59      	ldr	r3, [pc, #356]	; (8003484 <HAL_RCC_ClockConfig+0x1c4>)
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	4a58      	ldr	r2, [pc, #352]	; (8003484 <HAL_RCC_ClockConfig+0x1c4>)
 8003322:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003326:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 0308 	and.w	r3, r3, #8
 8003330:	2b00      	cmp	r3, #0
 8003332:	d005      	beq.n	8003340 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003334:	4b53      	ldr	r3, [pc, #332]	; (8003484 <HAL_RCC_ClockConfig+0x1c4>)
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	4a52      	ldr	r2, [pc, #328]	; (8003484 <HAL_RCC_ClockConfig+0x1c4>)
 800333a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800333e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003340:	4b50      	ldr	r3, [pc, #320]	; (8003484 <HAL_RCC_ClockConfig+0x1c4>)
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	494d      	ldr	r1, [pc, #308]	; (8003484 <HAL_RCC_ClockConfig+0x1c4>)
 800334e:	4313      	orrs	r3, r2
 8003350:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0301 	and.w	r3, r3, #1
 800335a:	2b00      	cmp	r3, #0
 800335c:	d040      	beq.n	80033e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	2b01      	cmp	r3, #1
 8003364:	d107      	bne.n	8003376 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003366:	4b47      	ldr	r3, [pc, #284]	; (8003484 <HAL_RCC_ClockConfig+0x1c4>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d115      	bne.n	800339e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e07f      	b.n	8003476 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	2b02      	cmp	r3, #2
 800337c:	d107      	bne.n	800338e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800337e:	4b41      	ldr	r3, [pc, #260]	; (8003484 <HAL_RCC_ClockConfig+0x1c4>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d109      	bne.n	800339e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e073      	b.n	8003476 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800338e:	4b3d      	ldr	r3, [pc, #244]	; (8003484 <HAL_RCC_ClockConfig+0x1c4>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d101      	bne.n	800339e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e06b      	b.n	8003476 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800339e:	4b39      	ldr	r3, [pc, #228]	; (8003484 <HAL_RCC_ClockConfig+0x1c4>)
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	f023 0203 	bic.w	r2, r3, #3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	4936      	ldr	r1, [pc, #216]	; (8003484 <HAL_RCC_ClockConfig+0x1c4>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033b0:	f7fe fd18 	bl	8001de4 <HAL_GetTick>
 80033b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033b6:	e00a      	b.n	80033ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033b8:	f7fe fd14 	bl	8001de4 <HAL_GetTick>
 80033bc:	4602      	mov	r2, r0
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	1ad3      	subs	r3, r2, r3
 80033c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d901      	bls.n	80033ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e053      	b.n	8003476 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033ce:	4b2d      	ldr	r3, [pc, #180]	; (8003484 <HAL_RCC_ClockConfig+0x1c4>)
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	f003 020c 	and.w	r2, r3, #12
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	429a      	cmp	r2, r3
 80033de:	d1eb      	bne.n	80033b8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033e0:	4b27      	ldr	r3, [pc, #156]	; (8003480 <HAL_RCC_ClockConfig+0x1c0>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0307 	and.w	r3, r3, #7
 80033e8:	683a      	ldr	r2, [r7, #0]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d210      	bcs.n	8003410 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ee:	4b24      	ldr	r3, [pc, #144]	; (8003480 <HAL_RCC_ClockConfig+0x1c0>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f023 0207 	bic.w	r2, r3, #7
 80033f6:	4922      	ldr	r1, [pc, #136]	; (8003480 <HAL_RCC_ClockConfig+0x1c0>)
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033fe:	4b20      	ldr	r3, [pc, #128]	; (8003480 <HAL_RCC_ClockConfig+0x1c0>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 0307 	and.w	r3, r3, #7
 8003406:	683a      	ldr	r2, [r7, #0]
 8003408:	429a      	cmp	r2, r3
 800340a:	d001      	beq.n	8003410 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e032      	b.n	8003476 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0304 	and.w	r3, r3, #4
 8003418:	2b00      	cmp	r3, #0
 800341a:	d008      	beq.n	800342e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800341c:	4b19      	ldr	r3, [pc, #100]	; (8003484 <HAL_RCC_ClockConfig+0x1c4>)
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	4916      	ldr	r1, [pc, #88]	; (8003484 <HAL_RCC_ClockConfig+0x1c4>)
 800342a:	4313      	orrs	r3, r2
 800342c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0308 	and.w	r3, r3, #8
 8003436:	2b00      	cmp	r3, #0
 8003438:	d009      	beq.n	800344e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800343a:	4b12      	ldr	r3, [pc, #72]	; (8003484 <HAL_RCC_ClockConfig+0x1c4>)
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	691b      	ldr	r3, [r3, #16]
 8003446:	00db      	lsls	r3, r3, #3
 8003448:	490e      	ldr	r1, [pc, #56]	; (8003484 <HAL_RCC_ClockConfig+0x1c4>)
 800344a:	4313      	orrs	r3, r2
 800344c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800344e:	f000 f821 	bl	8003494 <HAL_RCC_GetSysClockFreq>
 8003452:	4602      	mov	r2, r0
 8003454:	4b0b      	ldr	r3, [pc, #44]	; (8003484 <HAL_RCC_ClockConfig+0x1c4>)
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	091b      	lsrs	r3, r3, #4
 800345a:	f003 030f 	and.w	r3, r3, #15
 800345e:	490a      	ldr	r1, [pc, #40]	; (8003488 <HAL_RCC_ClockConfig+0x1c8>)
 8003460:	5ccb      	ldrb	r3, [r1, r3]
 8003462:	fa22 f303 	lsr.w	r3, r2, r3
 8003466:	4a09      	ldr	r2, [pc, #36]	; (800348c <HAL_RCC_ClockConfig+0x1cc>)
 8003468:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800346a:	4b09      	ldr	r3, [pc, #36]	; (8003490 <HAL_RCC_ClockConfig+0x1d0>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4618      	mov	r0, r3
 8003470:	f7fe fc76 	bl	8001d60 <HAL_InitTick>

  return HAL_OK;
 8003474:	2300      	movs	r3, #0
}
 8003476:	4618      	mov	r0, r3
 8003478:	3710      	adds	r7, #16
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	40022000 	.word	0x40022000
 8003484:	40021000 	.word	0x40021000
 8003488:	08005d58 	.word	0x08005d58
 800348c:	20000018 	.word	0x20000018
 8003490:	20000020 	.word	0x20000020

08003494 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003494:	b490      	push	{r4, r7}
 8003496:	b08a      	sub	sp, #40	; 0x28
 8003498:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800349a:	4b29      	ldr	r3, [pc, #164]	; (8003540 <HAL_RCC_GetSysClockFreq+0xac>)
 800349c:	1d3c      	adds	r4, r7, #4
 800349e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80034a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80034a4:	f240 2301 	movw	r3, #513	; 0x201
 80034a8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80034aa:	2300      	movs	r3, #0
 80034ac:	61fb      	str	r3, [r7, #28]
 80034ae:	2300      	movs	r3, #0
 80034b0:	61bb      	str	r3, [r7, #24]
 80034b2:	2300      	movs	r3, #0
 80034b4:	627b      	str	r3, [r7, #36]	; 0x24
 80034b6:	2300      	movs	r3, #0
 80034b8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80034ba:	2300      	movs	r3, #0
 80034bc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80034be:	4b21      	ldr	r3, [pc, #132]	; (8003544 <HAL_RCC_GetSysClockFreq+0xb0>)
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80034c4:	69fb      	ldr	r3, [r7, #28]
 80034c6:	f003 030c 	and.w	r3, r3, #12
 80034ca:	2b04      	cmp	r3, #4
 80034cc:	d002      	beq.n	80034d4 <HAL_RCC_GetSysClockFreq+0x40>
 80034ce:	2b08      	cmp	r3, #8
 80034d0:	d003      	beq.n	80034da <HAL_RCC_GetSysClockFreq+0x46>
 80034d2:	e02b      	b.n	800352c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80034d4:	4b1c      	ldr	r3, [pc, #112]	; (8003548 <HAL_RCC_GetSysClockFreq+0xb4>)
 80034d6:	623b      	str	r3, [r7, #32]
      break;
 80034d8:	e02b      	b.n	8003532 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	0c9b      	lsrs	r3, r3, #18
 80034de:	f003 030f 	and.w	r3, r3, #15
 80034e2:	3328      	adds	r3, #40	; 0x28
 80034e4:	443b      	add	r3, r7
 80034e6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80034ea:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80034ec:	69fb      	ldr	r3, [r7, #28]
 80034ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d012      	beq.n	800351c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80034f6:	4b13      	ldr	r3, [pc, #76]	; (8003544 <HAL_RCC_GetSysClockFreq+0xb0>)
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	0c5b      	lsrs	r3, r3, #17
 80034fc:	f003 0301 	and.w	r3, r3, #1
 8003500:	3328      	adds	r3, #40	; 0x28
 8003502:	443b      	add	r3, r7
 8003504:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003508:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	4a0e      	ldr	r2, [pc, #56]	; (8003548 <HAL_RCC_GetSysClockFreq+0xb4>)
 800350e:	fb03 f202 	mul.w	r2, r3, r2
 8003512:	69bb      	ldr	r3, [r7, #24]
 8003514:	fbb2 f3f3 	udiv	r3, r2, r3
 8003518:	627b      	str	r3, [r7, #36]	; 0x24
 800351a:	e004      	b.n	8003526 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	4a0b      	ldr	r2, [pc, #44]	; (800354c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003520:	fb02 f303 	mul.w	r3, r2, r3
 8003524:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003528:	623b      	str	r3, [r7, #32]
      break;
 800352a:	e002      	b.n	8003532 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800352c:	4b06      	ldr	r3, [pc, #24]	; (8003548 <HAL_RCC_GetSysClockFreq+0xb4>)
 800352e:	623b      	str	r3, [r7, #32]
      break;
 8003530:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003532:	6a3b      	ldr	r3, [r7, #32]
}
 8003534:	4618      	mov	r0, r3
 8003536:	3728      	adds	r7, #40	; 0x28
 8003538:	46bd      	mov	sp, r7
 800353a:	bc90      	pop	{r4, r7}
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	08005d48 	.word	0x08005d48
 8003544:	40021000 	.word	0x40021000
 8003548:	007a1200 	.word	0x007a1200
 800354c:	003d0900 	.word	0x003d0900

08003550 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003550:	b480      	push	{r7}
 8003552:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003554:	4b02      	ldr	r3, [pc, #8]	; (8003560 <HAL_RCC_GetHCLKFreq+0x10>)
 8003556:	681b      	ldr	r3, [r3, #0]
}
 8003558:	4618      	mov	r0, r3
 800355a:	46bd      	mov	sp, r7
 800355c:	bc80      	pop	{r7}
 800355e:	4770      	bx	lr
 8003560:	20000018 	.word	0x20000018

08003564 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003568:	f7ff fff2 	bl	8003550 <HAL_RCC_GetHCLKFreq>
 800356c:	4602      	mov	r2, r0
 800356e:	4b05      	ldr	r3, [pc, #20]	; (8003584 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	0a1b      	lsrs	r3, r3, #8
 8003574:	f003 0307 	and.w	r3, r3, #7
 8003578:	4903      	ldr	r1, [pc, #12]	; (8003588 <HAL_RCC_GetPCLK1Freq+0x24>)
 800357a:	5ccb      	ldrb	r3, [r1, r3]
 800357c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003580:	4618      	mov	r0, r3
 8003582:	bd80      	pop	{r7, pc}
 8003584:	40021000 	.word	0x40021000
 8003588:	08005d68 	.word	0x08005d68

0800358c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003590:	f7ff ffde 	bl	8003550 <HAL_RCC_GetHCLKFreq>
 8003594:	4602      	mov	r2, r0
 8003596:	4b05      	ldr	r3, [pc, #20]	; (80035ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	0adb      	lsrs	r3, r3, #11
 800359c:	f003 0307 	and.w	r3, r3, #7
 80035a0:	4903      	ldr	r1, [pc, #12]	; (80035b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035a2:	5ccb      	ldrb	r3, [r1, r3]
 80035a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	40021000 	.word	0x40021000
 80035b0:	08005d68 	.word	0x08005d68

080035b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b085      	sub	sp, #20
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80035bc:	4b0a      	ldr	r3, [pc, #40]	; (80035e8 <RCC_Delay+0x34>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a0a      	ldr	r2, [pc, #40]	; (80035ec <RCC_Delay+0x38>)
 80035c2:	fba2 2303 	umull	r2, r3, r2, r3
 80035c6:	0a5b      	lsrs	r3, r3, #9
 80035c8:	687a      	ldr	r2, [r7, #4]
 80035ca:	fb02 f303 	mul.w	r3, r2, r3
 80035ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80035d0:	bf00      	nop
  }
  while (Delay --);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	1e5a      	subs	r2, r3, #1
 80035d6:	60fa      	str	r2, [r7, #12]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d1f9      	bne.n	80035d0 <RCC_Delay+0x1c>
}
 80035dc:	bf00      	nop
 80035de:	bf00      	nop
 80035e0:	3714      	adds	r7, #20
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bc80      	pop	{r7}
 80035e6:	4770      	bx	lr
 80035e8:	20000018 	.word	0x20000018
 80035ec:	10624dd3 	.word	0x10624dd3

080035f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b082      	sub	sp, #8
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d101      	bne.n	8003602 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e076      	b.n	80036f0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003606:	2b00      	cmp	r3, #0
 8003608:	d108      	bne.n	800361c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003612:	d009      	beq.n	8003628 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2200      	movs	r2, #0
 8003618:	61da      	str	r2, [r3, #28]
 800361a:	e005      	b.n	8003628 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2200      	movs	r2, #0
 800362c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003634:	b2db      	uxtb	r3, r3
 8003636:	2b00      	cmp	r3, #0
 8003638:	d106      	bne.n	8003648 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2200      	movs	r2, #0
 800363e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f7fe f89a 	bl	800177c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2202      	movs	r2, #2
 800364c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800365e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003670:	431a      	orrs	r2, r3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	68db      	ldr	r3, [r3, #12]
 8003676:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800367a:	431a      	orrs	r2, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	691b      	ldr	r3, [r3, #16]
 8003680:	f003 0302 	and.w	r3, r3, #2
 8003684:	431a      	orrs	r2, r3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	695b      	ldr	r3, [r3, #20]
 800368a:	f003 0301 	and.w	r3, r3, #1
 800368e:	431a      	orrs	r2, r3
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	699b      	ldr	r3, [r3, #24]
 8003694:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003698:	431a      	orrs	r2, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	69db      	ldr	r3, [r3, #28]
 800369e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80036a2:	431a      	orrs	r2, r3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6a1b      	ldr	r3, [r3, #32]
 80036a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036ac:	ea42 0103 	orr.w	r1, r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	430a      	orrs	r2, r1
 80036be:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	699b      	ldr	r3, [r3, #24]
 80036c4:	0c1a      	lsrs	r2, r3, #16
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f002 0204 	and.w	r2, r2, #4
 80036ce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	69da      	ldr	r2, [r3, #28]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036de:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2201      	movs	r2, #1
 80036ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80036ee:	2300      	movs	r3, #0
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3708      	adds	r7, #8
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b088      	sub	sp, #32
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	60f8      	str	r0, [r7, #12]
 8003700:	60b9      	str	r1, [r7, #8]
 8003702:	603b      	str	r3, [r7, #0]
 8003704:	4613      	mov	r3, r2
 8003706:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003708:	2300      	movs	r3, #0
 800370a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003712:	2b01      	cmp	r3, #1
 8003714:	d101      	bne.n	800371a <HAL_SPI_Transmit+0x22>
 8003716:	2302      	movs	r3, #2
 8003718:	e126      	b.n	8003968 <HAL_SPI_Transmit+0x270>
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2201      	movs	r2, #1
 800371e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003722:	f7fe fb5f 	bl	8001de4 <HAL_GetTick>
 8003726:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003728:	88fb      	ldrh	r3, [r7, #6]
 800372a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003732:	b2db      	uxtb	r3, r3
 8003734:	2b01      	cmp	r3, #1
 8003736:	d002      	beq.n	800373e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003738:	2302      	movs	r3, #2
 800373a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800373c:	e10b      	b.n	8003956 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d002      	beq.n	800374a <HAL_SPI_Transmit+0x52>
 8003744:	88fb      	ldrh	r3, [r7, #6]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d102      	bne.n	8003750 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800374e:	e102      	b.n	8003956 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2203      	movs	r2, #3
 8003754:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2200      	movs	r2, #0
 800375c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	68ba      	ldr	r2, [r7, #8]
 8003762:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	88fa      	ldrh	r2, [r7, #6]
 8003768:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	88fa      	ldrh	r2, [r7, #6]
 800376e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2200      	movs	r2, #0
 8003774:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2200      	movs	r2, #0
 800377a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2200      	movs	r2, #0
 8003780:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2200      	movs	r2, #0
 8003786:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2200      	movs	r2, #0
 800378c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003796:	d10f      	bne.n	80037b8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037a6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80037b6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037c2:	2b40      	cmp	r3, #64	; 0x40
 80037c4:	d007      	beq.n	80037d6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80037d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80037de:	d14b      	bne.n	8003878 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d002      	beq.n	80037ee <HAL_SPI_Transmit+0xf6>
 80037e8:	8afb      	ldrh	r3, [r7, #22]
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	d13e      	bne.n	800386c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f2:	881a      	ldrh	r2, [r3, #0]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037fe:	1c9a      	adds	r2, r3, #2
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003808:	b29b      	uxth	r3, r3
 800380a:	3b01      	subs	r3, #1
 800380c:	b29a      	uxth	r2, r3
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003812:	e02b      	b.n	800386c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f003 0302 	and.w	r3, r3, #2
 800381e:	2b02      	cmp	r3, #2
 8003820:	d112      	bne.n	8003848 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003826:	881a      	ldrh	r2, [r3, #0]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003832:	1c9a      	adds	r2, r3, #2
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800383c:	b29b      	uxth	r3, r3
 800383e:	3b01      	subs	r3, #1
 8003840:	b29a      	uxth	r2, r3
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	86da      	strh	r2, [r3, #54]	; 0x36
 8003846:	e011      	b.n	800386c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003848:	f7fe facc 	bl	8001de4 <HAL_GetTick>
 800384c:	4602      	mov	r2, r0
 800384e:	69bb      	ldr	r3, [r7, #24]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	683a      	ldr	r2, [r7, #0]
 8003854:	429a      	cmp	r2, r3
 8003856:	d803      	bhi.n	8003860 <HAL_SPI_Transmit+0x168>
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800385e:	d102      	bne.n	8003866 <HAL_SPI_Transmit+0x16e>
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d102      	bne.n	800386c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	77fb      	strb	r3, [r7, #31]
          goto error;
 800386a:	e074      	b.n	8003956 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003870:	b29b      	uxth	r3, r3
 8003872:	2b00      	cmp	r3, #0
 8003874:	d1ce      	bne.n	8003814 <HAL_SPI_Transmit+0x11c>
 8003876:	e04c      	b.n	8003912 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d002      	beq.n	8003886 <HAL_SPI_Transmit+0x18e>
 8003880:	8afb      	ldrh	r3, [r7, #22]
 8003882:	2b01      	cmp	r3, #1
 8003884:	d140      	bne.n	8003908 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	330c      	adds	r3, #12
 8003890:	7812      	ldrb	r2, [r2, #0]
 8003892:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003898:	1c5a      	adds	r2, r3, #1
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	3b01      	subs	r3, #1
 80038a6:	b29a      	uxth	r2, r3
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80038ac:	e02c      	b.n	8003908 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	f003 0302 	and.w	r3, r3, #2
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d113      	bne.n	80038e4 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	330c      	adds	r3, #12
 80038c6:	7812      	ldrb	r2, [r2, #0]
 80038c8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ce:	1c5a      	adds	r2, r3, #1
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038d8:	b29b      	uxth	r3, r3
 80038da:	3b01      	subs	r3, #1
 80038dc:	b29a      	uxth	r2, r3
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	86da      	strh	r2, [r3, #54]	; 0x36
 80038e2:	e011      	b.n	8003908 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80038e4:	f7fe fa7e 	bl	8001de4 <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	69bb      	ldr	r3, [r7, #24]
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	683a      	ldr	r2, [r7, #0]
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d803      	bhi.n	80038fc <HAL_SPI_Transmit+0x204>
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038fa:	d102      	bne.n	8003902 <HAL_SPI_Transmit+0x20a>
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d102      	bne.n	8003908 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003906:	e026      	b.n	8003956 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800390c:	b29b      	uxth	r3, r3
 800390e:	2b00      	cmp	r3, #0
 8003910:	d1cd      	bne.n	80038ae <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003912:	69ba      	ldr	r2, [r7, #24]
 8003914:	6839      	ldr	r1, [r7, #0]
 8003916:	68f8      	ldr	r0, [r7, #12]
 8003918:	f000 fbb8 	bl	800408c <SPI_EndRxTxTransaction>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d002      	beq.n	8003928 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2220      	movs	r2, #32
 8003926:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d10a      	bne.n	8003946 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003930:	2300      	movs	r3, #0
 8003932:	613b      	str	r3, [r7, #16]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	613b      	str	r3, [r7, #16]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	613b      	str	r3, [r7, #16]
 8003944:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800394a:	2b00      	cmp	r3, #0
 800394c:	d002      	beq.n	8003954 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	77fb      	strb	r3, [r7, #31]
 8003952:	e000      	b.n	8003956 <HAL_SPI_Transmit+0x25e>
  }

error:
 8003954:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2201      	movs	r2, #1
 800395a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2200      	movs	r2, #0
 8003962:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003966:	7ffb      	ldrb	r3, [r7, #31]
}
 8003968:	4618      	mov	r0, r3
 800396a:	3720      	adds	r7, #32
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}

08003970 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b088      	sub	sp, #32
 8003974:	af02      	add	r7, sp, #8
 8003976:	60f8      	str	r0, [r7, #12]
 8003978:	60b9      	str	r1, [r7, #8]
 800397a:	603b      	str	r3, [r7, #0]
 800397c:	4613      	mov	r3, r2
 800397e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003980:	2300      	movs	r3, #0
 8003982:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800398c:	d112      	bne.n	80039b4 <HAL_SPI_Receive+0x44>
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d10e      	bne.n	80039b4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2204      	movs	r2, #4
 800399a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800399e:	88fa      	ldrh	r2, [r7, #6]
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	9300      	str	r3, [sp, #0]
 80039a4:	4613      	mov	r3, r2
 80039a6:	68ba      	ldr	r2, [r7, #8]
 80039a8:	68b9      	ldr	r1, [r7, #8]
 80039aa:	68f8      	ldr	r0, [r7, #12]
 80039ac:	f000 f8f1 	bl	8003b92 <HAL_SPI_TransmitReceive>
 80039b0:	4603      	mov	r3, r0
 80039b2:	e0ea      	b.n	8003b8a <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d101      	bne.n	80039c2 <HAL_SPI_Receive+0x52>
 80039be:	2302      	movs	r3, #2
 80039c0:	e0e3      	b.n	8003b8a <HAL_SPI_Receive+0x21a>
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2201      	movs	r2, #1
 80039c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80039ca:	f7fe fa0b 	bl	8001de4 <HAL_GetTick>
 80039ce:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d002      	beq.n	80039e2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80039dc:	2302      	movs	r3, #2
 80039de:	75fb      	strb	r3, [r7, #23]
    goto error;
 80039e0:	e0ca      	b.n	8003b78 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d002      	beq.n	80039ee <HAL_SPI_Receive+0x7e>
 80039e8:	88fb      	ldrh	r3, [r7, #6]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d102      	bne.n	80039f4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80039f2:	e0c1      	b.n	8003b78 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2204      	movs	r2, #4
 80039f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2200      	movs	r2, #0
 8003a00:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	68ba      	ldr	r2, [r7, #8]
 8003a06:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	88fa      	ldrh	r2, [r7, #6]
 8003a0c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	88fa      	ldrh	r2, [r7, #6]
 8003a12:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2200      	movs	r2, #0
 8003a18:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2200      	movs	r2, #0
 8003a24:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a3a:	d10f      	bne.n	8003a5c <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a4a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003a5a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a66:	2b40      	cmp	r3, #64	; 0x40
 8003a68:	d007      	beq.n	8003a7a <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a78:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	68db      	ldr	r3, [r3, #12]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d162      	bne.n	8003b48 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003a82:	e02e      	b.n	8003ae2 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	f003 0301 	and.w	r3, r3, #1
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d115      	bne.n	8003abe <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f103 020c 	add.w	r2, r3, #12
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a9e:	7812      	ldrb	r2, [r2, #0]
 8003aa0:	b2d2      	uxtb	r2, r2
 8003aa2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aa8:	1c5a      	adds	r2, r3, #1
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	3b01      	subs	r3, #1
 8003ab6:	b29a      	uxth	r2, r3
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003abc:	e011      	b.n	8003ae2 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003abe:	f7fe f991 	bl	8001de4 <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	683a      	ldr	r2, [r7, #0]
 8003aca:	429a      	cmp	r2, r3
 8003acc:	d803      	bhi.n	8003ad6 <HAL_SPI_Receive+0x166>
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ad4:	d102      	bne.n	8003adc <HAL_SPI_Receive+0x16c>
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d102      	bne.n	8003ae2 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8003adc:	2303      	movs	r3, #3
 8003ade:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003ae0:	e04a      	b.n	8003b78 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d1cb      	bne.n	8003a84 <HAL_SPI_Receive+0x114>
 8003aec:	e031      	b.n	8003b52 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	f003 0301 	and.w	r3, r3, #1
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d113      	bne.n	8003b24 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	68da      	ldr	r2, [r3, #12]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b06:	b292      	uxth	r2, r2
 8003b08:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b0e:	1c9a      	adds	r2, r3, #2
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b18:	b29b      	uxth	r3, r3
 8003b1a:	3b01      	subs	r3, #1
 8003b1c:	b29a      	uxth	r2, r3
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003b22:	e011      	b.n	8003b48 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b24:	f7fe f95e 	bl	8001de4 <HAL_GetTick>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	683a      	ldr	r2, [r7, #0]
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d803      	bhi.n	8003b3c <HAL_SPI_Receive+0x1cc>
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b3a:	d102      	bne.n	8003b42 <HAL_SPI_Receive+0x1d2>
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d102      	bne.n	8003b48 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003b46:	e017      	b.n	8003b78 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d1cd      	bne.n	8003aee <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b52:	693a      	ldr	r2, [r7, #16]
 8003b54:	6839      	ldr	r1, [r7, #0]
 8003b56:	68f8      	ldr	r0, [r7, #12]
 8003b58:	f000 fa46 	bl	8003fe8 <SPI_EndRxTransaction>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d002      	beq.n	8003b68 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2220      	movs	r2, #32
 8003b66:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d002      	beq.n	8003b76 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	75fb      	strb	r3, [r7, #23]
 8003b74:	e000      	b.n	8003b78 <HAL_SPI_Receive+0x208>
  }

error :
 8003b76:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2200      	movs	r2, #0
 8003b84:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003b88:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3718      	adds	r7, #24
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}

08003b92 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003b92:	b580      	push	{r7, lr}
 8003b94:	b08c      	sub	sp, #48	; 0x30
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	60f8      	str	r0, [r7, #12]
 8003b9a:	60b9      	str	r1, [r7, #8]
 8003b9c:	607a      	str	r2, [r7, #4]
 8003b9e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d101      	bne.n	8003bb8 <HAL_SPI_TransmitReceive+0x26>
 8003bb4:	2302      	movs	r3, #2
 8003bb6:	e18a      	b.n	8003ece <HAL_SPI_TransmitReceive+0x33c>
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003bc0:	f7fe f910 	bl	8001de4 <HAL_GetTick>
 8003bc4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003bcc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003bd6:	887b      	ldrh	r3, [r7, #2]
 8003bd8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003bda:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	d00f      	beq.n	8003c02 <HAL_SPI_TransmitReceive+0x70>
 8003be2:	69fb      	ldr	r3, [r7, #28]
 8003be4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003be8:	d107      	bne.n	8003bfa <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d103      	bne.n	8003bfa <HAL_SPI_TransmitReceive+0x68>
 8003bf2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003bf6:	2b04      	cmp	r3, #4
 8003bf8:	d003      	beq.n	8003c02 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003bfa:	2302      	movs	r3, #2
 8003bfc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003c00:	e15b      	b.n	8003eba <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d005      	beq.n	8003c14 <HAL_SPI_TransmitReceive+0x82>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d002      	beq.n	8003c14 <HAL_SPI_TransmitReceive+0x82>
 8003c0e:	887b      	ldrh	r3, [r7, #2]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d103      	bne.n	8003c1c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003c1a:	e14e      	b.n	8003eba <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	2b04      	cmp	r3, #4
 8003c26:	d003      	beq.n	8003c30 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2205      	movs	r2, #5
 8003c2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2200      	movs	r2, #0
 8003c34:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	887a      	ldrh	r2, [r7, #2]
 8003c40:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	887a      	ldrh	r2, [r7, #2]
 8003c46:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	68ba      	ldr	r2, [r7, #8]
 8003c4c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	887a      	ldrh	r2, [r7, #2]
 8003c52:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	887a      	ldrh	r2, [r7, #2]
 8003c58:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2200      	movs	r2, #0
 8003c64:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c70:	2b40      	cmp	r3, #64	; 0x40
 8003c72:	d007      	beq.n	8003c84 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c82:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c8c:	d178      	bne.n	8003d80 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d002      	beq.n	8003c9c <HAL_SPI_TransmitReceive+0x10a>
 8003c96:	8b7b      	ldrh	r3, [r7, #26]
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d166      	bne.n	8003d6a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca0:	881a      	ldrh	r2, [r3, #0]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cac:	1c9a      	adds	r2, r3, #2
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	3b01      	subs	r3, #1
 8003cba:	b29a      	uxth	r2, r3
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003cc0:	e053      	b.n	8003d6a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	f003 0302 	and.w	r3, r3, #2
 8003ccc:	2b02      	cmp	r3, #2
 8003cce:	d11b      	bne.n	8003d08 <HAL_SPI_TransmitReceive+0x176>
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d016      	beq.n	8003d08 <HAL_SPI_TransmitReceive+0x176>
 8003cda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	d113      	bne.n	8003d08 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce4:	881a      	ldrh	r2, [r3, #0]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf0:	1c9a      	adds	r2, r3, #2
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	3b01      	subs	r3, #1
 8003cfe:	b29a      	uxth	r2, r3
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003d04:	2300      	movs	r3, #0
 8003d06:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	f003 0301 	and.w	r3, r3, #1
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d119      	bne.n	8003d4a <HAL_SPI_TransmitReceive+0x1b8>
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d1a:	b29b      	uxth	r3, r3
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d014      	beq.n	8003d4a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	68da      	ldr	r2, [r3, #12]
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d2a:	b292      	uxth	r2, r2
 8003d2c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d32:	1c9a      	adds	r2, r3, #2
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	3b01      	subs	r3, #1
 8003d40:	b29a      	uxth	r2, r3
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003d46:	2301      	movs	r3, #1
 8003d48:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003d4a:	f7fe f84b 	bl	8001de4 <HAL_GetTick>
 8003d4e:	4602      	mov	r2, r0
 8003d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d52:	1ad3      	subs	r3, r2, r3
 8003d54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d807      	bhi.n	8003d6a <HAL_SPI_TransmitReceive+0x1d8>
 8003d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d60:	d003      	beq.n	8003d6a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003d62:	2303      	movs	r3, #3
 8003d64:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003d68:	e0a7      	b.n	8003eba <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d1a6      	bne.n	8003cc2 <HAL_SPI_TransmitReceive+0x130>
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d1a1      	bne.n	8003cc2 <HAL_SPI_TransmitReceive+0x130>
 8003d7e:	e07c      	b.n	8003e7a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d002      	beq.n	8003d8e <HAL_SPI_TransmitReceive+0x1fc>
 8003d88:	8b7b      	ldrh	r3, [r7, #26]
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d16b      	bne.n	8003e66 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	330c      	adds	r3, #12
 8003d98:	7812      	ldrb	r2, [r2, #0]
 8003d9a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da0:	1c5a      	adds	r2, r3, #1
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	3b01      	subs	r3, #1
 8003dae:	b29a      	uxth	r2, r3
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003db4:	e057      	b.n	8003e66 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	f003 0302 	and.w	r3, r3, #2
 8003dc0:	2b02      	cmp	r3, #2
 8003dc2:	d11c      	bne.n	8003dfe <HAL_SPI_TransmitReceive+0x26c>
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d017      	beq.n	8003dfe <HAL_SPI_TransmitReceive+0x26c>
 8003dce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d114      	bne.n	8003dfe <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	330c      	adds	r3, #12
 8003dde:	7812      	ldrb	r2, [r2, #0]
 8003de0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de6:	1c5a      	adds	r2, r3, #1
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	3b01      	subs	r3, #1
 8003df4:	b29a      	uxth	r2, r3
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	f003 0301 	and.w	r3, r3, #1
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d119      	bne.n	8003e40 <HAL_SPI_TransmitReceive+0x2ae>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d014      	beq.n	8003e40 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	68da      	ldr	r2, [r3, #12]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e20:	b2d2      	uxtb	r2, r2
 8003e22:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e28:	1c5a      	adds	r2, r3, #1
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	3b01      	subs	r3, #1
 8003e36:	b29a      	uxth	r2, r3
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003e40:	f7fd ffd0 	bl	8001de4 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d803      	bhi.n	8003e58 <HAL_SPI_TransmitReceive+0x2c6>
 8003e50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e56:	d102      	bne.n	8003e5e <HAL_SPI_TransmitReceive+0x2cc>
 8003e58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d103      	bne.n	8003e66 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003e64:	e029      	b.n	8003eba <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d1a2      	bne.n	8003db6 <HAL_SPI_TransmitReceive+0x224>
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d19d      	bne.n	8003db6 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003e7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e7c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003e7e:	68f8      	ldr	r0, [r7, #12]
 8003e80:	f000 f904 	bl	800408c <SPI_EndRxTxTransaction>
 8003e84:	4603      	mov	r3, r0
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d006      	beq.n	8003e98 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2220      	movs	r2, #32
 8003e94:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003e96:	e010      	b.n	8003eba <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d10b      	bne.n	8003eb8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	617b      	str	r3, [r7, #20]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	617b      	str	r3, [r7, #20]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	617b      	str	r3, [r7, #20]
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	e000      	b.n	8003eba <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003eb8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003eca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3730      	adds	r7, #48	; 0x30
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}
	...

08003ed8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b088      	sub	sp, #32
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	60f8      	str	r0, [r7, #12]
 8003ee0:	60b9      	str	r1, [r7, #8]
 8003ee2:	603b      	str	r3, [r7, #0]
 8003ee4:	4613      	mov	r3, r2
 8003ee6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003ee8:	f7fd ff7c 	bl	8001de4 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ef0:	1a9b      	subs	r3, r3, r2
 8003ef2:	683a      	ldr	r2, [r7, #0]
 8003ef4:	4413      	add	r3, r2
 8003ef6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003ef8:	f7fd ff74 	bl	8001de4 <HAL_GetTick>
 8003efc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003efe:	4b39      	ldr	r3, [pc, #228]	; (8003fe4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	015b      	lsls	r3, r3, #5
 8003f04:	0d1b      	lsrs	r3, r3, #20
 8003f06:	69fa      	ldr	r2, [r7, #28]
 8003f08:	fb02 f303 	mul.w	r3, r2, r3
 8003f0c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f0e:	e054      	b.n	8003fba <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f16:	d050      	beq.n	8003fba <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003f18:	f7fd ff64 	bl	8001de4 <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	69bb      	ldr	r3, [r7, #24]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	69fa      	ldr	r2, [r7, #28]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d902      	bls.n	8003f2e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d13d      	bne.n	8003faa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	685a      	ldr	r2, [r3, #4]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003f3c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f46:	d111      	bne.n	8003f6c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f50:	d004      	beq.n	8003f5c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f5a:	d107      	bne.n	8003f6c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f6a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f74:	d10f      	bne.n	8003f96 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f84:	601a      	str	r2, [r3, #0]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f94:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003fa6:	2303      	movs	r3, #3
 8003fa8:	e017      	b.n	8003fda <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d101      	bne.n	8003fb4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	3b01      	subs	r3, #1
 8003fb8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	689a      	ldr	r2, [r3, #8]
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	68ba      	ldr	r2, [r7, #8]
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	bf0c      	ite	eq
 8003fca:	2301      	moveq	r3, #1
 8003fcc:	2300      	movne	r3, #0
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	461a      	mov	r2, r3
 8003fd2:	79fb      	ldrb	r3, [r7, #7]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d19b      	bne.n	8003f10 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003fd8:	2300      	movs	r3, #0
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3720      	adds	r7, #32
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	20000018 	.word	0x20000018

08003fe8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b086      	sub	sp, #24
 8003fec:	af02      	add	r7, sp, #8
 8003fee:	60f8      	str	r0, [r7, #12]
 8003ff0:	60b9      	str	r1, [r7, #8]
 8003ff2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ffc:	d111      	bne.n	8004022 <SPI_EndRxTransaction+0x3a>
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004006:	d004      	beq.n	8004012 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004010:	d107      	bne.n	8004022 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004020:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800402a:	d117      	bne.n	800405c <SPI_EndRxTransaction+0x74>
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004034:	d112      	bne.n	800405c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	9300      	str	r3, [sp, #0]
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	2200      	movs	r2, #0
 800403e:	2101      	movs	r1, #1
 8004040:	68f8      	ldr	r0, [r7, #12]
 8004042:	f7ff ff49 	bl	8003ed8 <SPI_WaitFlagStateUntilTimeout>
 8004046:	4603      	mov	r3, r0
 8004048:	2b00      	cmp	r3, #0
 800404a:	d01a      	beq.n	8004082 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004050:	f043 0220 	orr.w	r2, r3, #32
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004058:	2303      	movs	r3, #3
 800405a:	e013      	b.n	8004084 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	9300      	str	r3, [sp, #0]
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	2200      	movs	r2, #0
 8004064:	2180      	movs	r1, #128	; 0x80
 8004066:	68f8      	ldr	r0, [r7, #12]
 8004068:	f7ff ff36 	bl	8003ed8 <SPI_WaitFlagStateUntilTimeout>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d007      	beq.n	8004082 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004076:	f043 0220 	orr.w	r2, r3, #32
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	e000      	b.n	8004084 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004082:	2300      	movs	r3, #0
}
 8004084:	4618      	mov	r0, r3
 8004086:	3710      	adds	r7, #16
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}

0800408c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b086      	sub	sp, #24
 8004090:	af02      	add	r7, sp, #8
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	9300      	str	r3, [sp, #0]
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	2200      	movs	r2, #0
 80040a0:	2180      	movs	r1, #128	; 0x80
 80040a2:	68f8      	ldr	r0, [r7, #12]
 80040a4:	f7ff ff18 	bl	8003ed8 <SPI_WaitFlagStateUntilTimeout>
 80040a8:	4603      	mov	r3, r0
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d007      	beq.n	80040be <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040b2:	f043 0220 	orr.w	r2, r3, #32
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	e000      	b.n	80040c0 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80040be:	2300      	movs	r3, #0
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3710      	adds	r7, #16
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b082      	sub	sp, #8
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d101      	bne.n	80040da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e041      	b.n	800415e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d106      	bne.n	80040f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f7fd fb90 	bl	8001814 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2202      	movs	r2, #2
 80040f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	3304      	adds	r3, #4
 8004104:	4619      	mov	r1, r3
 8004106:	4610      	mov	r0, r2
 8004108:	f000 fa70 	bl	80045ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2201      	movs	r2, #1
 8004138:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2201      	movs	r2, #1
 8004148:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2201      	movs	r2, #1
 8004150:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800415c:	2300      	movs	r3, #0
}
 800415e:	4618      	mov	r0, r3
 8004160:	3708      	adds	r7, #8
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}
	...

08004168 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004168:	b480      	push	{r7}
 800416a:	b085      	sub	sp, #20
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004176:	b2db      	uxtb	r3, r3
 8004178:	2b01      	cmp	r3, #1
 800417a:	d001      	beq.n	8004180 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e03a      	b.n	80041f6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2202      	movs	r2, #2
 8004184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	68da      	ldr	r2, [r3, #12]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f042 0201 	orr.w	r2, r2, #1
 8004196:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a18      	ldr	r2, [pc, #96]	; (8004200 <HAL_TIM_Base_Start_IT+0x98>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d00e      	beq.n	80041c0 <HAL_TIM_Base_Start_IT+0x58>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041aa:	d009      	beq.n	80041c0 <HAL_TIM_Base_Start_IT+0x58>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a14      	ldr	r2, [pc, #80]	; (8004204 <HAL_TIM_Base_Start_IT+0x9c>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d004      	beq.n	80041c0 <HAL_TIM_Base_Start_IT+0x58>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a13      	ldr	r2, [pc, #76]	; (8004208 <HAL_TIM_Base_Start_IT+0xa0>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d111      	bne.n	80041e4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	f003 0307 	and.w	r3, r3, #7
 80041ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2b06      	cmp	r3, #6
 80041d0:	d010      	beq.n	80041f4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f042 0201 	orr.w	r2, r2, #1
 80041e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041e2:	e007      	b.n	80041f4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f042 0201 	orr.w	r2, r2, #1
 80041f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3714      	adds	r7, #20
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bc80      	pop	{r7}
 80041fe:	4770      	bx	lr
 8004200:	40012c00 	.word	0x40012c00
 8004204:	40000400 	.word	0x40000400
 8004208:	40000800 	.word	0x40000800

0800420c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b082      	sub	sp, #8
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	691b      	ldr	r3, [r3, #16]
 800421a:	f003 0302 	and.w	r3, r3, #2
 800421e:	2b02      	cmp	r3, #2
 8004220:	d122      	bne.n	8004268 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	f003 0302 	and.w	r3, r3, #2
 800422c:	2b02      	cmp	r3, #2
 800422e:	d11b      	bne.n	8004268 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f06f 0202 	mvn.w	r2, #2
 8004238:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2201      	movs	r2, #1
 800423e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	699b      	ldr	r3, [r3, #24]
 8004246:	f003 0303 	and.w	r3, r3, #3
 800424a:	2b00      	cmp	r3, #0
 800424c:	d003      	beq.n	8004256 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f000 f9b1 	bl	80045b6 <HAL_TIM_IC_CaptureCallback>
 8004254:	e005      	b.n	8004262 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 f9a4 	bl	80045a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	f000 f9b3 	bl	80045c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2200      	movs	r2, #0
 8004266:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	691b      	ldr	r3, [r3, #16]
 800426e:	f003 0304 	and.w	r3, r3, #4
 8004272:	2b04      	cmp	r3, #4
 8004274:	d122      	bne.n	80042bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	f003 0304 	and.w	r3, r3, #4
 8004280:	2b04      	cmp	r3, #4
 8004282:	d11b      	bne.n	80042bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f06f 0204 	mvn.w	r2, #4
 800428c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2202      	movs	r2, #2
 8004292:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	699b      	ldr	r3, [r3, #24]
 800429a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d003      	beq.n	80042aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042a2:	6878      	ldr	r0, [r7, #4]
 80042a4:	f000 f987 	bl	80045b6 <HAL_TIM_IC_CaptureCallback>
 80042a8:	e005      	b.n	80042b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f000 f97a 	bl	80045a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f000 f989 	bl	80045c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2200      	movs	r2, #0
 80042ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	691b      	ldr	r3, [r3, #16]
 80042c2:	f003 0308 	and.w	r3, r3, #8
 80042c6:	2b08      	cmp	r3, #8
 80042c8:	d122      	bne.n	8004310 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	f003 0308 	and.w	r3, r3, #8
 80042d4:	2b08      	cmp	r3, #8
 80042d6:	d11b      	bne.n	8004310 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f06f 0208 	mvn.w	r2, #8
 80042e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2204      	movs	r2, #4
 80042e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	69db      	ldr	r3, [r3, #28]
 80042ee:	f003 0303 	and.w	r3, r3, #3
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d003      	beq.n	80042fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f000 f95d 	bl	80045b6 <HAL_TIM_IC_CaptureCallback>
 80042fc:	e005      	b.n	800430a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f000 f950 	bl	80045a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	f000 f95f 	bl	80045c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2200      	movs	r2, #0
 800430e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	691b      	ldr	r3, [r3, #16]
 8004316:	f003 0310 	and.w	r3, r3, #16
 800431a:	2b10      	cmp	r3, #16
 800431c:	d122      	bne.n	8004364 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	f003 0310 	and.w	r3, r3, #16
 8004328:	2b10      	cmp	r3, #16
 800432a:	d11b      	bne.n	8004364 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f06f 0210 	mvn.w	r2, #16
 8004334:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2208      	movs	r2, #8
 800433a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	69db      	ldr	r3, [r3, #28]
 8004342:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004346:	2b00      	cmp	r3, #0
 8004348:	d003      	beq.n	8004352 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f000 f933 	bl	80045b6 <HAL_TIM_IC_CaptureCallback>
 8004350:	e005      	b.n	800435e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f000 f926 	bl	80045a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	f000 f935 	bl	80045c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	691b      	ldr	r3, [r3, #16]
 800436a:	f003 0301 	and.w	r3, r3, #1
 800436e:	2b01      	cmp	r3, #1
 8004370:	d10e      	bne.n	8004390 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	f003 0301 	and.w	r3, r3, #1
 800437c:	2b01      	cmp	r3, #1
 800437e:	d107      	bne.n	8004390 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f06f 0201 	mvn.w	r2, #1
 8004388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f7fd f880 	bl	8001490 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	691b      	ldr	r3, [r3, #16]
 8004396:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800439a:	2b80      	cmp	r3, #128	; 0x80
 800439c:	d10e      	bne.n	80043bc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043a8:	2b80      	cmp	r3, #128	; 0x80
 80043aa:	d107      	bne.n	80043bc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80043b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f000 fa77 	bl	80048aa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	691b      	ldr	r3, [r3, #16]
 80043c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043c6:	2b40      	cmp	r3, #64	; 0x40
 80043c8:	d10e      	bne.n	80043e8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043d4:	2b40      	cmp	r3, #64	; 0x40
 80043d6:	d107      	bne.n	80043e8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80043e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 f8f9 	bl	80045da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	691b      	ldr	r3, [r3, #16]
 80043ee:	f003 0320 	and.w	r3, r3, #32
 80043f2:	2b20      	cmp	r3, #32
 80043f4:	d10e      	bne.n	8004414 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	f003 0320 	and.w	r3, r3, #32
 8004400:	2b20      	cmp	r3, #32
 8004402:	d107      	bne.n	8004414 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f06f 0220 	mvn.w	r2, #32
 800440c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f000 fa42 	bl	8004898 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004414:	bf00      	nop
 8004416:	3708      	adds	r7, #8
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}

0800441c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
 8004424:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800442c:	2b01      	cmp	r3, #1
 800442e:	d101      	bne.n	8004434 <HAL_TIM_ConfigClockSource+0x18>
 8004430:	2302      	movs	r3, #2
 8004432:	e0b3      	b.n	800459c <HAL_TIM_ConfigClockSource+0x180>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2202      	movs	r2, #2
 8004440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004452:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800445a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	68fa      	ldr	r2, [r7, #12]
 8004462:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800446c:	d03e      	beq.n	80044ec <HAL_TIM_ConfigClockSource+0xd0>
 800446e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004472:	f200 8087 	bhi.w	8004584 <HAL_TIM_ConfigClockSource+0x168>
 8004476:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800447a:	f000 8085 	beq.w	8004588 <HAL_TIM_ConfigClockSource+0x16c>
 800447e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004482:	d87f      	bhi.n	8004584 <HAL_TIM_ConfigClockSource+0x168>
 8004484:	2b70      	cmp	r3, #112	; 0x70
 8004486:	d01a      	beq.n	80044be <HAL_TIM_ConfigClockSource+0xa2>
 8004488:	2b70      	cmp	r3, #112	; 0x70
 800448a:	d87b      	bhi.n	8004584 <HAL_TIM_ConfigClockSource+0x168>
 800448c:	2b60      	cmp	r3, #96	; 0x60
 800448e:	d050      	beq.n	8004532 <HAL_TIM_ConfigClockSource+0x116>
 8004490:	2b60      	cmp	r3, #96	; 0x60
 8004492:	d877      	bhi.n	8004584 <HAL_TIM_ConfigClockSource+0x168>
 8004494:	2b50      	cmp	r3, #80	; 0x50
 8004496:	d03c      	beq.n	8004512 <HAL_TIM_ConfigClockSource+0xf6>
 8004498:	2b50      	cmp	r3, #80	; 0x50
 800449a:	d873      	bhi.n	8004584 <HAL_TIM_ConfigClockSource+0x168>
 800449c:	2b40      	cmp	r3, #64	; 0x40
 800449e:	d058      	beq.n	8004552 <HAL_TIM_ConfigClockSource+0x136>
 80044a0:	2b40      	cmp	r3, #64	; 0x40
 80044a2:	d86f      	bhi.n	8004584 <HAL_TIM_ConfigClockSource+0x168>
 80044a4:	2b30      	cmp	r3, #48	; 0x30
 80044a6:	d064      	beq.n	8004572 <HAL_TIM_ConfigClockSource+0x156>
 80044a8:	2b30      	cmp	r3, #48	; 0x30
 80044aa:	d86b      	bhi.n	8004584 <HAL_TIM_ConfigClockSource+0x168>
 80044ac:	2b20      	cmp	r3, #32
 80044ae:	d060      	beq.n	8004572 <HAL_TIM_ConfigClockSource+0x156>
 80044b0:	2b20      	cmp	r3, #32
 80044b2:	d867      	bhi.n	8004584 <HAL_TIM_ConfigClockSource+0x168>
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d05c      	beq.n	8004572 <HAL_TIM_ConfigClockSource+0x156>
 80044b8:	2b10      	cmp	r3, #16
 80044ba:	d05a      	beq.n	8004572 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80044bc:	e062      	b.n	8004584 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6818      	ldr	r0, [r3, #0]
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	6899      	ldr	r1, [r3, #8]
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	685a      	ldr	r2, [r3, #4]
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	f000 f966 	bl	800479e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80044e0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	68fa      	ldr	r2, [r7, #12]
 80044e8:	609a      	str	r2, [r3, #8]
      break;
 80044ea:	e04e      	b.n	800458a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6818      	ldr	r0, [r3, #0]
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	6899      	ldr	r1, [r3, #8]
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	685a      	ldr	r2, [r3, #4]
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	68db      	ldr	r3, [r3, #12]
 80044fc:	f000 f94f 	bl	800479e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	689a      	ldr	r2, [r3, #8]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800450e:	609a      	str	r2, [r3, #8]
      break;
 8004510:	e03b      	b.n	800458a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6818      	ldr	r0, [r3, #0]
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	6859      	ldr	r1, [r3, #4]
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	68db      	ldr	r3, [r3, #12]
 800451e:	461a      	mov	r2, r3
 8004520:	f000 f8c6 	bl	80046b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2150      	movs	r1, #80	; 0x50
 800452a:	4618      	mov	r0, r3
 800452c:	f000 f91d 	bl	800476a <TIM_ITRx_SetConfig>
      break;
 8004530:	e02b      	b.n	800458a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6818      	ldr	r0, [r3, #0]
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	6859      	ldr	r1, [r3, #4]
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	461a      	mov	r2, r3
 8004540:	f000 f8e4 	bl	800470c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	2160      	movs	r1, #96	; 0x60
 800454a:	4618      	mov	r0, r3
 800454c:	f000 f90d 	bl	800476a <TIM_ITRx_SetConfig>
      break;
 8004550:	e01b      	b.n	800458a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6818      	ldr	r0, [r3, #0]
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	6859      	ldr	r1, [r3, #4]
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	68db      	ldr	r3, [r3, #12]
 800455e:	461a      	mov	r2, r3
 8004560:	f000 f8a6 	bl	80046b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	2140      	movs	r1, #64	; 0x40
 800456a:	4618      	mov	r0, r3
 800456c:	f000 f8fd 	bl	800476a <TIM_ITRx_SetConfig>
      break;
 8004570:	e00b      	b.n	800458a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4619      	mov	r1, r3
 800457c:	4610      	mov	r0, r2
 800457e:	f000 f8f4 	bl	800476a <TIM_ITRx_SetConfig>
        break;
 8004582:	e002      	b.n	800458a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004584:	bf00      	nop
 8004586:	e000      	b.n	800458a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004588:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2201      	movs	r2, #1
 800458e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800459a:	2300      	movs	r3, #0
}
 800459c:	4618      	mov	r0, r3
 800459e:	3710      	adds	r7, #16
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80045ac:	bf00      	nop
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bc80      	pop	{r7}
 80045b4:	4770      	bx	lr

080045b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80045b6:	b480      	push	{r7}
 80045b8:	b083      	sub	sp, #12
 80045ba:	af00      	add	r7, sp, #0
 80045bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80045be:	bf00      	nop
 80045c0:	370c      	adds	r7, #12
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bc80      	pop	{r7}
 80045c6:	4770      	bx	lr

080045c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b083      	sub	sp, #12
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80045d0:	bf00      	nop
 80045d2:	370c      	adds	r7, #12
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bc80      	pop	{r7}
 80045d8:	4770      	bx	lr

080045da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80045da:	b480      	push	{r7}
 80045dc:	b083      	sub	sp, #12
 80045de:	af00      	add	r7, sp, #0
 80045e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80045e2:	bf00      	nop
 80045e4:	370c      	adds	r7, #12
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bc80      	pop	{r7}
 80045ea:	4770      	bx	lr

080045ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b085      	sub	sp, #20
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	4a29      	ldr	r2, [pc, #164]	; (80046a4 <TIM_Base_SetConfig+0xb8>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d00b      	beq.n	800461c <TIM_Base_SetConfig+0x30>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800460a:	d007      	beq.n	800461c <TIM_Base_SetConfig+0x30>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	4a26      	ldr	r2, [pc, #152]	; (80046a8 <TIM_Base_SetConfig+0xbc>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d003      	beq.n	800461c <TIM_Base_SetConfig+0x30>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	4a25      	ldr	r2, [pc, #148]	; (80046ac <TIM_Base_SetConfig+0xc0>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d108      	bne.n	800462e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004622:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	68fa      	ldr	r2, [r7, #12]
 800462a:	4313      	orrs	r3, r2
 800462c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4a1c      	ldr	r2, [pc, #112]	; (80046a4 <TIM_Base_SetConfig+0xb8>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d00b      	beq.n	800464e <TIM_Base_SetConfig+0x62>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800463c:	d007      	beq.n	800464e <TIM_Base_SetConfig+0x62>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	4a19      	ldr	r2, [pc, #100]	; (80046a8 <TIM_Base_SetConfig+0xbc>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d003      	beq.n	800464e <TIM_Base_SetConfig+0x62>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4a18      	ldr	r2, [pc, #96]	; (80046ac <TIM_Base_SetConfig+0xc0>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d108      	bne.n	8004660 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004654:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	68fa      	ldr	r2, [r7, #12]
 800465c:	4313      	orrs	r3, r2
 800465e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	695b      	ldr	r3, [r3, #20]
 800466a:	4313      	orrs	r3, r2
 800466c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	68fa      	ldr	r2, [r7, #12]
 8004672:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	689a      	ldr	r2, [r3, #8]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	4a07      	ldr	r2, [pc, #28]	; (80046a4 <TIM_Base_SetConfig+0xb8>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d103      	bne.n	8004694 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	691a      	ldr	r2, [r3, #16]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2201      	movs	r2, #1
 8004698:	615a      	str	r2, [r3, #20]
}
 800469a:	bf00      	nop
 800469c:	3714      	adds	r7, #20
 800469e:	46bd      	mov	sp, r7
 80046a0:	bc80      	pop	{r7}
 80046a2:	4770      	bx	lr
 80046a4:	40012c00 	.word	0x40012c00
 80046a8:	40000400 	.word	0x40000400
 80046ac:	40000800 	.word	0x40000800

080046b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b087      	sub	sp, #28
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	60f8      	str	r0, [r7, #12]
 80046b8:	60b9      	str	r1, [r7, #8]
 80046ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	6a1b      	ldr	r3, [r3, #32]
 80046c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	6a1b      	ldr	r3, [r3, #32]
 80046c6:	f023 0201 	bic.w	r2, r3, #1
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	699b      	ldr	r3, [r3, #24]
 80046d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80046da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	011b      	lsls	r3, r3, #4
 80046e0:	693a      	ldr	r2, [r7, #16]
 80046e2:	4313      	orrs	r3, r2
 80046e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	f023 030a 	bic.w	r3, r3, #10
 80046ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80046ee:	697a      	ldr	r2, [r7, #20]
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	693a      	ldr	r2, [r7, #16]
 80046fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	697a      	ldr	r2, [r7, #20]
 8004700:	621a      	str	r2, [r3, #32]
}
 8004702:	bf00      	nop
 8004704:	371c      	adds	r7, #28
 8004706:	46bd      	mov	sp, r7
 8004708:	bc80      	pop	{r7}
 800470a:	4770      	bx	lr

0800470c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800470c:	b480      	push	{r7}
 800470e:	b087      	sub	sp, #28
 8004710:	af00      	add	r7, sp, #0
 8004712:	60f8      	str	r0, [r7, #12]
 8004714:	60b9      	str	r1, [r7, #8]
 8004716:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	6a1b      	ldr	r3, [r3, #32]
 800471c:	f023 0210 	bic.w	r2, r3, #16
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	699b      	ldr	r3, [r3, #24]
 8004728:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6a1b      	ldr	r3, [r3, #32]
 800472e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004736:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	031b      	lsls	r3, r3, #12
 800473c:	697a      	ldr	r2, [r7, #20]
 800473e:	4313      	orrs	r3, r2
 8004740:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004748:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	011b      	lsls	r3, r3, #4
 800474e:	693a      	ldr	r2, [r7, #16]
 8004750:	4313      	orrs	r3, r2
 8004752:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	697a      	ldr	r2, [r7, #20]
 8004758:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	693a      	ldr	r2, [r7, #16]
 800475e:	621a      	str	r2, [r3, #32]
}
 8004760:	bf00      	nop
 8004762:	371c      	adds	r7, #28
 8004764:	46bd      	mov	sp, r7
 8004766:	bc80      	pop	{r7}
 8004768:	4770      	bx	lr

0800476a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800476a:	b480      	push	{r7}
 800476c:	b085      	sub	sp, #20
 800476e:	af00      	add	r7, sp, #0
 8004770:	6078      	str	r0, [r7, #4]
 8004772:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004780:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004782:	683a      	ldr	r2, [r7, #0]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	4313      	orrs	r3, r2
 8004788:	f043 0307 	orr.w	r3, r3, #7
 800478c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	68fa      	ldr	r2, [r7, #12]
 8004792:	609a      	str	r2, [r3, #8]
}
 8004794:	bf00      	nop
 8004796:	3714      	adds	r7, #20
 8004798:	46bd      	mov	sp, r7
 800479a:	bc80      	pop	{r7}
 800479c:	4770      	bx	lr

0800479e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800479e:	b480      	push	{r7}
 80047a0:	b087      	sub	sp, #28
 80047a2:	af00      	add	r7, sp, #0
 80047a4:	60f8      	str	r0, [r7, #12]
 80047a6:	60b9      	str	r1, [r7, #8]
 80047a8:	607a      	str	r2, [r7, #4]
 80047aa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80047b8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	021a      	lsls	r2, r3, #8
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	431a      	orrs	r2, r3
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	4313      	orrs	r3, r2
 80047c6:	697a      	ldr	r2, [r7, #20]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	697a      	ldr	r2, [r7, #20]
 80047d0:	609a      	str	r2, [r3, #8]
}
 80047d2:	bf00      	nop
 80047d4:	371c      	adds	r7, #28
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bc80      	pop	{r7}
 80047da:	4770      	bx	lr

080047dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80047dc:	b480      	push	{r7}
 80047de:	b085      	sub	sp, #20
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d101      	bne.n	80047f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80047f0:	2302      	movs	r3, #2
 80047f2:	e046      	b.n	8004882 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2202      	movs	r2, #2
 8004800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800481a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68fa      	ldr	r2, [r7, #12]
 8004822:	4313      	orrs	r3, r2
 8004824:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68fa      	ldr	r2, [r7, #12]
 800482c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a16      	ldr	r2, [pc, #88]	; (800488c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d00e      	beq.n	8004856 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004840:	d009      	beq.n	8004856 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a12      	ldr	r2, [pc, #72]	; (8004890 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d004      	beq.n	8004856 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a10      	ldr	r2, [pc, #64]	; (8004894 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d10c      	bne.n	8004870 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800485c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	68ba      	ldr	r2, [r7, #8]
 8004864:	4313      	orrs	r3, r2
 8004866:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	68ba      	ldr	r2, [r7, #8]
 800486e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004880:	2300      	movs	r3, #0
}
 8004882:	4618      	mov	r0, r3
 8004884:	3714      	adds	r7, #20
 8004886:	46bd      	mov	sp, r7
 8004888:	bc80      	pop	{r7}
 800488a:	4770      	bx	lr
 800488c:	40012c00 	.word	0x40012c00
 8004890:	40000400 	.word	0x40000400
 8004894:	40000800 	.word	0x40000800

08004898 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004898:	b480      	push	{r7}
 800489a:	b083      	sub	sp, #12
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80048a0:	bf00      	nop
 80048a2:	370c      	adds	r7, #12
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bc80      	pop	{r7}
 80048a8:	4770      	bx	lr

080048aa <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80048aa:	b480      	push	{r7}
 80048ac:	b083      	sub	sp, #12
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80048b2:	bf00      	nop
 80048b4:	370c      	adds	r7, #12
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bc80      	pop	{r7}
 80048ba:	4770      	bx	lr

080048bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b082      	sub	sp, #8
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d101      	bne.n	80048ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e03f      	b.n	800494e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d106      	bne.n	80048e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f7fc ffba 	bl	800185c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2224      	movs	r2, #36	; 0x24
 80048ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	68da      	ldr	r2, [r3, #12]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	f000 fc85 	bl	8005210 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	691a      	ldr	r2, [r3, #16]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004914:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	695a      	ldr	r2, [r3, #20]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004924:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	68da      	ldr	r2, [r3, #12]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004934:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2200      	movs	r2, #0
 800493a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2220      	movs	r2, #32
 8004940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2220      	movs	r2, #32
 8004948:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800494c:	2300      	movs	r3, #0
}
 800494e:	4618      	mov	r0, r3
 8004950:	3708      	adds	r7, #8
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}

08004956 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004956:	b580      	push	{r7, lr}
 8004958:	b08a      	sub	sp, #40	; 0x28
 800495a:	af02      	add	r7, sp, #8
 800495c:	60f8      	str	r0, [r7, #12]
 800495e:	60b9      	str	r1, [r7, #8]
 8004960:	603b      	str	r3, [r7, #0]
 8004962:	4613      	mov	r3, r2
 8004964:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004966:	2300      	movs	r3, #0
 8004968:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004970:	b2db      	uxtb	r3, r3
 8004972:	2b20      	cmp	r3, #32
 8004974:	d17c      	bne.n	8004a70 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d002      	beq.n	8004982 <HAL_UART_Transmit+0x2c>
 800497c:	88fb      	ldrh	r3, [r7, #6]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d101      	bne.n	8004986 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e075      	b.n	8004a72 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800498c:	2b01      	cmp	r3, #1
 800498e:	d101      	bne.n	8004994 <HAL_UART_Transmit+0x3e>
 8004990:	2302      	movs	r3, #2
 8004992:	e06e      	b.n	8004a72 <HAL_UART_Transmit+0x11c>
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2201      	movs	r2, #1
 8004998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2200      	movs	r2, #0
 80049a0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2221      	movs	r2, #33	; 0x21
 80049a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80049aa:	f7fd fa1b 	bl	8001de4 <HAL_GetTick>
 80049ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	88fa      	ldrh	r2, [r7, #6]
 80049b4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	88fa      	ldrh	r2, [r7, #6]
 80049ba:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049c4:	d108      	bne.n	80049d8 <HAL_UART_Transmit+0x82>
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	691b      	ldr	r3, [r3, #16]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d104      	bne.n	80049d8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80049ce:	2300      	movs	r3, #0
 80049d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	61bb      	str	r3, [r7, #24]
 80049d6:	e003      	b.n	80049e0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80049dc:	2300      	movs	r3, #0
 80049de:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2200      	movs	r2, #0
 80049e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80049e8:	e02a      	b.n	8004a40 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	9300      	str	r3, [sp, #0]
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	2200      	movs	r2, #0
 80049f2:	2180      	movs	r1, #128	; 0x80
 80049f4:	68f8      	ldr	r0, [r7, #12]
 80049f6:	f000 fa38 	bl	8004e6a <UART_WaitOnFlagUntilTimeout>
 80049fa:	4603      	mov	r3, r0
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d001      	beq.n	8004a04 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004a00:	2303      	movs	r3, #3
 8004a02:	e036      	b.n	8004a72 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004a04:	69fb      	ldr	r3, [r7, #28]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d10b      	bne.n	8004a22 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a0a:	69bb      	ldr	r3, [r7, #24]
 8004a0c:	881b      	ldrh	r3, [r3, #0]
 8004a0e:	461a      	mov	r2, r3
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a18:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004a1a:	69bb      	ldr	r3, [r7, #24]
 8004a1c:	3302      	adds	r3, #2
 8004a1e:	61bb      	str	r3, [r7, #24]
 8004a20:	e007      	b.n	8004a32 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	781a      	ldrb	r2, [r3, #0]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004a2c:	69fb      	ldr	r3, [r7, #28]
 8004a2e:	3301      	adds	r3, #1
 8004a30:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	3b01      	subs	r3, #1
 8004a3a:	b29a      	uxth	r2, r3
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1cf      	bne.n	80049ea <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	9300      	str	r3, [sp, #0]
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	2200      	movs	r2, #0
 8004a52:	2140      	movs	r1, #64	; 0x40
 8004a54:	68f8      	ldr	r0, [r7, #12]
 8004a56:	f000 fa08 	bl	8004e6a <UART_WaitOnFlagUntilTimeout>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d001      	beq.n	8004a64 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004a60:	2303      	movs	r3, #3
 8004a62:	e006      	b.n	8004a72 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2220      	movs	r2, #32
 8004a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	e000      	b.n	8004a72 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004a70:	2302      	movs	r3, #2
  }
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3720      	adds	r7, #32
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bd80      	pop	{r7, pc}

08004a7a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a7a:	b580      	push	{r7, lr}
 8004a7c:	b084      	sub	sp, #16
 8004a7e:	af00      	add	r7, sp, #0
 8004a80:	60f8      	str	r0, [r7, #12]
 8004a82:	60b9      	str	r1, [r7, #8]
 8004a84:	4613      	mov	r3, r2
 8004a86:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	2b20      	cmp	r3, #32
 8004a92:	d11d      	bne.n	8004ad0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d002      	beq.n	8004aa0 <HAL_UART_Receive_IT+0x26>
 8004a9a:	88fb      	ldrh	r3, [r7, #6]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d101      	bne.n	8004aa4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e016      	b.n	8004ad2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004aaa:	2b01      	cmp	r3, #1
 8004aac:	d101      	bne.n	8004ab2 <HAL_UART_Receive_IT+0x38>
 8004aae:	2302      	movs	r3, #2
 8004ab0:	e00f      	b.n	8004ad2 <HAL_UART_Receive_IT+0x58>
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2200      	movs	r2, #0
 8004abe:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8004ac0:	88fb      	ldrh	r3, [r7, #6]
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	68b9      	ldr	r1, [r7, #8]
 8004ac6:	68f8      	ldr	r0, [r7, #12]
 8004ac8:	f000 fa19 	bl	8004efe <UART_Start_Receive_IT>
 8004acc:	4603      	mov	r3, r0
 8004ace:	e000      	b.n	8004ad2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004ad0:	2302      	movs	r3, #2
  }
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3710      	adds	r7, #16
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}
	...

08004adc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b08a      	sub	sp, #40	; 0x28
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	695b      	ldr	r3, [r3, #20]
 8004afa:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004afc:	2300      	movs	r3, #0
 8004afe:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004b00:	2300      	movs	r3, #0
 8004b02:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b06:	f003 030f 	and.w	r3, r3, #15
 8004b0a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d10d      	bne.n	8004b2e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b14:	f003 0320 	and.w	r3, r3, #32
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d008      	beq.n	8004b2e <HAL_UART_IRQHandler+0x52>
 8004b1c:	6a3b      	ldr	r3, [r7, #32]
 8004b1e:	f003 0320 	and.w	r3, r3, #32
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d003      	beq.n	8004b2e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f000 fac9 	bl	80050be <UART_Receive_IT>
      return;
 8004b2c:	e17b      	b.n	8004e26 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004b2e:	69bb      	ldr	r3, [r7, #24]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	f000 80b1 	beq.w	8004c98 <HAL_UART_IRQHandler+0x1bc>
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	f003 0301 	and.w	r3, r3, #1
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d105      	bne.n	8004b4c <HAL_UART_IRQHandler+0x70>
 8004b40:	6a3b      	ldr	r3, [r7, #32]
 8004b42:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	f000 80a6 	beq.w	8004c98 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4e:	f003 0301 	and.w	r3, r3, #1
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d00a      	beq.n	8004b6c <HAL_UART_IRQHandler+0x90>
 8004b56:	6a3b      	ldr	r3, [r7, #32]
 8004b58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d005      	beq.n	8004b6c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b64:	f043 0201 	orr.w	r2, r3, #1
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b6e:	f003 0304 	and.w	r3, r3, #4
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d00a      	beq.n	8004b8c <HAL_UART_IRQHandler+0xb0>
 8004b76:	69fb      	ldr	r3, [r7, #28]
 8004b78:	f003 0301 	and.w	r3, r3, #1
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d005      	beq.n	8004b8c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b84:	f043 0202 	orr.w	r2, r3, #2
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b8e:	f003 0302 	and.w	r3, r3, #2
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d00a      	beq.n	8004bac <HAL_UART_IRQHandler+0xd0>
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	f003 0301 	and.w	r3, r3, #1
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d005      	beq.n	8004bac <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba4:	f043 0204 	orr.w	r2, r3, #4
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bae:	f003 0308 	and.w	r3, r3, #8
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d00f      	beq.n	8004bd6 <HAL_UART_IRQHandler+0xfa>
 8004bb6:	6a3b      	ldr	r3, [r7, #32]
 8004bb8:	f003 0320 	and.w	r3, r3, #32
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d104      	bne.n	8004bca <HAL_UART_IRQHandler+0xee>
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	f003 0301 	and.w	r3, r3, #1
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d005      	beq.n	8004bd6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bce:	f043 0208 	orr.w	r2, r3, #8
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	f000 811e 	beq.w	8004e1c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be2:	f003 0320 	and.w	r3, r3, #32
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d007      	beq.n	8004bfa <HAL_UART_IRQHandler+0x11e>
 8004bea:	6a3b      	ldr	r3, [r7, #32]
 8004bec:	f003 0320 	and.w	r3, r3, #32
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d002      	beq.n	8004bfa <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004bf4:	6878      	ldr	r0, [r7, #4]
 8004bf6:	f000 fa62 	bl	80050be <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	695b      	ldr	r3, [r3, #20]
 8004c00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	bf14      	ite	ne
 8004c08:	2301      	movne	r3, #1
 8004c0a:	2300      	moveq	r3, #0
 8004c0c:	b2db      	uxtb	r3, r3
 8004c0e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c14:	f003 0308 	and.w	r3, r3, #8
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d102      	bne.n	8004c22 <HAL_UART_IRQHandler+0x146>
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d031      	beq.n	8004c86 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 f9a4 	bl	8004f70 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	695b      	ldr	r3, [r3, #20]
 8004c2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d023      	beq.n	8004c7e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	695a      	ldr	r2, [r3, #20]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c44:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d013      	beq.n	8004c76 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c52:	4a76      	ldr	r2, [pc, #472]	; (8004e2c <HAL_UART_IRQHandler+0x350>)
 8004c54:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f7fd fa38 	bl	80020d0 <HAL_DMA_Abort_IT>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d016      	beq.n	8004c94 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c6c:	687a      	ldr	r2, [r7, #4]
 8004c6e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004c70:	4610      	mov	r0, r2
 8004c72:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c74:	e00e      	b.n	8004c94 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f000 f8e3 	bl	8004e42 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c7c:	e00a      	b.n	8004c94 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f000 f8df 	bl	8004e42 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c84:	e006      	b.n	8004c94 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f000 f8db 	bl	8004e42 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004c92:	e0c3      	b.n	8004e1c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c94:	bf00      	nop
    return;
 8004c96:	e0c1      	b.n	8004e1c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	f040 80a1 	bne.w	8004de4 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8004ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca4:	f003 0310 	and.w	r3, r3, #16
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	f000 809b 	beq.w	8004de4 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004cae:	6a3b      	ldr	r3, [r7, #32]
 8004cb0:	f003 0310 	and.w	r3, r3, #16
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	f000 8095 	beq.w	8004de4 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004cba:	2300      	movs	r3, #0
 8004cbc:	60fb      	str	r3, [r7, #12]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	60fb      	str	r3, [r7, #12]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	60fb      	str	r3, [r7, #12]
 8004cce:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	695b      	ldr	r3, [r3, #20]
 8004cd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d04e      	beq.n	8004d7c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004ce8:	8a3b      	ldrh	r3, [r7, #16]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	f000 8098 	beq.w	8004e20 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004cf4:	8a3a      	ldrh	r2, [r7, #16]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	f080 8092 	bcs.w	8004e20 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	8a3a      	ldrh	r2, [r7, #16]
 8004d00:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d06:	699b      	ldr	r3, [r3, #24]
 8004d08:	2b20      	cmp	r3, #32
 8004d0a:	d02b      	beq.n	8004d64 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	68da      	ldr	r2, [r3, #12]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d1a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	695a      	ldr	r2, [r3, #20]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f022 0201 	bic.w	r2, r2, #1
 8004d2a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	695a      	ldr	r2, [r3, #20]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d3a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2220      	movs	r2, #32
 8004d40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2200      	movs	r2, #0
 8004d48:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	68da      	ldr	r2, [r3, #12]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f022 0210 	bic.w	r2, r2, #16
 8004d58:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f7fd f97b 	bl	800205a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d6c:	b29b      	uxth	r3, r3
 8004d6e:	1ad3      	subs	r3, r2, r3
 8004d70:	b29b      	uxth	r3, r3
 8004d72:	4619      	mov	r1, r3
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f000 f86d 	bl	8004e54 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004d7a:	e051      	b.n	8004e20 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d84:	b29b      	uxth	r3, r3
 8004d86:	1ad3      	subs	r3, r2, r3
 8004d88:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d047      	beq.n	8004e24 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8004d94:	8a7b      	ldrh	r3, [r7, #18]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d044      	beq.n	8004e24 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	68da      	ldr	r2, [r3, #12]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004da8:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	695a      	ldr	r2, [r3, #20]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f022 0201 	bic.w	r2, r2, #1
 8004db8:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2220      	movs	r2, #32
 8004dbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	68da      	ldr	r2, [r3, #12]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f022 0210 	bic.w	r2, r2, #16
 8004dd6:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004dd8:	8a7b      	ldrh	r3, [r7, #18]
 8004dda:	4619      	mov	r1, r3
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f000 f839 	bl	8004e54 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004de2:	e01f      	b.n	8004e24 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d008      	beq.n	8004e00 <HAL_UART_IRQHandler+0x324>
 8004dee:	6a3b      	ldr	r3, [r7, #32]
 8004df0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d003      	beq.n	8004e00 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	f000 f8f9 	bl	8004ff0 <UART_Transmit_IT>
    return;
 8004dfe:	e012      	b.n	8004e26 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d00d      	beq.n	8004e26 <HAL_UART_IRQHandler+0x34a>
 8004e0a:	6a3b      	ldr	r3, [r7, #32]
 8004e0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d008      	beq.n	8004e26 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f000 f93a 	bl	800508e <UART_EndTransmit_IT>
    return;
 8004e1a:	e004      	b.n	8004e26 <HAL_UART_IRQHandler+0x34a>
    return;
 8004e1c:	bf00      	nop
 8004e1e:	e002      	b.n	8004e26 <HAL_UART_IRQHandler+0x34a>
      return;
 8004e20:	bf00      	nop
 8004e22:	e000      	b.n	8004e26 <HAL_UART_IRQHandler+0x34a>
      return;
 8004e24:	bf00      	nop
  }
}
 8004e26:	3728      	adds	r7, #40	; 0x28
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}
 8004e2c:	08004fc9 	.word	0x08004fc9

08004e30 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004e38:	bf00      	nop
 8004e3a:	370c      	adds	r7, #12
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bc80      	pop	{r7}
 8004e40:	4770      	bx	lr

08004e42 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e42:	b480      	push	{r7}
 8004e44:	b083      	sub	sp, #12
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004e4a:	bf00      	nop
 8004e4c:	370c      	adds	r7, #12
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bc80      	pop	{r7}
 8004e52:	4770      	bx	lr

08004e54 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b083      	sub	sp, #12
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
 8004e5c:	460b      	mov	r3, r1
 8004e5e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e60:	bf00      	nop
 8004e62:	370c      	adds	r7, #12
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bc80      	pop	{r7}
 8004e68:	4770      	bx	lr

08004e6a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004e6a:	b580      	push	{r7, lr}
 8004e6c:	b084      	sub	sp, #16
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	60f8      	str	r0, [r7, #12]
 8004e72:	60b9      	str	r1, [r7, #8]
 8004e74:	603b      	str	r3, [r7, #0]
 8004e76:	4613      	mov	r3, r2
 8004e78:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e7a:	e02c      	b.n	8004ed6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e82:	d028      	beq.n	8004ed6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004e84:	69bb      	ldr	r3, [r7, #24]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d007      	beq.n	8004e9a <UART_WaitOnFlagUntilTimeout+0x30>
 8004e8a:	f7fc ffab 	bl	8001de4 <HAL_GetTick>
 8004e8e:	4602      	mov	r2, r0
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	1ad3      	subs	r3, r2, r3
 8004e94:	69ba      	ldr	r2, [r7, #24]
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d21d      	bcs.n	8004ed6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	68da      	ldr	r2, [r3, #12]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004ea8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	695a      	ldr	r2, [r3, #20]
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f022 0201 	bic.w	r2, r2, #1
 8004eb8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2220      	movs	r2, #32
 8004ebe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2220      	movs	r2, #32
 8004ec6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e00f      	b.n	8004ef6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	4013      	ands	r3, r2
 8004ee0:	68ba      	ldr	r2, [r7, #8]
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	bf0c      	ite	eq
 8004ee6:	2301      	moveq	r3, #1
 8004ee8:	2300      	movne	r3, #0
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	461a      	mov	r2, r3
 8004eee:	79fb      	ldrb	r3, [r7, #7]
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d0c3      	beq.n	8004e7c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3710      	adds	r7, #16
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}

08004efe <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004efe:	b480      	push	{r7}
 8004f00:	b085      	sub	sp, #20
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	60f8      	str	r0, [r7, #12]
 8004f06:	60b9      	str	r1, [r7, #8]
 8004f08:	4613      	mov	r3, r2
 8004f0a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	68ba      	ldr	r2, [r7, #8]
 8004f10:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	88fa      	ldrh	r2, [r7, #6]
 8004f16:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	88fa      	ldrh	r2, [r7, #6]
 8004f1c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2200      	movs	r2, #0
 8004f22:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2222      	movs	r2, #34	; 0x22
 8004f28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	68da      	ldr	r2, [r3, #12]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f42:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	695a      	ldr	r2, [r3, #20]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f042 0201 	orr.w	r2, r2, #1
 8004f52:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	68da      	ldr	r2, [r3, #12]
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f042 0220 	orr.w	r2, r2, #32
 8004f62:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3714      	adds	r7, #20
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bc80      	pop	{r7}
 8004f6e:	4770      	bx	lr

08004f70 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b083      	sub	sp, #12
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	68da      	ldr	r2, [r3, #12]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004f86:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	695a      	ldr	r2, [r3, #20]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f022 0201 	bic.w	r2, r2, #1
 8004f96:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d107      	bne.n	8004fb0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68da      	ldr	r2, [r3, #12]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f022 0210 	bic.w	r2, r2, #16
 8004fae:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2220      	movs	r2, #32
 8004fb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004fbe:	bf00      	nop
 8004fc0:	370c      	adds	r7, #12
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bc80      	pop	{r7}
 8004fc6:	4770      	bx	lr

08004fc8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b084      	sub	sp, #16
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004fe2:	68f8      	ldr	r0, [r7, #12]
 8004fe4:	f7ff ff2d 	bl	8004e42 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004fe8:	bf00      	nop
 8004fea:	3710      	adds	r7, #16
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b085      	sub	sp, #20
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ffe:	b2db      	uxtb	r3, r3
 8005000:	2b21      	cmp	r3, #33	; 0x21
 8005002:	d13e      	bne.n	8005082 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800500c:	d114      	bne.n	8005038 <UART_Transmit_IT+0x48>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	691b      	ldr	r3, [r3, #16]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d110      	bne.n	8005038 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6a1b      	ldr	r3, [r3, #32]
 800501a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	881b      	ldrh	r3, [r3, #0]
 8005020:	461a      	mov	r2, r3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800502a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6a1b      	ldr	r3, [r3, #32]
 8005030:	1c9a      	adds	r2, r3, #2
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	621a      	str	r2, [r3, #32]
 8005036:	e008      	b.n	800504a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6a1b      	ldr	r3, [r3, #32]
 800503c:	1c59      	adds	r1, r3, #1
 800503e:	687a      	ldr	r2, [r7, #4]
 8005040:	6211      	str	r1, [r2, #32]
 8005042:	781a      	ldrb	r2, [r3, #0]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800504e:	b29b      	uxth	r3, r3
 8005050:	3b01      	subs	r3, #1
 8005052:	b29b      	uxth	r3, r3
 8005054:	687a      	ldr	r2, [r7, #4]
 8005056:	4619      	mov	r1, r3
 8005058:	84d1      	strh	r1, [r2, #38]	; 0x26
 800505a:	2b00      	cmp	r3, #0
 800505c:	d10f      	bne.n	800507e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	68da      	ldr	r2, [r3, #12]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800506c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	68da      	ldr	r2, [r3, #12]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800507c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800507e:	2300      	movs	r3, #0
 8005080:	e000      	b.n	8005084 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005082:	2302      	movs	r3, #2
  }
}
 8005084:	4618      	mov	r0, r3
 8005086:	3714      	adds	r7, #20
 8005088:	46bd      	mov	sp, r7
 800508a:	bc80      	pop	{r7}
 800508c:	4770      	bx	lr

0800508e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800508e:	b580      	push	{r7, lr}
 8005090:	b082      	sub	sp, #8
 8005092:	af00      	add	r7, sp, #0
 8005094:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	68da      	ldr	r2, [r3, #12]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050a4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2220      	movs	r2, #32
 80050aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f7ff febe 	bl	8004e30 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80050b4:	2300      	movs	r3, #0
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3708      	adds	r7, #8
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}

080050be <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80050be:	b580      	push	{r7, lr}
 80050c0:	b086      	sub	sp, #24
 80050c2:	af00      	add	r7, sp, #0
 80050c4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050cc:	b2db      	uxtb	r3, r3
 80050ce:	2b22      	cmp	r3, #34	; 0x22
 80050d0:	f040 8099 	bne.w	8005206 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050dc:	d117      	bne.n	800510e <UART_Receive_IT+0x50>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	691b      	ldr	r3, [r3, #16]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d113      	bne.n	800510e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80050e6:	2300      	movs	r3, #0
 80050e8:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050ee:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	b29b      	uxth	r3, r3
 80050f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050fc:	b29a      	uxth	r2, r3
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005106:	1c9a      	adds	r2, r3, #2
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	629a      	str	r2, [r3, #40]	; 0x28
 800510c:	e026      	b.n	800515c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005112:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8005114:	2300      	movs	r3, #0
 8005116:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005120:	d007      	beq.n	8005132 <UART_Receive_IT+0x74>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d10a      	bne.n	8005140 <UART_Receive_IT+0x82>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	691b      	ldr	r3, [r3, #16]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d106      	bne.n	8005140 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	b2da      	uxtb	r2, r3
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	701a      	strb	r2, [r3, #0]
 800513e:	e008      	b.n	8005152 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	b2db      	uxtb	r3, r3
 8005148:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800514c:	b2da      	uxtb	r2, r3
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005156:	1c5a      	adds	r2, r3, #1
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005160:	b29b      	uxth	r3, r3
 8005162:	3b01      	subs	r3, #1
 8005164:	b29b      	uxth	r3, r3
 8005166:	687a      	ldr	r2, [r7, #4]
 8005168:	4619      	mov	r1, r3
 800516a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800516c:	2b00      	cmp	r3, #0
 800516e:	d148      	bne.n	8005202 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	68da      	ldr	r2, [r3, #12]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f022 0220 	bic.w	r2, r2, #32
 800517e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	68da      	ldr	r2, [r3, #12]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800518e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	695a      	ldr	r2, [r3, #20]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f022 0201 	bic.w	r2, r2, #1
 800519e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2220      	movs	r2, #32
 80051a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d123      	bne.n	80051f8 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2200      	movs	r2, #0
 80051b4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	68da      	ldr	r2, [r3, #12]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f022 0210 	bic.w	r2, r2, #16
 80051c4:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 0310 	and.w	r3, r3, #16
 80051d0:	2b10      	cmp	r3, #16
 80051d2:	d10a      	bne.n	80051ea <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80051d4:	2300      	movs	r3, #0
 80051d6:	60fb      	str	r3, [r7, #12]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	60fb      	str	r3, [r7, #12]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	60fb      	str	r3, [r7, #12]
 80051e8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80051ee:	4619      	mov	r1, r3
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f7ff fe2f 	bl	8004e54 <HAL_UARTEx_RxEventCallback>
 80051f6:	e002      	b.n	80051fe <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f7fb ff2b 	bl	8001054 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80051fe:	2300      	movs	r3, #0
 8005200:	e002      	b.n	8005208 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8005202:	2300      	movs	r3, #0
 8005204:	e000      	b.n	8005208 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005206:	2302      	movs	r3, #2
  }
}
 8005208:	4618      	mov	r0, r3
 800520a:	3718      	adds	r7, #24
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}

08005210 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b084      	sub	sp, #16
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	691b      	ldr	r3, [r3, #16]
 800521e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	68da      	ldr	r2, [r3, #12]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	430a      	orrs	r2, r1
 800522c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	689a      	ldr	r2, [r3, #8]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	691b      	ldr	r3, [r3, #16]
 8005236:	431a      	orrs	r2, r3
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	695b      	ldr	r3, [r3, #20]
 800523c:	4313      	orrs	r3, r2
 800523e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800524a:	f023 030c 	bic.w	r3, r3, #12
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	6812      	ldr	r2, [r2, #0]
 8005252:	68b9      	ldr	r1, [r7, #8]
 8005254:	430b      	orrs	r3, r1
 8005256:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	695b      	ldr	r3, [r3, #20]
 800525e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	699a      	ldr	r2, [r3, #24]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	430a      	orrs	r2, r1
 800526c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a2c      	ldr	r2, [pc, #176]	; (8005324 <UART_SetConfig+0x114>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d103      	bne.n	8005280 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005278:	f7fe f988 	bl	800358c <HAL_RCC_GetPCLK2Freq>
 800527c:	60f8      	str	r0, [r7, #12]
 800527e:	e002      	b.n	8005286 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005280:	f7fe f970 	bl	8003564 <HAL_RCC_GetPCLK1Freq>
 8005284:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005286:	68fa      	ldr	r2, [r7, #12]
 8005288:	4613      	mov	r3, r2
 800528a:	009b      	lsls	r3, r3, #2
 800528c:	4413      	add	r3, r2
 800528e:	009a      	lsls	r2, r3, #2
 8005290:	441a      	add	r2, r3
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	009b      	lsls	r3, r3, #2
 8005298:	fbb2 f3f3 	udiv	r3, r2, r3
 800529c:	4a22      	ldr	r2, [pc, #136]	; (8005328 <UART_SetConfig+0x118>)
 800529e:	fba2 2303 	umull	r2, r3, r2, r3
 80052a2:	095b      	lsrs	r3, r3, #5
 80052a4:	0119      	lsls	r1, r3, #4
 80052a6:	68fa      	ldr	r2, [r7, #12]
 80052a8:	4613      	mov	r3, r2
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	4413      	add	r3, r2
 80052ae:	009a      	lsls	r2, r3, #2
 80052b0:	441a      	add	r2, r3
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	009b      	lsls	r3, r3, #2
 80052b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80052bc:	4b1a      	ldr	r3, [pc, #104]	; (8005328 <UART_SetConfig+0x118>)
 80052be:	fba3 0302 	umull	r0, r3, r3, r2
 80052c2:	095b      	lsrs	r3, r3, #5
 80052c4:	2064      	movs	r0, #100	; 0x64
 80052c6:	fb00 f303 	mul.w	r3, r0, r3
 80052ca:	1ad3      	subs	r3, r2, r3
 80052cc:	011b      	lsls	r3, r3, #4
 80052ce:	3332      	adds	r3, #50	; 0x32
 80052d0:	4a15      	ldr	r2, [pc, #84]	; (8005328 <UART_SetConfig+0x118>)
 80052d2:	fba2 2303 	umull	r2, r3, r2, r3
 80052d6:	095b      	lsrs	r3, r3, #5
 80052d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052dc:	4419      	add	r1, r3
 80052de:	68fa      	ldr	r2, [r7, #12]
 80052e0:	4613      	mov	r3, r2
 80052e2:	009b      	lsls	r3, r3, #2
 80052e4:	4413      	add	r3, r2
 80052e6:	009a      	lsls	r2, r3, #2
 80052e8:	441a      	add	r2, r3
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	009b      	lsls	r3, r3, #2
 80052f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80052f4:	4b0c      	ldr	r3, [pc, #48]	; (8005328 <UART_SetConfig+0x118>)
 80052f6:	fba3 0302 	umull	r0, r3, r3, r2
 80052fa:	095b      	lsrs	r3, r3, #5
 80052fc:	2064      	movs	r0, #100	; 0x64
 80052fe:	fb00 f303 	mul.w	r3, r0, r3
 8005302:	1ad3      	subs	r3, r2, r3
 8005304:	011b      	lsls	r3, r3, #4
 8005306:	3332      	adds	r3, #50	; 0x32
 8005308:	4a07      	ldr	r2, [pc, #28]	; (8005328 <UART_SetConfig+0x118>)
 800530a:	fba2 2303 	umull	r2, r3, r2, r3
 800530e:	095b      	lsrs	r3, r3, #5
 8005310:	f003 020f 	and.w	r2, r3, #15
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	440a      	add	r2, r1
 800531a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800531c:	bf00      	nop
 800531e:	3710      	adds	r7, #16
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}
 8005324:	40013800 	.word	0x40013800
 8005328:	51eb851f 	.word	0x51eb851f

0800532c <__errno>:
 800532c:	4b01      	ldr	r3, [pc, #4]	; (8005334 <__errno+0x8>)
 800532e:	6818      	ldr	r0, [r3, #0]
 8005330:	4770      	bx	lr
 8005332:	bf00      	nop
 8005334:	20000028 	.word	0x20000028

08005338 <__libc_init_array>:
 8005338:	b570      	push	{r4, r5, r6, lr}
 800533a:	2600      	movs	r6, #0
 800533c:	4d0c      	ldr	r5, [pc, #48]	; (8005370 <__libc_init_array+0x38>)
 800533e:	4c0d      	ldr	r4, [pc, #52]	; (8005374 <__libc_init_array+0x3c>)
 8005340:	1b64      	subs	r4, r4, r5
 8005342:	10a4      	asrs	r4, r4, #2
 8005344:	42a6      	cmp	r6, r4
 8005346:	d109      	bne.n	800535c <__libc_init_array+0x24>
 8005348:	f000 fc9c 	bl	8005c84 <_init>
 800534c:	2600      	movs	r6, #0
 800534e:	4d0a      	ldr	r5, [pc, #40]	; (8005378 <__libc_init_array+0x40>)
 8005350:	4c0a      	ldr	r4, [pc, #40]	; (800537c <__libc_init_array+0x44>)
 8005352:	1b64      	subs	r4, r4, r5
 8005354:	10a4      	asrs	r4, r4, #2
 8005356:	42a6      	cmp	r6, r4
 8005358:	d105      	bne.n	8005366 <__libc_init_array+0x2e>
 800535a:	bd70      	pop	{r4, r5, r6, pc}
 800535c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005360:	4798      	blx	r3
 8005362:	3601      	adds	r6, #1
 8005364:	e7ee      	b.n	8005344 <__libc_init_array+0xc>
 8005366:	f855 3b04 	ldr.w	r3, [r5], #4
 800536a:	4798      	blx	r3
 800536c:	3601      	adds	r6, #1
 800536e:	e7f2      	b.n	8005356 <__libc_init_array+0x1e>
 8005370:	08005da4 	.word	0x08005da4
 8005374:	08005da4 	.word	0x08005da4
 8005378:	08005da4 	.word	0x08005da4
 800537c:	08005da8 	.word	0x08005da8

08005380 <memset>:
 8005380:	4603      	mov	r3, r0
 8005382:	4402      	add	r2, r0
 8005384:	4293      	cmp	r3, r2
 8005386:	d100      	bne.n	800538a <memset+0xa>
 8005388:	4770      	bx	lr
 800538a:	f803 1b01 	strb.w	r1, [r3], #1
 800538e:	e7f9      	b.n	8005384 <memset+0x4>

08005390 <siprintf>:
 8005390:	b40e      	push	{r1, r2, r3}
 8005392:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005396:	b500      	push	{lr}
 8005398:	b09c      	sub	sp, #112	; 0x70
 800539a:	ab1d      	add	r3, sp, #116	; 0x74
 800539c:	9002      	str	r0, [sp, #8]
 800539e:	9006      	str	r0, [sp, #24]
 80053a0:	9107      	str	r1, [sp, #28]
 80053a2:	9104      	str	r1, [sp, #16]
 80053a4:	4808      	ldr	r0, [pc, #32]	; (80053c8 <siprintf+0x38>)
 80053a6:	4909      	ldr	r1, [pc, #36]	; (80053cc <siprintf+0x3c>)
 80053a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80053ac:	9105      	str	r1, [sp, #20]
 80053ae:	6800      	ldr	r0, [r0, #0]
 80053b0:	a902      	add	r1, sp, #8
 80053b2:	9301      	str	r3, [sp, #4]
 80053b4:	f000 f868 	bl	8005488 <_svfiprintf_r>
 80053b8:	2200      	movs	r2, #0
 80053ba:	9b02      	ldr	r3, [sp, #8]
 80053bc:	701a      	strb	r2, [r3, #0]
 80053be:	b01c      	add	sp, #112	; 0x70
 80053c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80053c4:	b003      	add	sp, #12
 80053c6:	4770      	bx	lr
 80053c8:	20000028 	.word	0x20000028
 80053cc:	ffff0208 	.word	0xffff0208

080053d0 <__ssputs_r>:
 80053d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053d4:	688e      	ldr	r6, [r1, #8]
 80053d6:	4682      	mov	sl, r0
 80053d8:	429e      	cmp	r6, r3
 80053da:	460c      	mov	r4, r1
 80053dc:	4690      	mov	r8, r2
 80053de:	461f      	mov	r7, r3
 80053e0:	d838      	bhi.n	8005454 <__ssputs_r+0x84>
 80053e2:	898a      	ldrh	r2, [r1, #12]
 80053e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80053e8:	d032      	beq.n	8005450 <__ssputs_r+0x80>
 80053ea:	6825      	ldr	r5, [r4, #0]
 80053ec:	6909      	ldr	r1, [r1, #16]
 80053ee:	3301      	adds	r3, #1
 80053f0:	eba5 0901 	sub.w	r9, r5, r1
 80053f4:	6965      	ldr	r5, [r4, #20]
 80053f6:	444b      	add	r3, r9
 80053f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80053fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005400:	106d      	asrs	r5, r5, #1
 8005402:	429d      	cmp	r5, r3
 8005404:	bf38      	it	cc
 8005406:	461d      	movcc	r5, r3
 8005408:	0553      	lsls	r3, r2, #21
 800540a:	d531      	bpl.n	8005470 <__ssputs_r+0xa0>
 800540c:	4629      	mov	r1, r5
 800540e:	f000 fb6f 	bl	8005af0 <_malloc_r>
 8005412:	4606      	mov	r6, r0
 8005414:	b950      	cbnz	r0, 800542c <__ssputs_r+0x5c>
 8005416:	230c      	movs	r3, #12
 8005418:	f04f 30ff 	mov.w	r0, #4294967295
 800541c:	f8ca 3000 	str.w	r3, [sl]
 8005420:	89a3      	ldrh	r3, [r4, #12]
 8005422:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005426:	81a3      	strh	r3, [r4, #12]
 8005428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800542c:	464a      	mov	r2, r9
 800542e:	6921      	ldr	r1, [r4, #16]
 8005430:	f000 face 	bl	80059d0 <memcpy>
 8005434:	89a3      	ldrh	r3, [r4, #12]
 8005436:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800543a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800543e:	81a3      	strh	r3, [r4, #12]
 8005440:	6126      	str	r6, [r4, #16]
 8005442:	444e      	add	r6, r9
 8005444:	6026      	str	r6, [r4, #0]
 8005446:	463e      	mov	r6, r7
 8005448:	6165      	str	r5, [r4, #20]
 800544a:	eba5 0509 	sub.w	r5, r5, r9
 800544e:	60a5      	str	r5, [r4, #8]
 8005450:	42be      	cmp	r6, r7
 8005452:	d900      	bls.n	8005456 <__ssputs_r+0x86>
 8005454:	463e      	mov	r6, r7
 8005456:	4632      	mov	r2, r6
 8005458:	4641      	mov	r1, r8
 800545a:	6820      	ldr	r0, [r4, #0]
 800545c:	f000 fac6 	bl	80059ec <memmove>
 8005460:	68a3      	ldr	r3, [r4, #8]
 8005462:	2000      	movs	r0, #0
 8005464:	1b9b      	subs	r3, r3, r6
 8005466:	60a3      	str	r3, [r4, #8]
 8005468:	6823      	ldr	r3, [r4, #0]
 800546a:	4433      	add	r3, r6
 800546c:	6023      	str	r3, [r4, #0]
 800546e:	e7db      	b.n	8005428 <__ssputs_r+0x58>
 8005470:	462a      	mov	r2, r5
 8005472:	f000 fbb1 	bl	8005bd8 <_realloc_r>
 8005476:	4606      	mov	r6, r0
 8005478:	2800      	cmp	r0, #0
 800547a:	d1e1      	bne.n	8005440 <__ssputs_r+0x70>
 800547c:	4650      	mov	r0, sl
 800547e:	6921      	ldr	r1, [r4, #16]
 8005480:	f000 face 	bl	8005a20 <_free_r>
 8005484:	e7c7      	b.n	8005416 <__ssputs_r+0x46>
	...

08005488 <_svfiprintf_r>:
 8005488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800548c:	4698      	mov	r8, r3
 800548e:	898b      	ldrh	r3, [r1, #12]
 8005490:	4607      	mov	r7, r0
 8005492:	061b      	lsls	r3, r3, #24
 8005494:	460d      	mov	r5, r1
 8005496:	4614      	mov	r4, r2
 8005498:	b09d      	sub	sp, #116	; 0x74
 800549a:	d50e      	bpl.n	80054ba <_svfiprintf_r+0x32>
 800549c:	690b      	ldr	r3, [r1, #16]
 800549e:	b963      	cbnz	r3, 80054ba <_svfiprintf_r+0x32>
 80054a0:	2140      	movs	r1, #64	; 0x40
 80054a2:	f000 fb25 	bl	8005af0 <_malloc_r>
 80054a6:	6028      	str	r0, [r5, #0]
 80054a8:	6128      	str	r0, [r5, #16]
 80054aa:	b920      	cbnz	r0, 80054b6 <_svfiprintf_r+0x2e>
 80054ac:	230c      	movs	r3, #12
 80054ae:	603b      	str	r3, [r7, #0]
 80054b0:	f04f 30ff 	mov.w	r0, #4294967295
 80054b4:	e0d1      	b.n	800565a <_svfiprintf_r+0x1d2>
 80054b6:	2340      	movs	r3, #64	; 0x40
 80054b8:	616b      	str	r3, [r5, #20]
 80054ba:	2300      	movs	r3, #0
 80054bc:	9309      	str	r3, [sp, #36]	; 0x24
 80054be:	2320      	movs	r3, #32
 80054c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80054c4:	2330      	movs	r3, #48	; 0x30
 80054c6:	f04f 0901 	mov.w	r9, #1
 80054ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80054ce:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005674 <_svfiprintf_r+0x1ec>
 80054d2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80054d6:	4623      	mov	r3, r4
 80054d8:	469a      	mov	sl, r3
 80054da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80054de:	b10a      	cbz	r2, 80054e4 <_svfiprintf_r+0x5c>
 80054e0:	2a25      	cmp	r2, #37	; 0x25
 80054e2:	d1f9      	bne.n	80054d8 <_svfiprintf_r+0x50>
 80054e4:	ebba 0b04 	subs.w	fp, sl, r4
 80054e8:	d00b      	beq.n	8005502 <_svfiprintf_r+0x7a>
 80054ea:	465b      	mov	r3, fp
 80054ec:	4622      	mov	r2, r4
 80054ee:	4629      	mov	r1, r5
 80054f0:	4638      	mov	r0, r7
 80054f2:	f7ff ff6d 	bl	80053d0 <__ssputs_r>
 80054f6:	3001      	adds	r0, #1
 80054f8:	f000 80aa 	beq.w	8005650 <_svfiprintf_r+0x1c8>
 80054fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80054fe:	445a      	add	r2, fp
 8005500:	9209      	str	r2, [sp, #36]	; 0x24
 8005502:	f89a 3000 	ldrb.w	r3, [sl]
 8005506:	2b00      	cmp	r3, #0
 8005508:	f000 80a2 	beq.w	8005650 <_svfiprintf_r+0x1c8>
 800550c:	2300      	movs	r3, #0
 800550e:	f04f 32ff 	mov.w	r2, #4294967295
 8005512:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005516:	f10a 0a01 	add.w	sl, sl, #1
 800551a:	9304      	str	r3, [sp, #16]
 800551c:	9307      	str	r3, [sp, #28]
 800551e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005522:	931a      	str	r3, [sp, #104]	; 0x68
 8005524:	4654      	mov	r4, sl
 8005526:	2205      	movs	r2, #5
 8005528:	f814 1b01 	ldrb.w	r1, [r4], #1
 800552c:	4851      	ldr	r0, [pc, #324]	; (8005674 <_svfiprintf_r+0x1ec>)
 800552e:	f000 fa41 	bl	80059b4 <memchr>
 8005532:	9a04      	ldr	r2, [sp, #16]
 8005534:	b9d8      	cbnz	r0, 800556e <_svfiprintf_r+0xe6>
 8005536:	06d0      	lsls	r0, r2, #27
 8005538:	bf44      	itt	mi
 800553a:	2320      	movmi	r3, #32
 800553c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005540:	0711      	lsls	r1, r2, #28
 8005542:	bf44      	itt	mi
 8005544:	232b      	movmi	r3, #43	; 0x2b
 8005546:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800554a:	f89a 3000 	ldrb.w	r3, [sl]
 800554e:	2b2a      	cmp	r3, #42	; 0x2a
 8005550:	d015      	beq.n	800557e <_svfiprintf_r+0xf6>
 8005552:	4654      	mov	r4, sl
 8005554:	2000      	movs	r0, #0
 8005556:	f04f 0c0a 	mov.w	ip, #10
 800555a:	9a07      	ldr	r2, [sp, #28]
 800555c:	4621      	mov	r1, r4
 800555e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005562:	3b30      	subs	r3, #48	; 0x30
 8005564:	2b09      	cmp	r3, #9
 8005566:	d94e      	bls.n	8005606 <_svfiprintf_r+0x17e>
 8005568:	b1b0      	cbz	r0, 8005598 <_svfiprintf_r+0x110>
 800556a:	9207      	str	r2, [sp, #28]
 800556c:	e014      	b.n	8005598 <_svfiprintf_r+0x110>
 800556e:	eba0 0308 	sub.w	r3, r0, r8
 8005572:	fa09 f303 	lsl.w	r3, r9, r3
 8005576:	4313      	orrs	r3, r2
 8005578:	46a2      	mov	sl, r4
 800557a:	9304      	str	r3, [sp, #16]
 800557c:	e7d2      	b.n	8005524 <_svfiprintf_r+0x9c>
 800557e:	9b03      	ldr	r3, [sp, #12]
 8005580:	1d19      	adds	r1, r3, #4
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	9103      	str	r1, [sp, #12]
 8005586:	2b00      	cmp	r3, #0
 8005588:	bfbb      	ittet	lt
 800558a:	425b      	neglt	r3, r3
 800558c:	f042 0202 	orrlt.w	r2, r2, #2
 8005590:	9307      	strge	r3, [sp, #28]
 8005592:	9307      	strlt	r3, [sp, #28]
 8005594:	bfb8      	it	lt
 8005596:	9204      	strlt	r2, [sp, #16]
 8005598:	7823      	ldrb	r3, [r4, #0]
 800559a:	2b2e      	cmp	r3, #46	; 0x2e
 800559c:	d10c      	bne.n	80055b8 <_svfiprintf_r+0x130>
 800559e:	7863      	ldrb	r3, [r4, #1]
 80055a0:	2b2a      	cmp	r3, #42	; 0x2a
 80055a2:	d135      	bne.n	8005610 <_svfiprintf_r+0x188>
 80055a4:	9b03      	ldr	r3, [sp, #12]
 80055a6:	3402      	adds	r4, #2
 80055a8:	1d1a      	adds	r2, r3, #4
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	9203      	str	r2, [sp, #12]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	bfb8      	it	lt
 80055b2:	f04f 33ff 	movlt.w	r3, #4294967295
 80055b6:	9305      	str	r3, [sp, #20]
 80055b8:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8005678 <_svfiprintf_r+0x1f0>
 80055bc:	2203      	movs	r2, #3
 80055be:	4650      	mov	r0, sl
 80055c0:	7821      	ldrb	r1, [r4, #0]
 80055c2:	f000 f9f7 	bl	80059b4 <memchr>
 80055c6:	b140      	cbz	r0, 80055da <_svfiprintf_r+0x152>
 80055c8:	2340      	movs	r3, #64	; 0x40
 80055ca:	eba0 000a 	sub.w	r0, r0, sl
 80055ce:	fa03 f000 	lsl.w	r0, r3, r0
 80055d2:	9b04      	ldr	r3, [sp, #16]
 80055d4:	3401      	adds	r4, #1
 80055d6:	4303      	orrs	r3, r0
 80055d8:	9304      	str	r3, [sp, #16]
 80055da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055de:	2206      	movs	r2, #6
 80055e0:	4826      	ldr	r0, [pc, #152]	; (800567c <_svfiprintf_r+0x1f4>)
 80055e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80055e6:	f000 f9e5 	bl	80059b4 <memchr>
 80055ea:	2800      	cmp	r0, #0
 80055ec:	d038      	beq.n	8005660 <_svfiprintf_r+0x1d8>
 80055ee:	4b24      	ldr	r3, [pc, #144]	; (8005680 <_svfiprintf_r+0x1f8>)
 80055f0:	bb1b      	cbnz	r3, 800563a <_svfiprintf_r+0x1b2>
 80055f2:	9b03      	ldr	r3, [sp, #12]
 80055f4:	3307      	adds	r3, #7
 80055f6:	f023 0307 	bic.w	r3, r3, #7
 80055fa:	3308      	adds	r3, #8
 80055fc:	9303      	str	r3, [sp, #12]
 80055fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005600:	4433      	add	r3, r6
 8005602:	9309      	str	r3, [sp, #36]	; 0x24
 8005604:	e767      	b.n	80054d6 <_svfiprintf_r+0x4e>
 8005606:	460c      	mov	r4, r1
 8005608:	2001      	movs	r0, #1
 800560a:	fb0c 3202 	mla	r2, ip, r2, r3
 800560e:	e7a5      	b.n	800555c <_svfiprintf_r+0xd4>
 8005610:	2300      	movs	r3, #0
 8005612:	f04f 0c0a 	mov.w	ip, #10
 8005616:	4619      	mov	r1, r3
 8005618:	3401      	adds	r4, #1
 800561a:	9305      	str	r3, [sp, #20]
 800561c:	4620      	mov	r0, r4
 800561e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005622:	3a30      	subs	r2, #48	; 0x30
 8005624:	2a09      	cmp	r2, #9
 8005626:	d903      	bls.n	8005630 <_svfiprintf_r+0x1a8>
 8005628:	2b00      	cmp	r3, #0
 800562a:	d0c5      	beq.n	80055b8 <_svfiprintf_r+0x130>
 800562c:	9105      	str	r1, [sp, #20]
 800562e:	e7c3      	b.n	80055b8 <_svfiprintf_r+0x130>
 8005630:	4604      	mov	r4, r0
 8005632:	2301      	movs	r3, #1
 8005634:	fb0c 2101 	mla	r1, ip, r1, r2
 8005638:	e7f0      	b.n	800561c <_svfiprintf_r+0x194>
 800563a:	ab03      	add	r3, sp, #12
 800563c:	9300      	str	r3, [sp, #0]
 800563e:	462a      	mov	r2, r5
 8005640:	4638      	mov	r0, r7
 8005642:	4b10      	ldr	r3, [pc, #64]	; (8005684 <_svfiprintf_r+0x1fc>)
 8005644:	a904      	add	r1, sp, #16
 8005646:	f3af 8000 	nop.w
 800564a:	1c42      	adds	r2, r0, #1
 800564c:	4606      	mov	r6, r0
 800564e:	d1d6      	bne.n	80055fe <_svfiprintf_r+0x176>
 8005650:	89ab      	ldrh	r3, [r5, #12]
 8005652:	065b      	lsls	r3, r3, #25
 8005654:	f53f af2c 	bmi.w	80054b0 <_svfiprintf_r+0x28>
 8005658:	9809      	ldr	r0, [sp, #36]	; 0x24
 800565a:	b01d      	add	sp, #116	; 0x74
 800565c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005660:	ab03      	add	r3, sp, #12
 8005662:	9300      	str	r3, [sp, #0]
 8005664:	462a      	mov	r2, r5
 8005666:	4638      	mov	r0, r7
 8005668:	4b06      	ldr	r3, [pc, #24]	; (8005684 <_svfiprintf_r+0x1fc>)
 800566a:	a904      	add	r1, sp, #16
 800566c:	f000 f87c 	bl	8005768 <_printf_i>
 8005670:	e7eb      	b.n	800564a <_svfiprintf_r+0x1c2>
 8005672:	bf00      	nop
 8005674:	08005d70 	.word	0x08005d70
 8005678:	08005d76 	.word	0x08005d76
 800567c:	08005d7a 	.word	0x08005d7a
 8005680:	00000000 	.word	0x00000000
 8005684:	080053d1 	.word	0x080053d1

08005688 <_printf_common>:
 8005688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800568c:	4616      	mov	r6, r2
 800568e:	4699      	mov	r9, r3
 8005690:	688a      	ldr	r2, [r1, #8]
 8005692:	690b      	ldr	r3, [r1, #16]
 8005694:	4607      	mov	r7, r0
 8005696:	4293      	cmp	r3, r2
 8005698:	bfb8      	it	lt
 800569a:	4613      	movlt	r3, r2
 800569c:	6033      	str	r3, [r6, #0]
 800569e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80056a2:	460c      	mov	r4, r1
 80056a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80056a8:	b10a      	cbz	r2, 80056ae <_printf_common+0x26>
 80056aa:	3301      	adds	r3, #1
 80056ac:	6033      	str	r3, [r6, #0]
 80056ae:	6823      	ldr	r3, [r4, #0]
 80056b0:	0699      	lsls	r1, r3, #26
 80056b2:	bf42      	ittt	mi
 80056b4:	6833      	ldrmi	r3, [r6, #0]
 80056b6:	3302      	addmi	r3, #2
 80056b8:	6033      	strmi	r3, [r6, #0]
 80056ba:	6825      	ldr	r5, [r4, #0]
 80056bc:	f015 0506 	ands.w	r5, r5, #6
 80056c0:	d106      	bne.n	80056d0 <_printf_common+0x48>
 80056c2:	f104 0a19 	add.w	sl, r4, #25
 80056c6:	68e3      	ldr	r3, [r4, #12]
 80056c8:	6832      	ldr	r2, [r6, #0]
 80056ca:	1a9b      	subs	r3, r3, r2
 80056cc:	42ab      	cmp	r3, r5
 80056ce:	dc28      	bgt.n	8005722 <_printf_common+0x9a>
 80056d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80056d4:	1e13      	subs	r3, r2, #0
 80056d6:	6822      	ldr	r2, [r4, #0]
 80056d8:	bf18      	it	ne
 80056da:	2301      	movne	r3, #1
 80056dc:	0692      	lsls	r2, r2, #26
 80056de:	d42d      	bmi.n	800573c <_printf_common+0xb4>
 80056e0:	4649      	mov	r1, r9
 80056e2:	4638      	mov	r0, r7
 80056e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80056e8:	47c0      	blx	r8
 80056ea:	3001      	adds	r0, #1
 80056ec:	d020      	beq.n	8005730 <_printf_common+0xa8>
 80056ee:	6823      	ldr	r3, [r4, #0]
 80056f0:	68e5      	ldr	r5, [r4, #12]
 80056f2:	f003 0306 	and.w	r3, r3, #6
 80056f6:	2b04      	cmp	r3, #4
 80056f8:	bf18      	it	ne
 80056fa:	2500      	movne	r5, #0
 80056fc:	6832      	ldr	r2, [r6, #0]
 80056fe:	f04f 0600 	mov.w	r6, #0
 8005702:	68a3      	ldr	r3, [r4, #8]
 8005704:	bf08      	it	eq
 8005706:	1aad      	subeq	r5, r5, r2
 8005708:	6922      	ldr	r2, [r4, #16]
 800570a:	bf08      	it	eq
 800570c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005710:	4293      	cmp	r3, r2
 8005712:	bfc4      	itt	gt
 8005714:	1a9b      	subgt	r3, r3, r2
 8005716:	18ed      	addgt	r5, r5, r3
 8005718:	341a      	adds	r4, #26
 800571a:	42b5      	cmp	r5, r6
 800571c:	d11a      	bne.n	8005754 <_printf_common+0xcc>
 800571e:	2000      	movs	r0, #0
 8005720:	e008      	b.n	8005734 <_printf_common+0xac>
 8005722:	2301      	movs	r3, #1
 8005724:	4652      	mov	r2, sl
 8005726:	4649      	mov	r1, r9
 8005728:	4638      	mov	r0, r7
 800572a:	47c0      	blx	r8
 800572c:	3001      	adds	r0, #1
 800572e:	d103      	bne.n	8005738 <_printf_common+0xb0>
 8005730:	f04f 30ff 	mov.w	r0, #4294967295
 8005734:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005738:	3501      	adds	r5, #1
 800573a:	e7c4      	b.n	80056c6 <_printf_common+0x3e>
 800573c:	2030      	movs	r0, #48	; 0x30
 800573e:	18e1      	adds	r1, r4, r3
 8005740:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005744:	1c5a      	adds	r2, r3, #1
 8005746:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800574a:	4422      	add	r2, r4
 800574c:	3302      	adds	r3, #2
 800574e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005752:	e7c5      	b.n	80056e0 <_printf_common+0x58>
 8005754:	2301      	movs	r3, #1
 8005756:	4622      	mov	r2, r4
 8005758:	4649      	mov	r1, r9
 800575a:	4638      	mov	r0, r7
 800575c:	47c0      	blx	r8
 800575e:	3001      	adds	r0, #1
 8005760:	d0e6      	beq.n	8005730 <_printf_common+0xa8>
 8005762:	3601      	adds	r6, #1
 8005764:	e7d9      	b.n	800571a <_printf_common+0x92>
	...

08005768 <_printf_i>:
 8005768:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800576c:	7e0f      	ldrb	r7, [r1, #24]
 800576e:	4691      	mov	r9, r2
 8005770:	2f78      	cmp	r7, #120	; 0x78
 8005772:	4680      	mov	r8, r0
 8005774:	460c      	mov	r4, r1
 8005776:	469a      	mov	sl, r3
 8005778:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800577a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800577e:	d807      	bhi.n	8005790 <_printf_i+0x28>
 8005780:	2f62      	cmp	r7, #98	; 0x62
 8005782:	d80a      	bhi.n	800579a <_printf_i+0x32>
 8005784:	2f00      	cmp	r7, #0
 8005786:	f000 80d9 	beq.w	800593c <_printf_i+0x1d4>
 800578a:	2f58      	cmp	r7, #88	; 0x58
 800578c:	f000 80a4 	beq.w	80058d8 <_printf_i+0x170>
 8005790:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005794:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005798:	e03a      	b.n	8005810 <_printf_i+0xa8>
 800579a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800579e:	2b15      	cmp	r3, #21
 80057a0:	d8f6      	bhi.n	8005790 <_printf_i+0x28>
 80057a2:	a101      	add	r1, pc, #4	; (adr r1, 80057a8 <_printf_i+0x40>)
 80057a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80057a8:	08005801 	.word	0x08005801
 80057ac:	08005815 	.word	0x08005815
 80057b0:	08005791 	.word	0x08005791
 80057b4:	08005791 	.word	0x08005791
 80057b8:	08005791 	.word	0x08005791
 80057bc:	08005791 	.word	0x08005791
 80057c0:	08005815 	.word	0x08005815
 80057c4:	08005791 	.word	0x08005791
 80057c8:	08005791 	.word	0x08005791
 80057cc:	08005791 	.word	0x08005791
 80057d0:	08005791 	.word	0x08005791
 80057d4:	08005923 	.word	0x08005923
 80057d8:	08005845 	.word	0x08005845
 80057dc:	08005905 	.word	0x08005905
 80057e0:	08005791 	.word	0x08005791
 80057e4:	08005791 	.word	0x08005791
 80057e8:	08005945 	.word	0x08005945
 80057ec:	08005791 	.word	0x08005791
 80057f0:	08005845 	.word	0x08005845
 80057f4:	08005791 	.word	0x08005791
 80057f8:	08005791 	.word	0x08005791
 80057fc:	0800590d 	.word	0x0800590d
 8005800:	682b      	ldr	r3, [r5, #0]
 8005802:	1d1a      	adds	r2, r3, #4
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	602a      	str	r2, [r5, #0]
 8005808:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800580c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005810:	2301      	movs	r3, #1
 8005812:	e0a4      	b.n	800595e <_printf_i+0x1f6>
 8005814:	6820      	ldr	r0, [r4, #0]
 8005816:	6829      	ldr	r1, [r5, #0]
 8005818:	0606      	lsls	r6, r0, #24
 800581a:	f101 0304 	add.w	r3, r1, #4
 800581e:	d50a      	bpl.n	8005836 <_printf_i+0xce>
 8005820:	680e      	ldr	r6, [r1, #0]
 8005822:	602b      	str	r3, [r5, #0]
 8005824:	2e00      	cmp	r6, #0
 8005826:	da03      	bge.n	8005830 <_printf_i+0xc8>
 8005828:	232d      	movs	r3, #45	; 0x2d
 800582a:	4276      	negs	r6, r6
 800582c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005830:	230a      	movs	r3, #10
 8005832:	485e      	ldr	r0, [pc, #376]	; (80059ac <_printf_i+0x244>)
 8005834:	e019      	b.n	800586a <_printf_i+0x102>
 8005836:	680e      	ldr	r6, [r1, #0]
 8005838:	f010 0f40 	tst.w	r0, #64	; 0x40
 800583c:	602b      	str	r3, [r5, #0]
 800583e:	bf18      	it	ne
 8005840:	b236      	sxthne	r6, r6
 8005842:	e7ef      	b.n	8005824 <_printf_i+0xbc>
 8005844:	682b      	ldr	r3, [r5, #0]
 8005846:	6820      	ldr	r0, [r4, #0]
 8005848:	1d19      	adds	r1, r3, #4
 800584a:	6029      	str	r1, [r5, #0]
 800584c:	0601      	lsls	r1, r0, #24
 800584e:	d501      	bpl.n	8005854 <_printf_i+0xec>
 8005850:	681e      	ldr	r6, [r3, #0]
 8005852:	e002      	b.n	800585a <_printf_i+0xf2>
 8005854:	0646      	lsls	r6, r0, #25
 8005856:	d5fb      	bpl.n	8005850 <_printf_i+0xe8>
 8005858:	881e      	ldrh	r6, [r3, #0]
 800585a:	2f6f      	cmp	r7, #111	; 0x6f
 800585c:	bf0c      	ite	eq
 800585e:	2308      	moveq	r3, #8
 8005860:	230a      	movne	r3, #10
 8005862:	4852      	ldr	r0, [pc, #328]	; (80059ac <_printf_i+0x244>)
 8005864:	2100      	movs	r1, #0
 8005866:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800586a:	6865      	ldr	r5, [r4, #4]
 800586c:	2d00      	cmp	r5, #0
 800586e:	bfa8      	it	ge
 8005870:	6821      	ldrge	r1, [r4, #0]
 8005872:	60a5      	str	r5, [r4, #8]
 8005874:	bfa4      	itt	ge
 8005876:	f021 0104 	bicge.w	r1, r1, #4
 800587a:	6021      	strge	r1, [r4, #0]
 800587c:	b90e      	cbnz	r6, 8005882 <_printf_i+0x11a>
 800587e:	2d00      	cmp	r5, #0
 8005880:	d04d      	beq.n	800591e <_printf_i+0x1b6>
 8005882:	4615      	mov	r5, r2
 8005884:	fbb6 f1f3 	udiv	r1, r6, r3
 8005888:	fb03 6711 	mls	r7, r3, r1, r6
 800588c:	5dc7      	ldrb	r7, [r0, r7]
 800588e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005892:	4637      	mov	r7, r6
 8005894:	42bb      	cmp	r3, r7
 8005896:	460e      	mov	r6, r1
 8005898:	d9f4      	bls.n	8005884 <_printf_i+0x11c>
 800589a:	2b08      	cmp	r3, #8
 800589c:	d10b      	bne.n	80058b6 <_printf_i+0x14e>
 800589e:	6823      	ldr	r3, [r4, #0]
 80058a0:	07de      	lsls	r6, r3, #31
 80058a2:	d508      	bpl.n	80058b6 <_printf_i+0x14e>
 80058a4:	6923      	ldr	r3, [r4, #16]
 80058a6:	6861      	ldr	r1, [r4, #4]
 80058a8:	4299      	cmp	r1, r3
 80058aa:	bfde      	ittt	le
 80058ac:	2330      	movle	r3, #48	; 0x30
 80058ae:	f805 3c01 	strble.w	r3, [r5, #-1]
 80058b2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80058b6:	1b52      	subs	r2, r2, r5
 80058b8:	6122      	str	r2, [r4, #16]
 80058ba:	464b      	mov	r3, r9
 80058bc:	4621      	mov	r1, r4
 80058be:	4640      	mov	r0, r8
 80058c0:	f8cd a000 	str.w	sl, [sp]
 80058c4:	aa03      	add	r2, sp, #12
 80058c6:	f7ff fedf 	bl	8005688 <_printf_common>
 80058ca:	3001      	adds	r0, #1
 80058cc:	d14c      	bne.n	8005968 <_printf_i+0x200>
 80058ce:	f04f 30ff 	mov.w	r0, #4294967295
 80058d2:	b004      	add	sp, #16
 80058d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058d8:	4834      	ldr	r0, [pc, #208]	; (80059ac <_printf_i+0x244>)
 80058da:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80058de:	6829      	ldr	r1, [r5, #0]
 80058e0:	6823      	ldr	r3, [r4, #0]
 80058e2:	f851 6b04 	ldr.w	r6, [r1], #4
 80058e6:	6029      	str	r1, [r5, #0]
 80058e8:	061d      	lsls	r5, r3, #24
 80058ea:	d514      	bpl.n	8005916 <_printf_i+0x1ae>
 80058ec:	07df      	lsls	r7, r3, #31
 80058ee:	bf44      	itt	mi
 80058f0:	f043 0320 	orrmi.w	r3, r3, #32
 80058f4:	6023      	strmi	r3, [r4, #0]
 80058f6:	b91e      	cbnz	r6, 8005900 <_printf_i+0x198>
 80058f8:	6823      	ldr	r3, [r4, #0]
 80058fa:	f023 0320 	bic.w	r3, r3, #32
 80058fe:	6023      	str	r3, [r4, #0]
 8005900:	2310      	movs	r3, #16
 8005902:	e7af      	b.n	8005864 <_printf_i+0xfc>
 8005904:	6823      	ldr	r3, [r4, #0]
 8005906:	f043 0320 	orr.w	r3, r3, #32
 800590a:	6023      	str	r3, [r4, #0]
 800590c:	2378      	movs	r3, #120	; 0x78
 800590e:	4828      	ldr	r0, [pc, #160]	; (80059b0 <_printf_i+0x248>)
 8005910:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005914:	e7e3      	b.n	80058de <_printf_i+0x176>
 8005916:	0659      	lsls	r1, r3, #25
 8005918:	bf48      	it	mi
 800591a:	b2b6      	uxthmi	r6, r6
 800591c:	e7e6      	b.n	80058ec <_printf_i+0x184>
 800591e:	4615      	mov	r5, r2
 8005920:	e7bb      	b.n	800589a <_printf_i+0x132>
 8005922:	682b      	ldr	r3, [r5, #0]
 8005924:	6826      	ldr	r6, [r4, #0]
 8005926:	1d18      	adds	r0, r3, #4
 8005928:	6961      	ldr	r1, [r4, #20]
 800592a:	6028      	str	r0, [r5, #0]
 800592c:	0635      	lsls	r5, r6, #24
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	d501      	bpl.n	8005936 <_printf_i+0x1ce>
 8005932:	6019      	str	r1, [r3, #0]
 8005934:	e002      	b.n	800593c <_printf_i+0x1d4>
 8005936:	0670      	lsls	r0, r6, #25
 8005938:	d5fb      	bpl.n	8005932 <_printf_i+0x1ca>
 800593a:	8019      	strh	r1, [r3, #0]
 800593c:	2300      	movs	r3, #0
 800593e:	4615      	mov	r5, r2
 8005940:	6123      	str	r3, [r4, #16]
 8005942:	e7ba      	b.n	80058ba <_printf_i+0x152>
 8005944:	682b      	ldr	r3, [r5, #0]
 8005946:	2100      	movs	r1, #0
 8005948:	1d1a      	adds	r2, r3, #4
 800594a:	602a      	str	r2, [r5, #0]
 800594c:	681d      	ldr	r5, [r3, #0]
 800594e:	6862      	ldr	r2, [r4, #4]
 8005950:	4628      	mov	r0, r5
 8005952:	f000 f82f 	bl	80059b4 <memchr>
 8005956:	b108      	cbz	r0, 800595c <_printf_i+0x1f4>
 8005958:	1b40      	subs	r0, r0, r5
 800595a:	6060      	str	r0, [r4, #4]
 800595c:	6863      	ldr	r3, [r4, #4]
 800595e:	6123      	str	r3, [r4, #16]
 8005960:	2300      	movs	r3, #0
 8005962:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005966:	e7a8      	b.n	80058ba <_printf_i+0x152>
 8005968:	462a      	mov	r2, r5
 800596a:	4649      	mov	r1, r9
 800596c:	4640      	mov	r0, r8
 800596e:	6923      	ldr	r3, [r4, #16]
 8005970:	47d0      	blx	sl
 8005972:	3001      	adds	r0, #1
 8005974:	d0ab      	beq.n	80058ce <_printf_i+0x166>
 8005976:	6823      	ldr	r3, [r4, #0]
 8005978:	079b      	lsls	r3, r3, #30
 800597a:	d413      	bmi.n	80059a4 <_printf_i+0x23c>
 800597c:	68e0      	ldr	r0, [r4, #12]
 800597e:	9b03      	ldr	r3, [sp, #12]
 8005980:	4298      	cmp	r0, r3
 8005982:	bfb8      	it	lt
 8005984:	4618      	movlt	r0, r3
 8005986:	e7a4      	b.n	80058d2 <_printf_i+0x16a>
 8005988:	2301      	movs	r3, #1
 800598a:	4632      	mov	r2, r6
 800598c:	4649      	mov	r1, r9
 800598e:	4640      	mov	r0, r8
 8005990:	47d0      	blx	sl
 8005992:	3001      	adds	r0, #1
 8005994:	d09b      	beq.n	80058ce <_printf_i+0x166>
 8005996:	3501      	adds	r5, #1
 8005998:	68e3      	ldr	r3, [r4, #12]
 800599a:	9903      	ldr	r1, [sp, #12]
 800599c:	1a5b      	subs	r3, r3, r1
 800599e:	42ab      	cmp	r3, r5
 80059a0:	dcf2      	bgt.n	8005988 <_printf_i+0x220>
 80059a2:	e7eb      	b.n	800597c <_printf_i+0x214>
 80059a4:	2500      	movs	r5, #0
 80059a6:	f104 0619 	add.w	r6, r4, #25
 80059aa:	e7f5      	b.n	8005998 <_printf_i+0x230>
 80059ac:	08005d81 	.word	0x08005d81
 80059b0:	08005d92 	.word	0x08005d92

080059b4 <memchr>:
 80059b4:	4603      	mov	r3, r0
 80059b6:	b510      	push	{r4, lr}
 80059b8:	b2c9      	uxtb	r1, r1
 80059ba:	4402      	add	r2, r0
 80059bc:	4293      	cmp	r3, r2
 80059be:	4618      	mov	r0, r3
 80059c0:	d101      	bne.n	80059c6 <memchr+0x12>
 80059c2:	2000      	movs	r0, #0
 80059c4:	e003      	b.n	80059ce <memchr+0x1a>
 80059c6:	7804      	ldrb	r4, [r0, #0]
 80059c8:	3301      	adds	r3, #1
 80059ca:	428c      	cmp	r4, r1
 80059cc:	d1f6      	bne.n	80059bc <memchr+0x8>
 80059ce:	bd10      	pop	{r4, pc}

080059d0 <memcpy>:
 80059d0:	440a      	add	r2, r1
 80059d2:	4291      	cmp	r1, r2
 80059d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80059d8:	d100      	bne.n	80059dc <memcpy+0xc>
 80059da:	4770      	bx	lr
 80059dc:	b510      	push	{r4, lr}
 80059de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80059e2:	4291      	cmp	r1, r2
 80059e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80059e8:	d1f9      	bne.n	80059de <memcpy+0xe>
 80059ea:	bd10      	pop	{r4, pc}

080059ec <memmove>:
 80059ec:	4288      	cmp	r0, r1
 80059ee:	b510      	push	{r4, lr}
 80059f0:	eb01 0402 	add.w	r4, r1, r2
 80059f4:	d902      	bls.n	80059fc <memmove+0x10>
 80059f6:	4284      	cmp	r4, r0
 80059f8:	4623      	mov	r3, r4
 80059fa:	d807      	bhi.n	8005a0c <memmove+0x20>
 80059fc:	1e43      	subs	r3, r0, #1
 80059fe:	42a1      	cmp	r1, r4
 8005a00:	d008      	beq.n	8005a14 <memmove+0x28>
 8005a02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005a06:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005a0a:	e7f8      	b.n	80059fe <memmove+0x12>
 8005a0c:	4601      	mov	r1, r0
 8005a0e:	4402      	add	r2, r0
 8005a10:	428a      	cmp	r2, r1
 8005a12:	d100      	bne.n	8005a16 <memmove+0x2a>
 8005a14:	bd10      	pop	{r4, pc}
 8005a16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005a1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005a1e:	e7f7      	b.n	8005a10 <memmove+0x24>

08005a20 <_free_r>:
 8005a20:	b538      	push	{r3, r4, r5, lr}
 8005a22:	4605      	mov	r5, r0
 8005a24:	2900      	cmp	r1, #0
 8005a26:	d040      	beq.n	8005aaa <_free_r+0x8a>
 8005a28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a2c:	1f0c      	subs	r4, r1, #4
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	bfb8      	it	lt
 8005a32:	18e4      	addlt	r4, r4, r3
 8005a34:	f000 f910 	bl	8005c58 <__malloc_lock>
 8005a38:	4a1c      	ldr	r2, [pc, #112]	; (8005aac <_free_r+0x8c>)
 8005a3a:	6813      	ldr	r3, [r2, #0]
 8005a3c:	b933      	cbnz	r3, 8005a4c <_free_r+0x2c>
 8005a3e:	6063      	str	r3, [r4, #4]
 8005a40:	6014      	str	r4, [r2, #0]
 8005a42:	4628      	mov	r0, r5
 8005a44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a48:	f000 b90c 	b.w	8005c64 <__malloc_unlock>
 8005a4c:	42a3      	cmp	r3, r4
 8005a4e:	d908      	bls.n	8005a62 <_free_r+0x42>
 8005a50:	6820      	ldr	r0, [r4, #0]
 8005a52:	1821      	adds	r1, r4, r0
 8005a54:	428b      	cmp	r3, r1
 8005a56:	bf01      	itttt	eq
 8005a58:	6819      	ldreq	r1, [r3, #0]
 8005a5a:	685b      	ldreq	r3, [r3, #4]
 8005a5c:	1809      	addeq	r1, r1, r0
 8005a5e:	6021      	streq	r1, [r4, #0]
 8005a60:	e7ed      	b.n	8005a3e <_free_r+0x1e>
 8005a62:	461a      	mov	r2, r3
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	b10b      	cbz	r3, 8005a6c <_free_r+0x4c>
 8005a68:	42a3      	cmp	r3, r4
 8005a6a:	d9fa      	bls.n	8005a62 <_free_r+0x42>
 8005a6c:	6811      	ldr	r1, [r2, #0]
 8005a6e:	1850      	adds	r0, r2, r1
 8005a70:	42a0      	cmp	r0, r4
 8005a72:	d10b      	bne.n	8005a8c <_free_r+0x6c>
 8005a74:	6820      	ldr	r0, [r4, #0]
 8005a76:	4401      	add	r1, r0
 8005a78:	1850      	adds	r0, r2, r1
 8005a7a:	4283      	cmp	r3, r0
 8005a7c:	6011      	str	r1, [r2, #0]
 8005a7e:	d1e0      	bne.n	8005a42 <_free_r+0x22>
 8005a80:	6818      	ldr	r0, [r3, #0]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	4401      	add	r1, r0
 8005a86:	6011      	str	r1, [r2, #0]
 8005a88:	6053      	str	r3, [r2, #4]
 8005a8a:	e7da      	b.n	8005a42 <_free_r+0x22>
 8005a8c:	d902      	bls.n	8005a94 <_free_r+0x74>
 8005a8e:	230c      	movs	r3, #12
 8005a90:	602b      	str	r3, [r5, #0]
 8005a92:	e7d6      	b.n	8005a42 <_free_r+0x22>
 8005a94:	6820      	ldr	r0, [r4, #0]
 8005a96:	1821      	adds	r1, r4, r0
 8005a98:	428b      	cmp	r3, r1
 8005a9a:	bf01      	itttt	eq
 8005a9c:	6819      	ldreq	r1, [r3, #0]
 8005a9e:	685b      	ldreq	r3, [r3, #4]
 8005aa0:	1809      	addeq	r1, r1, r0
 8005aa2:	6021      	streq	r1, [r4, #0]
 8005aa4:	6063      	str	r3, [r4, #4]
 8005aa6:	6054      	str	r4, [r2, #4]
 8005aa8:	e7cb      	b.n	8005a42 <_free_r+0x22>
 8005aaa:	bd38      	pop	{r3, r4, r5, pc}
 8005aac:	200002c0 	.word	0x200002c0

08005ab0 <sbrk_aligned>:
 8005ab0:	b570      	push	{r4, r5, r6, lr}
 8005ab2:	4e0e      	ldr	r6, [pc, #56]	; (8005aec <sbrk_aligned+0x3c>)
 8005ab4:	460c      	mov	r4, r1
 8005ab6:	6831      	ldr	r1, [r6, #0]
 8005ab8:	4605      	mov	r5, r0
 8005aba:	b911      	cbnz	r1, 8005ac2 <sbrk_aligned+0x12>
 8005abc:	f000 f8bc 	bl	8005c38 <_sbrk_r>
 8005ac0:	6030      	str	r0, [r6, #0]
 8005ac2:	4621      	mov	r1, r4
 8005ac4:	4628      	mov	r0, r5
 8005ac6:	f000 f8b7 	bl	8005c38 <_sbrk_r>
 8005aca:	1c43      	adds	r3, r0, #1
 8005acc:	d00a      	beq.n	8005ae4 <sbrk_aligned+0x34>
 8005ace:	1cc4      	adds	r4, r0, #3
 8005ad0:	f024 0403 	bic.w	r4, r4, #3
 8005ad4:	42a0      	cmp	r0, r4
 8005ad6:	d007      	beq.n	8005ae8 <sbrk_aligned+0x38>
 8005ad8:	1a21      	subs	r1, r4, r0
 8005ada:	4628      	mov	r0, r5
 8005adc:	f000 f8ac 	bl	8005c38 <_sbrk_r>
 8005ae0:	3001      	adds	r0, #1
 8005ae2:	d101      	bne.n	8005ae8 <sbrk_aligned+0x38>
 8005ae4:	f04f 34ff 	mov.w	r4, #4294967295
 8005ae8:	4620      	mov	r0, r4
 8005aea:	bd70      	pop	{r4, r5, r6, pc}
 8005aec:	200002c4 	.word	0x200002c4

08005af0 <_malloc_r>:
 8005af0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005af4:	1ccd      	adds	r5, r1, #3
 8005af6:	f025 0503 	bic.w	r5, r5, #3
 8005afa:	3508      	adds	r5, #8
 8005afc:	2d0c      	cmp	r5, #12
 8005afe:	bf38      	it	cc
 8005b00:	250c      	movcc	r5, #12
 8005b02:	2d00      	cmp	r5, #0
 8005b04:	4607      	mov	r7, r0
 8005b06:	db01      	blt.n	8005b0c <_malloc_r+0x1c>
 8005b08:	42a9      	cmp	r1, r5
 8005b0a:	d905      	bls.n	8005b18 <_malloc_r+0x28>
 8005b0c:	230c      	movs	r3, #12
 8005b0e:	2600      	movs	r6, #0
 8005b10:	603b      	str	r3, [r7, #0]
 8005b12:	4630      	mov	r0, r6
 8005b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b18:	4e2e      	ldr	r6, [pc, #184]	; (8005bd4 <_malloc_r+0xe4>)
 8005b1a:	f000 f89d 	bl	8005c58 <__malloc_lock>
 8005b1e:	6833      	ldr	r3, [r6, #0]
 8005b20:	461c      	mov	r4, r3
 8005b22:	bb34      	cbnz	r4, 8005b72 <_malloc_r+0x82>
 8005b24:	4629      	mov	r1, r5
 8005b26:	4638      	mov	r0, r7
 8005b28:	f7ff ffc2 	bl	8005ab0 <sbrk_aligned>
 8005b2c:	1c43      	adds	r3, r0, #1
 8005b2e:	4604      	mov	r4, r0
 8005b30:	d14d      	bne.n	8005bce <_malloc_r+0xde>
 8005b32:	6834      	ldr	r4, [r6, #0]
 8005b34:	4626      	mov	r6, r4
 8005b36:	2e00      	cmp	r6, #0
 8005b38:	d140      	bne.n	8005bbc <_malloc_r+0xcc>
 8005b3a:	6823      	ldr	r3, [r4, #0]
 8005b3c:	4631      	mov	r1, r6
 8005b3e:	4638      	mov	r0, r7
 8005b40:	eb04 0803 	add.w	r8, r4, r3
 8005b44:	f000 f878 	bl	8005c38 <_sbrk_r>
 8005b48:	4580      	cmp	r8, r0
 8005b4a:	d13a      	bne.n	8005bc2 <_malloc_r+0xd2>
 8005b4c:	6821      	ldr	r1, [r4, #0]
 8005b4e:	3503      	adds	r5, #3
 8005b50:	1a6d      	subs	r5, r5, r1
 8005b52:	f025 0503 	bic.w	r5, r5, #3
 8005b56:	3508      	adds	r5, #8
 8005b58:	2d0c      	cmp	r5, #12
 8005b5a:	bf38      	it	cc
 8005b5c:	250c      	movcc	r5, #12
 8005b5e:	4638      	mov	r0, r7
 8005b60:	4629      	mov	r1, r5
 8005b62:	f7ff ffa5 	bl	8005ab0 <sbrk_aligned>
 8005b66:	3001      	adds	r0, #1
 8005b68:	d02b      	beq.n	8005bc2 <_malloc_r+0xd2>
 8005b6a:	6823      	ldr	r3, [r4, #0]
 8005b6c:	442b      	add	r3, r5
 8005b6e:	6023      	str	r3, [r4, #0]
 8005b70:	e00e      	b.n	8005b90 <_malloc_r+0xa0>
 8005b72:	6822      	ldr	r2, [r4, #0]
 8005b74:	1b52      	subs	r2, r2, r5
 8005b76:	d41e      	bmi.n	8005bb6 <_malloc_r+0xc6>
 8005b78:	2a0b      	cmp	r2, #11
 8005b7a:	d916      	bls.n	8005baa <_malloc_r+0xba>
 8005b7c:	1961      	adds	r1, r4, r5
 8005b7e:	42a3      	cmp	r3, r4
 8005b80:	6025      	str	r5, [r4, #0]
 8005b82:	bf18      	it	ne
 8005b84:	6059      	strne	r1, [r3, #4]
 8005b86:	6863      	ldr	r3, [r4, #4]
 8005b88:	bf08      	it	eq
 8005b8a:	6031      	streq	r1, [r6, #0]
 8005b8c:	5162      	str	r2, [r4, r5]
 8005b8e:	604b      	str	r3, [r1, #4]
 8005b90:	4638      	mov	r0, r7
 8005b92:	f104 060b 	add.w	r6, r4, #11
 8005b96:	f000 f865 	bl	8005c64 <__malloc_unlock>
 8005b9a:	f026 0607 	bic.w	r6, r6, #7
 8005b9e:	1d23      	adds	r3, r4, #4
 8005ba0:	1af2      	subs	r2, r6, r3
 8005ba2:	d0b6      	beq.n	8005b12 <_malloc_r+0x22>
 8005ba4:	1b9b      	subs	r3, r3, r6
 8005ba6:	50a3      	str	r3, [r4, r2]
 8005ba8:	e7b3      	b.n	8005b12 <_malloc_r+0x22>
 8005baa:	6862      	ldr	r2, [r4, #4]
 8005bac:	42a3      	cmp	r3, r4
 8005bae:	bf0c      	ite	eq
 8005bb0:	6032      	streq	r2, [r6, #0]
 8005bb2:	605a      	strne	r2, [r3, #4]
 8005bb4:	e7ec      	b.n	8005b90 <_malloc_r+0xa0>
 8005bb6:	4623      	mov	r3, r4
 8005bb8:	6864      	ldr	r4, [r4, #4]
 8005bba:	e7b2      	b.n	8005b22 <_malloc_r+0x32>
 8005bbc:	4634      	mov	r4, r6
 8005bbe:	6876      	ldr	r6, [r6, #4]
 8005bc0:	e7b9      	b.n	8005b36 <_malloc_r+0x46>
 8005bc2:	230c      	movs	r3, #12
 8005bc4:	4638      	mov	r0, r7
 8005bc6:	603b      	str	r3, [r7, #0]
 8005bc8:	f000 f84c 	bl	8005c64 <__malloc_unlock>
 8005bcc:	e7a1      	b.n	8005b12 <_malloc_r+0x22>
 8005bce:	6025      	str	r5, [r4, #0]
 8005bd0:	e7de      	b.n	8005b90 <_malloc_r+0xa0>
 8005bd2:	bf00      	nop
 8005bd4:	200002c0 	.word	0x200002c0

08005bd8 <_realloc_r>:
 8005bd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bdc:	4680      	mov	r8, r0
 8005bde:	4614      	mov	r4, r2
 8005be0:	460e      	mov	r6, r1
 8005be2:	b921      	cbnz	r1, 8005bee <_realloc_r+0x16>
 8005be4:	4611      	mov	r1, r2
 8005be6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bea:	f7ff bf81 	b.w	8005af0 <_malloc_r>
 8005bee:	b92a      	cbnz	r2, 8005bfc <_realloc_r+0x24>
 8005bf0:	f7ff ff16 	bl	8005a20 <_free_r>
 8005bf4:	4625      	mov	r5, r4
 8005bf6:	4628      	mov	r0, r5
 8005bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bfc:	f000 f838 	bl	8005c70 <_malloc_usable_size_r>
 8005c00:	4284      	cmp	r4, r0
 8005c02:	4607      	mov	r7, r0
 8005c04:	d802      	bhi.n	8005c0c <_realloc_r+0x34>
 8005c06:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005c0a:	d812      	bhi.n	8005c32 <_realloc_r+0x5a>
 8005c0c:	4621      	mov	r1, r4
 8005c0e:	4640      	mov	r0, r8
 8005c10:	f7ff ff6e 	bl	8005af0 <_malloc_r>
 8005c14:	4605      	mov	r5, r0
 8005c16:	2800      	cmp	r0, #0
 8005c18:	d0ed      	beq.n	8005bf6 <_realloc_r+0x1e>
 8005c1a:	42bc      	cmp	r4, r7
 8005c1c:	4622      	mov	r2, r4
 8005c1e:	4631      	mov	r1, r6
 8005c20:	bf28      	it	cs
 8005c22:	463a      	movcs	r2, r7
 8005c24:	f7ff fed4 	bl	80059d0 <memcpy>
 8005c28:	4631      	mov	r1, r6
 8005c2a:	4640      	mov	r0, r8
 8005c2c:	f7ff fef8 	bl	8005a20 <_free_r>
 8005c30:	e7e1      	b.n	8005bf6 <_realloc_r+0x1e>
 8005c32:	4635      	mov	r5, r6
 8005c34:	e7df      	b.n	8005bf6 <_realloc_r+0x1e>
	...

08005c38 <_sbrk_r>:
 8005c38:	b538      	push	{r3, r4, r5, lr}
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	4d05      	ldr	r5, [pc, #20]	; (8005c54 <_sbrk_r+0x1c>)
 8005c3e:	4604      	mov	r4, r0
 8005c40:	4608      	mov	r0, r1
 8005c42:	602b      	str	r3, [r5, #0]
 8005c44:	f7fb fe9a 	bl	800197c <_sbrk>
 8005c48:	1c43      	adds	r3, r0, #1
 8005c4a:	d102      	bne.n	8005c52 <_sbrk_r+0x1a>
 8005c4c:	682b      	ldr	r3, [r5, #0]
 8005c4e:	b103      	cbz	r3, 8005c52 <_sbrk_r+0x1a>
 8005c50:	6023      	str	r3, [r4, #0]
 8005c52:	bd38      	pop	{r3, r4, r5, pc}
 8005c54:	200002c8 	.word	0x200002c8

08005c58 <__malloc_lock>:
 8005c58:	4801      	ldr	r0, [pc, #4]	; (8005c60 <__malloc_lock+0x8>)
 8005c5a:	f000 b811 	b.w	8005c80 <__retarget_lock_acquire_recursive>
 8005c5e:	bf00      	nop
 8005c60:	200002cc 	.word	0x200002cc

08005c64 <__malloc_unlock>:
 8005c64:	4801      	ldr	r0, [pc, #4]	; (8005c6c <__malloc_unlock+0x8>)
 8005c66:	f000 b80c 	b.w	8005c82 <__retarget_lock_release_recursive>
 8005c6a:	bf00      	nop
 8005c6c:	200002cc 	.word	0x200002cc

08005c70 <_malloc_usable_size_r>:
 8005c70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c74:	1f18      	subs	r0, r3, #4
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	bfbc      	itt	lt
 8005c7a:	580b      	ldrlt	r3, [r1, r0]
 8005c7c:	18c0      	addlt	r0, r0, r3
 8005c7e:	4770      	bx	lr

08005c80 <__retarget_lock_acquire_recursive>:
 8005c80:	4770      	bx	lr

08005c82 <__retarget_lock_release_recursive>:
 8005c82:	4770      	bx	lr

08005c84 <_init>:
 8005c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c86:	bf00      	nop
 8005c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c8a:	bc08      	pop	{r3}
 8005c8c:	469e      	mov	lr, r3
 8005c8e:	4770      	bx	lr

08005c90 <_fini>:
 8005c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c92:	bf00      	nop
 8005c94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c96:	bc08      	pop	{r3}
 8005c98:	469e      	mov	lr, r3
 8005c9a:	4770      	bx	lr
