[12/27 19:54:31      0s] 
[12/27 19:54:31      0s] Cadence Innovus(TM) Implementation System.
[12/27 19:54:31      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/27 19:54:31      0s] 
[12/27 19:54:31      0s] Version:	v17.12-s095_1, built Thu Nov 9 12:10:01 PST 2017
[12/27 19:54:31      0s] Options:	
[12/27 19:54:31      0s] Date:		Wed Dec 27 19:54:31 2023
[12/27 19:54:31      0s] Host:		cadence1 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (6cores*12cpus*Intel(R) Xeon(R) W-1250P CPU @ 4.10GHz 12288KB)
[12/27 19:54:31      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[12/27 19:54:31      0s] 
[12/27 19:54:31      0s] License:
[12/27 19:54:32      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[12/27 19:54:32      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/27 19:54:38      6s] @(#)CDS: Innovus v17.12-s095_1 (64bit) 11/09/2017 12:10 (Linux 2.6.18-194.el5)
[12/27 19:54:38      6s] @(#)CDS: NanoRoute 17.12-s095_1 NR171102-1913/17_12-UB (database version 2.30, 405.7.1) {superthreading v1.44}
[12/27 19:54:38      6s] @(#)CDS: AAE 17.12-s040 (64bit) 11/09/2017 (Linux 2.6.18-194.el5)
[12/27 19:54:38      6s] @(#)CDS: CTE 17.12-s036_1 () Nov  2 2017 09:33:40 ( )
[12/27 19:54:38      6s] @(#)CDS: SYNTECH 17.12-s012_1 () Oct 31 2017 04:30:11 ( )
[12/27 19:54:38      6s] @(#)CDS: CPE v17.12-s076
[12/27 19:54:38      6s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[12/27 19:54:38      6s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[12/27 19:54:38      6s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[12/27 19:54:38      6s] @(#)CDS: RCDB 11.10
[12/27 19:54:38      6s] --- Running on cadence1 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (6cores*12cpus*Intel(R) Xeon(R) W-1250P CPU @ 4.10GHz 12288KB) ---
[12/27 19:54:38      6s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_7345_cadence1_vlsi1_0yUhiz.

[12/27 19:54:38      6s] Change the soft stacksize limit to 0.2%RAM (127 mbytes). Set global soft_stack_size_limit to change the value.
[12/27 19:54:38      6s] 
[12/27 19:54:38      6s] **INFO:  MMMC transition support version v31-84 
[12/27 19:54:38      6s] 
[12/27 19:54:38      6s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/27 19:54:38      6s] <CMD> suppressMessage ENCEXT-2799
[12/27 19:54:38      6s] <CMD> getVersion
[12/27 19:54:38      6s] <CMD> getVersion
[12/27 19:54:38      6s] [INFO] Loading PVS 16.12-s208 fill procedures
[12/27 19:54:39      6s] <CMD> getDrawView
[12/27 19:54:39      6s] <CMD> loadWorkspace -name Physical
[12/27 19:54:39      6s] <CMD> win
[12/27 19:55:57     18s] <CMD> save_global Default.globals
[12/27 19:55:59     18s] <CMD> set init_gnd_net {VSS VSSO}
[12/27 19:55:59     18s] <CMD> set init_lef_file {../../../../Downloads/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ../../../../Downloads/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ../../../../Downloads/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef}
[12/27 19:55:59     18s] <CMD> set init_verilog ../synthesis/UART_netlist.v
[12/27 19:55:59     18s] <CMD> set init_mmmc_file viewDefinition.tcl
[12/27 19:55:59     18s] <CMD> set init_io_file UART_iopad.io
[12/27 19:55:59     18s] <CMD> set init_pwr_net {VDD VDDO}
[12/27 19:55:59     18s] <CMD> init_design
[12/27 19:55:59     18s] #% Begin Load MMMC data ... (date=12/27 19:55:59, mem=478.9M)
[12/27 19:55:59     18s] #% End Load MMMC data ... (date=12/27 19:55:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=478.9M, current mem=478.7M)
[12/27 19:55:59     18s] 
[12/27 19:55:59     18s] Loading LEF file ../../../../Downloads/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ...
[12/27 19:55:59     18s] 
[12/27 19:55:59     18s] Loading LEF file ../../../../Downloads/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ...
[12/27 19:55:59     18s] Set DBUPerIGU to M2 pitch 560.
[12/27 19:55:59     18s] 
[12/27 19:55:59     18s] Loading LEF file ../../../../Downloads/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef ...
[12/27 19:55:59     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'apc3d01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 19:55:59     18s] Type 'man IMPLF-200' for more detail.
[12/27 19:55:59     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 19:55:59     18s] Type 'man IMPLF-200' for more detail.
[12/27 19:55:59     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 19:55:59     18s] Type 'man IMPLF-200' for more detail.
[12/27 19:55:59     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 19:55:59     18s] Type 'man IMPLF-200' for more detail.
[12/27 19:55:59     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 19:55:59     18s] Type 'man IMPLF-200' for more detail.
[12/27 19:55:59     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 19:55:59     18s] Type 'man IMPLF-200' for more detail.
[12/27 19:55:59     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 19:55:59     18s] Type 'man IMPLF-200' for more detail.
[12/27 19:55:59     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 19:55:59     18s] Type 'man IMPLF-200' for more detail.
[12/27 19:55:59     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 19:55:59     18s] Type 'man IMPLF-200' for more detail.
[12/27 19:55:59     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03ed' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 19:55:59     18s] Type 'man IMPLF-200' for more detail.
[12/27 19:55:59     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 19:55:59     18s] Type 'man IMPLF-200' for more detail.
[12/27 19:55:59     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 19:55:59     18s] Type 'man IMPLF-200' for more detail.
[12/27 19:55:59     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 19:55:59     18s] Type 'man IMPLF-200' for more detail.
[12/27 19:55:59     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 19:55:59     18s] Type 'man IMPLF-200' for more detail.
[12/27 19:55:59     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 19:55:59     18s] Type 'man IMPLF-200' for more detail.
[12/27 19:55:59     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 19:55:59     18s] Type 'man IMPLF-200' for more detail.
[12/27 19:55:59     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 19:55:59     18s] Type 'man IMPLF-200' for more detail.
[12/27 19:55:59     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b21eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 19:55:59     18s] Type 'man IMPLF-200' for more detail.
[12/27 19:55:59     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b25eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 19:55:59     18s] Type 'man IMPLF-200' for more detail.
[12/27 19:55:59     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3d00' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 19:55:59     18s] Type 'man IMPLF-200' for more detail.
[12/27 19:55:59     18s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/27 19:55:59     18s] To increase the message display limit, refer to the product command reference manual.
[12/27 19:55:59     18s] 
[12/27 19:55:59     18s] viaInitial starts at Wed Dec 27 19:55:59 2023
viaInitial ends at Wed Dec 27 19:55:59 2023
Loading view definition file from viewDefinition.tcl
[12/27 19:55:59     18s] Reading my_max_library_set timing library '/home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib' ...
[12/27 19:55:59     18s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/27 19:55:59     19s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/27 19:55:59     19s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'I' of cell 'bh01d1' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/27 19:55:59     19s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'I' of cell 'bh01d1' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/27 19:55:59     19s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/27 19:55:59     19s] Read 534 cells in library 'tsl18fs120_scl_ss' 
[12/27 19:55:59     19s] Reading my_max_library_set timing library '/home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib' ...
[12/27 19:55:59     19s] **ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1171)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1185)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1408)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1422)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1644)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1658)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1880)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1894)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2117)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2131)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2354)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2368)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2590)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2604)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2827)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2841)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3071)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3085)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3308)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3322)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/27 19:55:59     19s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x11' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/27 19:55:59     19s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x11' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/27 19:55:59     19s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x12' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/27 19:55:59     19s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x12' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/27 19:55:59     19s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x13' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/27 19:55:59     19s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x13' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/27 19:55:59     19s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PAD' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/27 19:55:59     19s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PAD' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/27 19:55:59     19s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PADR' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/27 19:55:59     19s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PADR' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/27 19:55:59     19s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVSSO' of cell 'apv0a' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/27 19:55:59     19s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVSSO' of cell 'apv0a' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/27 19:55:59     19s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVSS' of cell 'apv0i' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/27 19:55:59     19s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVSS' of cell 'apv0i' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/27 19:55:59     19s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVDDO' of cell 'apvda' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/27 19:55:59     19s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVDDO' of cell 'apvda' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/27 19:55:59     19s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVDD' of cell 'apvdi' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/27 19:55:59     19s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVDD' of cell 'apvdi' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/27 19:55:59     19s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/27 19:55:59     19s] Read 93 cells in library 'tsl18cio250_max' 
[12/27 19:55:59     19s] Reading my_min_library_set timing library '/home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib' ...
[12/27 19:55:59     19s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[12/27 19:55:59     19s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[12/27 19:55:59     19s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[12/27 19:55:59     19s] Read 534 cells in library 'tsl18fs120_scl_ff' 
[12/27 19:55:59     19s] Reading my_min_library_set timing library '/home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_min.lib' ...
[12/27 19:55:59     19s] Read 93 cells in library 'tsl18cio250_min' 
[12/27 19:55:59     19s] *** End library_loading (cpu=0.01min, real=0.00min, mem=30.8M, fe_cpu=0.33min, fe_real=1.47min, fe_mem=565.9M) ***
[12/27 19:55:59     19s] #% Begin Load netlist data ... (date=12/27 19:55:59, mem=562.1M)
[12/27 19:55:59     19s] *** Begin netlist parsing (mem=565.9M) ***
[12/27 19:55:59     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[12/27 19:55:59     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[12/27 19:55:59     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'or04d2' is defined in LEF but not in the timing library.
[12/27 19:55:59     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'or04d2' is defined in LEF but not in the timing library.
[12/27 19:55:59     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'an02d1' is defined in LEF but not in the timing library.
[12/27 19:55:59     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'an02d1' is defined in LEF but not in the timing library.
[12/27 19:55:59     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nd02da' is defined in LEF but not in the timing library.
[12/27 19:55:59     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nd02da' is defined in LEF but not in the timing library.
[12/27 19:55:59     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'dl03d2' is defined in LEF but not in the timing library.
[12/27 19:55:59     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'dl03d2' is defined in LEF but not in the timing library.
[12/27 19:55:59     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'invtd7' is defined in LEF but not in the timing library.
[12/27 19:55:59     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'invtd7' is defined in LEF but not in the timing library.
[12/27 19:55:59     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'slnht2' is defined in LEF but not in the timing library.
[12/27 19:55:59     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'slnht2' is defined in LEF but not in the timing library.
[12/27 19:55:59     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[12/27 19:55:59     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[12/27 19:55:59     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[12/27 19:55:59     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[12/27 19:55:59     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nr03d7' is defined in LEF but not in the timing library.
[12/27 19:55:59     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nr03d7' is defined in LEF but not in the timing library.
[12/27 19:55:59     19s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/27 19:55:59     19s] To increase the message display limit, refer to the product command reference manual.
[12/27 19:55:59     19s] Pin 'VDD' of cell 'pvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/27 19:55:59     19s] Pin 'VDDC' of cell 'pvdc' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/27 19:55:59     19s] Pin 'VDDO' of cell 'pvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/27 19:55:59     19s] Pin 'VSS' of cell 'pv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/27 19:55:59     19s] Pin 'VSS' of cell 'pv0f' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/27 19:55:59     19s] Pin 'VSSC' of cell 'pv0c' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/27 19:55:59     19s] Pin 'VSSO' of cell 'pv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/27 19:55:59     19s] Pin 'AVDD' of cell 'apvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/27 19:55:59     19s] Pin 'AVDDO' of cell 'apvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/27 19:55:59     19s] Pin 'AVSS' of cell 'apv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/27 19:55:59     19s] Pin 'AVSSO' of cell 'apv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/27 19:55:59     19s] Created 627 new cells from 4 timing libraries.
[12/27 19:55:59     19s] Reading netlist ...
[12/27 19:55:59     19s] Backslashed names will retain backslash and a trailing blank character.
[12/27 19:55:59     19s] Reading verilog netlist '../synthesis/UART_netlist.v'
[12/27 19:55:59     19s] 
[12/27 19:55:59     19s] *** Memory Usage v#1 (Current mem = 565.883M, initial mem = 179.895M) ***
[12/27 19:55:59     19s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=565.9M) ***
[12/27 19:55:59     19s] #% End Load netlist data ... (date=12/27 19:55:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=562.1M, current mem=512.0M)
[12/27 19:55:59     19s] Top level cell is uart_top.
[12/27 19:56:00     19s] **WARN: (IMPTS-282):	Cell 'pt3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/27 19:56:00     19s] Type 'man IMPTS-282' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPTS-282):	Cell 'pt3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/27 19:56:00     19s] Type 'man IMPTS-282' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPTS-282):	Cell 'pt3t03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/27 19:56:00     19s] Type 'man IMPTS-282' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPTS-282):	Cell 'pt3t02u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/27 19:56:00     19s] Type 'man IMPTS-282' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPTS-282):	Cell 'pt3t02d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/27 19:56:00     19s] Type 'man IMPTS-282' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPTS-282):	Cell 'pt3t02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/27 19:56:00     19s] Type 'man IMPTS-282' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPTS-282):	Cell 'pt3t01u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/27 19:56:00     19s] Type 'man IMPTS-282' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPTS-282):	Cell 'pt3t01d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/27 19:56:00     19s] Type 'man IMPTS-282' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPTS-282):	Cell 'pt3t01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/27 19:56:00     19s] Type 'man IMPTS-282' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPTS-282):	Cell 'pt3o03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/27 19:56:00     19s] Type 'man IMPTS-282' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPTS-282):	Cell 'pt3o02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/27 19:56:00     19s] Type 'man IMPTS-282' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPTS-282):	Cell 'pt3o01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/27 19:56:00     19s] Type 'man IMPTS-282' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPTS-282):	Cell 'pc3t05u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/27 19:56:00     19s] Type 'man IMPTS-282' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPTS-282):	Cell 'pc3t05d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/27 19:56:00     19s] Type 'man IMPTS-282' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPTS-282):	Cell 'pc3t05' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/27 19:56:00     19s] Type 'man IMPTS-282' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPTS-282):	Cell 'pc3t04u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/27 19:56:00     19s] Type 'man IMPTS-282' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPTS-282):	Cell 'pc3t04d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/27 19:56:00     19s] Type 'man IMPTS-282' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPTS-282):	Cell 'pc3t04' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/27 19:56:00     19s] Type 'man IMPTS-282' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPTS-282):	Cell 'pc3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/27 19:56:00     19s] Type 'man IMPTS-282' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPTS-282):	Cell 'pc3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/27 19:56:00     19s] Type 'man IMPTS-282' for more detail.
[12/27 19:56:00     19s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[12/27 19:56:00     19s] To increase the message display limit, refer to the product command reference manual.
[12/27 19:56:00     19s] Hooked 1254 DB cells to tlib cells.
[12/27 19:56:00     19s] Starting recursive module instantiation check.
[12/27 19:56:00     19s] No recursion found.
[12/27 19:56:00     19s] Building hierarchical netlist for Cell uart_top ...
[12/27 19:56:00     19s] *** Netlist is unique.
[12/27 19:56:00     19s] ** info: there are 1287 modules.
[12/27 19:56:00     19s] ** info: there are 531 stdCell insts.
[12/27 19:56:00     19s] ** info: there are 23 Pad insts.
[12/27 19:56:00     19s] 
[12/27 19:56:00     19s] *** Memory Usage v#1 (Current mem = 589.555M, initial mem = 179.895M) ***
[12/27 19:56:00     19s] Reading IO assignment file "UART_iopad.io" ...
[12/27 19:56:00     19s] Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
[12/27 19:56:00     19s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/27 19:56:00     19s] Type 'man IMPFP-3961' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/27 19:56:00     19s] Type 'man IMPFP-3961' for more detail.
[12/27 19:56:00     19s] Horizontal Layer M1 offset = 0 (derived)
[12/27 19:56:00     19s] Vertical Layer M2 offset = 280 (derived)
[12/27 19:56:00     19s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/27 19:56:00     19s] Set Default Net Delay as 1000 ps.
[12/27 19:56:00     19s] Set Default Net Load as 0.5 pF. 
[12/27 19:56:00     19s] Set Default Input Pin Transition as 0.1 ps.
[12/27 19:56:00     19s] Extraction setup Delayed 
[12/27 19:56:00     19s] *Info: initialize multi-corner CTS.
[12/27 19:56:00     19s] Reading timing constraints file '/home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc' ...
[12/27 19:56:00     19s] Current (total cpu=0:00:19.9, real=0:01:29, peak res=653.4M, current mem=653.4M)
[12/27 19:56:00     19s] **ERROR: (TCLCMD-965):	Invalid waveform. The duration between edges is greater than one period. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 15).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 16).
[12/27 19:56:00     19s] 
[12/27 19:56:00     19s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 16).

**ERROR: (TCLCMD-265):	No matching clock found for '' (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 16).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 29).
[12/27 19:56:00     19s] 
[12/27 19:56:00     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 30).
[12/27 19:56:00     19s] 
[12/27 19:56:00     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 31).
[12/27 19:56:00     19s] 
[12/27 19:56:00     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 32).
[12/27 19:56:00     19s] 
[12/27 19:56:00     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 33).
[12/27 19:56:00     19s] 
[12/27 19:56:00     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 34).
[12/27 19:56:00     19s] 
[12/27 19:56:00     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 35).
[12/27 19:56:00     19s] 
[12/27 19:56:00     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 36).
[12/27 19:56:00     19s] 
[12/27 19:56:00     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 37).
[12/27 19:56:00     19s] 
[12/27 19:56:00     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 38).
[12/27 19:56:00     19s] 
[12/27 19:56:00     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 39).
[12/27 19:56:00     19s] 
[12/27 19:56:00     19s] INFO (CTE): Reading of timing constraints file /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc completed, with 12 Warnings and 3 Errors.
[12/27 19:56:00     19s] WARNING (CTE-25): Line: 9, 10 of File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc : Skipped unsupported command: set_units
[12/27 19:56:00     19s] 
[12/27 19:56:00     19s] 
[12/27 19:56:00     19s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=670.3M, current mem=670.3M)
[12/27 19:56:00     19s] Current (total cpu=0:00:19.9, real=0:01:29, peak res=670.3M, current mem=670.3M)
[12/27 19:56:00     19s] Creating Cell Server ...(0, 1, 1, 1)
[12/27 19:56:00     19s] Summary for sequential cells identification: 
[12/27 19:56:00     19s]   Identified SBFF number: 114
[12/27 19:56:00     19s]   Identified MBFF number: 0
[12/27 19:56:00     19s]   Identified SB Latch number: 0
[12/27 19:56:00     19s]   Identified MB Latch number: 0
[12/27 19:56:00     19s]   Not identified SBFF number: 6
[12/27 19:56:00     19s]   Not identified MBFF number: 0
[12/27 19:56:00     19s]   Not identified SB Latch number: 0
[12/27 19:56:00     19s]   Not identified MB Latch number: 0
[12/27 19:56:00     19s]   Number of sequential cells which are not FFs: 83
[12/27 19:56:00     19s] Total number of combinational cells: 321
[12/27 19:56:00     19s] Total number of sequential cells: 203
[12/27 19:56:00     19s] Total number of tristate cells: 10
[12/27 19:56:00     19s] Total number of level shifter cells: 0
[12/27 19:56:00     19s] Total number of power gating cells: 0
[12/27 19:56:00     19s] Total number of isolation cells: 0
[12/27 19:56:00     19s] Total number of power switch cells: 0
[12/27 19:56:00     19s] Total number of pulse generator cells: 0
[12/27 19:56:00     19s] Total number of always on buffers: 0
[12/27 19:56:00     19s] Total number of retention cells: 0
[12/27 19:56:00     19s] List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
[12/27 19:56:00     19s] Total number of usable buffers: 13
[12/27 19:56:00     19s] List of unusable buffers:
[12/27 19:56:00     19s] Total number of unusable buffers: 0
[12/27 19:56:00     19s] List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
[12/27 19:56:00     19s] Total number of usable inverters: 12
[12/27 19:56:00     19s] List of unusable inverters:
[12/27 19:56:00     19s] Total number of unusable inverters: 0
[12/27 19:56:00     19s] List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
[12/27 19:56:00     19s] Total number of identified usable delay cells: 13
[12/27 19:56:00     19s] List of identified unusable delay cells:
[12/27 19:56:00     19s] Total number of identified unusable delay cells: 0
[12/27 19:56:00     19s] Creating Cell Server, finished. 
[12/27 19:56:00     19s] 
[12/27 19:56:00     19s] Deleting Cell Server ...
[12/27 19:56:00     19s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[12/27 19:56:00     19s] Extraction setup Started 
[12/27 19:56:00     19s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/27 19:56:00     19s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/27 19:56:00     19s] Type 'man IMPEXT-2773' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/27 19:56:00     19s] Type 'man IMPEXT-2776' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/27 19:56:00     19s] Type 'man IMPEXT-2776' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 2.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/27 19:56:00     19s] Type 'man IMPEXT-2776' for more detail.
[12/27 19:56:00     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/27 19:56:00     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/27 19:56:00     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/27 19:56:00     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.04 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/27 19:56:00     19s] Summary of Active RC-Corners : 
[12/27 19:56:00     19s]  
[12/27 19:56:00     19s]  Analysis View: my_analysis_view_setup
[12/27 19:56:00     19s]     RC-Corner Name        : my_rc_corner_worst
[12/27 19:56:00     19s]     RC-Corner Index       : 0
[12/27 19:56:00     19s]     RC-Corner Temperature : 25 Celsius
[12/27 19:56:00     19s]     RC-Corner Cap Table   : ''
[12/27 19:56:00     19s]     RC-Corner PreRoute Res Factor         : 1
[12/27 19:56:00     19s]     RC-Corner PreRoute Cap Factor         : 1
[12/27 19:56:00     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/27 19:56:00     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/27 19:56:00     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/27 19:56:00     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/27 19:56:00     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/27 19:56:00     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/27 19:56:00     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/27 19:56:00     19s]  
[12/27 19:56:00     19s]  Analysis View: my_analysis_view_hold
[12/27 19:56:00     19s]     RC-Corner Name        : my_rc_corner_worst
[12/27 19:56:00     19s]     RC-Corner Index       : 0
[12/27 19:56:00     19s]     RC-Corner Temperature : 25 Celsius
[12/27 19:56:00     19s]     RC-Corner Cap Table   : ''
[12/27 19:56:00     19s]     RC-Corner PreRoute Res Factor         : 1
[12/27 19:56:00     19s]     RC-Corner PreRoute Cap Factor         : 1
[12/27 19:56:00     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/27 19:56:00     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/27 19:56:00     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/27 19:56:00     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/27 19:56:00     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/27 19:56:00     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/27 19:56:00     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/27 19:56:00     19s] 
[12/27 19:56:00     19s] *** Summary of all messages that are not suppressed in this session:
[12/27 19:56:00     19s] Severity  ID               Count  Summary                                  
[12/27 19:56:00     19s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/27 19:56:00     19s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/27 19:56:00     19s] WARNING   IMPTS-282           92  Cell '%s' is not a level shifter cell bu...
[12/27 19:56:00     19s] WARNING   IMPEXT-2766          4  The sheet resistance for layer %s is not...
[12/27 19:56:00     19s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/27 19:56:00     19s] WARNING   IMPEXT-2776          3  The via resistance between layers %s and...
[12/27 19:56:00     19s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[12/27 19:56:00     19s] ERROR     TCLCMD-265           1  No matching clock found for '%s'         
[12/27 19:56:00     19s] WARNING   TCLCMD-513           1  The software could not find a matching o...
[12/27 19:56:00     19s] ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
[12/27 19:56:00     19s] ERROR     TCLCMD-965           1  Invalid waveform. The duration between e...
[12/27 19:56:00     19s] WARNING   TCLCMD-1178         11  set_output_delay command specified witho...
[12/27 19:56:00     19s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/27 19:56:00     19s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[12/27 19:56:00     19s] *** Message Summary: 1618 warning(s), 23 error(s)
[12/27 19:56:00     19s] 
[12/27 19:56:05     20s] <CMD> getIoFlowFlag
[12/27 19:56:29     23s] <CMD> setIoFlowFlag 0
[12/27 19:56:29     23s] <CMD> floorPlan -site CoreSite -d 1115.5 1115.5 20 20 20 20
[12/27 19:56:29     23s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/27 19:56:29     23s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/27 19:56:29     23s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/27 19:56:29     23s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/27 19:56:29     23s] Horizontal Layer M1 offset = 0 (derived)
[12/27 19:56:29     23s] Vertical Layer M2 offset = 280 (derived)
[12/27 19:56:29     23s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/27 19:56:29     23s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/27 19:56:29     23s] <CMD> uiSetTool select
[12/27 19:56:29     23s] <CMD> getIoFlowFlag
[12/27 19:56:29     23s] <CMD> fit
[12/27 19:56:31     23s] <CMD> setIoFlowFlag 0
[12/27 19:56:31     23s] <CMD> floorPlan -site CoreSite -d 1115.52 1115.52 20.16 20.16 20.16 20.16
[12/27 19:56:31     23s] Horizontal Layer M1 offset = 0 (derived)
[12/27 19:56:31     23s] Vertical Layer M2 offset = 280 (derived)
[12/27 19:56:31     23s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/27 19:56:31     23s] <CMD> uiSetTool select
[12/27 19:56:31     23s] <CMD> getIoFlowFlag
[12/27 19:56:31     23s] <CMD> fit
[12/27 19:57:01     27s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side n
[12/27 19:57:01     27s] Added 16 of filler cell 'pfeed10000' on top side.
[12/27 19:57:01     27s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side e
[12/27 19:57:01     27s] Added 16 of filler cell 'pfeed10000' on right side.
[12/27 19:57:01     27s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side w
[12/27 19:57:01     27s] Added 16 of filler cell 'pfeed10000' on left side.
[12/27 19:57:02     27s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side s
[12/27 19:57:02     27s] Added 16 of filler cell 'pfeed10000' on bottom side.
[12/27 19:57:20     29s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[12/27 19:57:20     29s] 559 new pwr-pin connections were made to global net 'VDD'.
[12/27 19:57:20     29s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[12/27 19:57:20     29s] 559 new gnd-pin connections were made to global net 'VSS'.
[12/27 19:57:20     29s] <CMD> globalNetConnect VDDO -type pgpin -pin VDDO -override -verbose -netlistOverride
[12/27 19:57:20     29s] 28 new pwr-pin connections were made to global net 'VDDO'.
[12/27 19:57:20     29s] <CMD> globalNetConnect VSSO -type pgpin -pin VSSO -override -verbose -netlistOverride
[12/27 19:57:20     29s] 28 new gnd-pin connections were made to global net 'VSSO'.
[12/27 19:57:20     29s] <CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer TOP_M -type core_rings -jog_distance 0.56 -threshold 0.56 -nets {VDD VSS} -follow core -stacked_via_bottom_layer M1 -layer {bottom M3 top M3 right TOP_M left TOP_M} -width 6 -spacing 2 -offset 2
[12/27 19:57:20     29s] #% Begin addRing (date=12/27 19:57:20, mem=929.3M)
[12/27 19:57:20     29s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[12/27 19:57:20     29s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[12/27 19:57:20     29s] 
[12/27 19:57:20     29s] Ring generation is complete.
[12/27 19:57:20     29s] vias are now being generated.
[12/27 19:57:20     29s] addRing created 8 wires.
[12/27 19:57:20     29s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/27 19:57:20     29s] +--------+----------------+----------------+
[12/27 19:57:20     29s] |  Layer |     Created    |     Deleted    |
[12/27 19:57:20     29s] +--------+----------------+----------------+
[12/27 19:57:20     29s] |   M3   |        4       |       NA       |
[12/27 19:57:20     29s] |  TOP_V |        8       |        0       |
[12/27 19:57:20     29s] |  TOP_M |        4       |       NA       |
[12/27 19:57:20     29s] +--------+----------------+----------------+
[12/27 19:57:20     29s] #% End addRing (date=12/27 19:57:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=930.7M, current mem=930.7M)
[12/27 19:57:20     29s] <CMD> sroute -connect {blockPin corePin padPin padRing floatingStripe secondaryPowerPin} -layerChangeRange {M1 TOP_M} -blockPinTarget nearestTarget -padPinPortConnect {allPort oneGeom} -padPinTarget nearestTarget -corePinTarget firstAfterRowEnd -floatingStripeTarget {blockring ring stripe padring ringpin blockpin followpin} -allowjogging 1 -crossoverViaLayerRange {M1 TOP_M} -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange {M1 TOP_M}
[12/27 19:57:20     29s] #% Begin sroute (date=12/27 19:57:20, mem=930.7M)
[12/27 19:57:20     29s] **WARN: (IMPSR-4064):	sroute -connect { secondaryPowerPin } connects level shifter secondary power pins in the special nets. Specify the net name with option -secondaryPinNet. Ignore connecting level shifter secondary power pins for now.
[12/27 19:57:20     29s] *** Begin SPECIAL ROUTE on Wed Dec 27 19:57:20 2023 ***
[12/27 19:57:20     29s] SPECIAL ROUTE ran on directory: /home/vlsi1/23EC4224/project/UART_protocol/physical_design
[12/27 19:57:20     29s] SPECIAL ROUTE ran on machine: cadence1 (Linux 3.10.0-1160.el7.x86_64 Xeon 4.50Ghz)
[12/27 19:57:20     29s] 
[12/27 19:57:20     29s] Begin option processing ...
[12/27 19:57:20     29s] srouteConnectPowerBump set to false
[12/27 19:57:20     29s] routeSelectNet set to "VDD VSS"
[12/27 19:57:20     29s] routeSpecial set to true
[12/27 19:57:20     29s] srouteBlockPin set to "useLef"
[12/27 19:57:20     29s] srouteBottomLayerLimit set to 1
[12/27 19:57:20     29s] srouteBottomTargetLayerLimit set to 1
[12/27 19:57:20     29s] srouteCrossoverViaBottomLayer set to 1
[12/27 19:57:20     29s] srouteCrossoverViaTopLayer set to 4
[12/27 19:57:20     29s] srouteFloatingStripeTarget set to "blockring ring stripe padring ringpin blockpin followpin"
[12/27 19:57:20     29s] srouteFollowCorePinEnd set to 3
[12/27 19:57:20     29s] srouteJogControl set to "preferWithChanges differentLayer"
[12/27 19:57:20     29s] sroutePadPinAllPorts set to true
[12/27 19:57:20     29s] sroutePreserveExistingRoutes set to true
[12/27 19:57:20     29s] srouteRoutePowerBarPortOnBothDir set to true
[12/27 19:57:20     29s] srouteStopBlockPin set to "nearestTarget"
[12/27 19:57:20     29s] srouteTopLayerLimit set to 4
[12/27 19:57:20     29s] srouteTopTargetLayerLimit set to 4
[12/27 19:57:20     29s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1807.00 megs.
[12/27 19:57:20     29s] 
[12/27 19:57:20     29s] Reading DB technology information...
[12/27 19:57:20     29s] Finished reading DB technology information.
[12/27 19:57:20     29s] Reading floorplan and netlist information...
[12/27 19:57:20     29s] Finished reading floorplan and netlist information.
[12/27 19:57:20     29s] Read in 8 layers, 4 routing layers, 1 overlap layer
[12/27 19:57:20     29s] Read in 1083 macros, 47 used
[12/27 19:57:20     29s] Read in 135 components
[12/27 19:57:20     29s]   39 core components: 39 unplaced, 0 placed, 0 fixed
[12/27 19:57:20     29s]   92 pad components: 0 unplaced, 64 placed, 28 fixed
[12/27 19:57:20     29s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[12/27 19:57:20     29s] Read in 23 logical pins
[12/27 19:57:20     29s] Read in 23 nets
[12/27 19:57:20     29s] Read in 4 special nets, 2 routed
[12/27 19:57:20     29s] Read in 190 terminals
[12/27 19:57:20     29s] 2 nets selected.
[12/27 19:57:20     29s] 
[12/27 19:57:20     29s] Begin power routing ...
[12/27 19:57:20     29s] **WARN: (IMPSR-559):	Cannot route core pins and converter pins at the same time!
[12/27 19:57:20     29s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[12/27 19:57:20     29s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[12/27 19:57:20     29s]   Number of IO ports routed: 2
[12/27 19:57:20     29s]   Number of Block ports routed: 0
[12/27 19:57:20     29s]   Number of Stripe ports routed: 0
[12/27 19:57:20     29s]   Number of Pad ports routed: 0
[12/27 19:57:20     29s]   Number of Power Bump ports routed: 0
[12/27 19:57:20     29s]   Number of Pad Ring connections: 242
[12/27 19:57:20     29s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1811.00 megs.
[12/27 19:57:20     29s] 
[12/27 19:57:20     29s] 
[12/27 19:57:20     29s] 
[12/27 19:57:20     29s]  Begin updating DB with routing results ...
[12/27 19:57:20     29s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/27 19:57:20     29s] Pin and blockage extraction finished
[12/27 19:57:20     29s] 
[12/27 19:57:20     29s] sroute created 244 wires.
[12/27 19:57:20     29s] ViaGen created 2 vias, deleted 0 via to avoid violation.
[12/27 19:57:20     29s] +--------+----------------+----------------+
[12/27 19:57:20     29s] |  Layer |     Created    |     Deleted    |
[12/27 19:57:20     29s] +--------+----------------+----------------+
[12/27 19:57:20     29s] |   M2   |       55       |       NA       |
[12/27 19:57:20     29s] |   V3   |        1       |        0       |
[12/27 19:57:20     29s] |   M3   |       133      |       NA       |
[12/27 19:57:20     29s] |  TOP_V |        1       |        0       |
[12/27 19:57:20     29s] |  TOP_M |       56       |       NA       |
[12/27 19:57:20     29s] +--------+----------------+----------------+
[12/27 19:57:20     29s] #% End sroute (date=12/27 19:57:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=930.7M, current mem=930.7M)
[12/27 19:57:20     29s] <CMD> fit
[12/27 19:57:20     29s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit TOP_M -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit M3 -set_to_set_distance 40 -skip_via_on_pin Standardcell -stacked_via_top_layer TOP_M -padcore_ring_top_layer_limit TOP_M -spacing 0.46 -xleft_offset 10 -merge_stripes_value 0.56 -layer TOP_M -block_ring_bottom_layer_limit M3 -width 2 -nets {VDD VSS} -stacked_via_bottom_layer M1
[12/27 19:57:20     29s] #% Begin addStripe (date=12/27 19:57:20, mem=927.2M)
[12/27 19:57:20     29s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[12/27 19:57:20     29s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[12/27 19:57:20     29s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[12/27 19:57:20     29s] 
[12/27 19:57:20     29s] Starting stripe generation ...
[12/27 19:57:20     29s] Non-Default Mode Option Settings :
[12/27 19:57:20     29s]   NONE
[12/27 19:57:20     29s] Stripe generation is complete.
[12/27 19:57:20     29s] vias are now being generated.
[12/27 19:57:20     29s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: TOP_M & M2 at (400.16, 846.44) (402.16, 852.44)
[12/27 19:57:20     29s] addStripe created 30 wires.
[12/27 19:57:20     29s] ViaGen created 59 vias, deleted 0 via to avoid violation.
[12/27 19:57:20     29s] +--------+----------------+----------------+
[12/27 19:57:20     29s] |  Layer |     Created    |     Deleted    |
[12/27 19:57:20     29s] +--------+----------------+----------------+
[12/27 19:57:20     29s] |  TOP_V |       59       |        0       |
[12/27 19:57:20     29s] |  TOP_M |       30       |       NA       |
[12/27 19:57:20     29s] +--------+----------------+----------------+
[12/27 19:57:20     29s] #% End addStripe (date=12/27 19:57:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=927.8M, current mem=927.8M)
[12/27 19:57:46     32s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/27 19:57:46     32s] <CMD> sroute -connect { corePin } -layerChangeRange { M1(1) TOP_M(4) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { M1(1) TOP_M(4) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { M1(1) TOP_M(4) }
[12/27 19:57:46     32s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/27 19:57:46     32s] *** Begin SPECIAL ROUTE on Wed Dec 27 19:57:46 2023 ***
[12/27 19:57:46     32s] SPECIAL ROUTE ran on directory: /home/vlsi1/23EC4224/project/UART_protocol/physical_design
[12/27 19:57:46     32s] SPECIAL ROUTE ran on machine: cadence1 (Linux 3.10.0-1160.el7.x86_64 Xeon 4.25Ghz)
[12/27 19:57:46     32s] 
[12/27 19:57:46     32s] Begin option processing ...
[12/27 19:57:46     32s] srouteConnectPowerBump set to false
[12/27 19:57:46     32s] routeSelectNet set to "VDD VSS"
[12/27 19:57:46     32s] routeSpecial set to true
[12/27 19:57:46     32s] srouteBottomLayerLimit set to 1
[12/27 19:57:46     32s] srouteBottomTargetLayerLimit set to 1
[12/27 19:57:46     32s] srouteConnectBlockPin set to false
[12/27 19:57:46     32s] srouteConnectConverterPin set to false
[12/27 19:57:46     32s] srouteConnectPadPin set to false
[12/27 19:57:46     32s] srouteConnectStripe set to false
[12/27 19:57:46     32s] srouteCrossoverViaBottomLayer set to 1
[12/27 19:57:46     32s] srouteCrossoverViaTopLayer set to 4
[12/27 19:57:46     32s] srouteFollowCorePinEnd set to 3
[12/27 19:57:46     32s] srouteFollowPadPin set to false
[12/27 19:57:46     32s] srouteJogControl set to "preferWithChanges differentLayer"
[12/27 19:57:46     32s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/27 19:57:46     32s] sroutePadPinAllPorts set to true
[12/27 19:57:46     32s] sroutePreserveExistingRoutes set to true
[12/27 19:57:46     32s] srouteRoutePowerBarPortOnBothDir set to true
[12/27 19:57:46     32s] srouteStopBlockPin set to "nearestTarget"
[12/27 19:57:46     32s] srouteTopLayerLimit set to 4
[12/27 19:57:46     32s] srouteTopTargetLayerLimit set to 4
[12/27 19:57:46     32s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1813.00 megs.
[12/27 19:57:46     32s] 
[12/27 19:57:46     32s] Reading DB technology information...
[12/27 19:57:46     32s] Finished reading DB technology information.
[12/27 19:57:46     32s] Reading floorplan and netlist information...
[12/27 19:57:46     32s] Finished reading floorplan and netlist information.
[12/27 19:57:46     32s] Read in 8 layers, 4 routing layers, 1 overlap layer
[12/27 19:57:46     32s] Read in 1083 macros, 47 used
[12/27 19:57:46     32s] Read in 135 components
[12/27 19:57:46     32s]   39 core components: 39 unplaced, 0 placed, 0 fixed
[12/27 19:57:46     32s]   92 pad components: 0 unplaced, 64 placed, 28 fixed
[12/27 19:57:46     32s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[12/27 19:57:46     32s] Read in 23 logical pins
[12/27 19:57:46     32s] Read in 23 nets
[12/27 19:57:46     32s] Read in 4 special nets, 2 routed
[12/27 19:57:46     32s] Read in 190 terminals
[12/27 19:57:46     32s] 2 nets selected.
[12/27 19:57:46     32s] 
[12/27 19:57:46     32s] Begin power routing ...
[12/27 19:57:46     32s] CPU time for FollowPin 0 seconds
[12/27 19:57:46     32s] CPU time for FollowPin 0 seconds
[12/27 19:57:46     32s]   Number of Core ports routed: 206
[12/27 19:57:46     32s]   Number of Followpin connections: 103
[12/27 19:57:46     32s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1816.00 megs.
[12/27 19:57:46     32s] 
[12/27 19:57:46     32s] 
[12/27 19:57:46     32s] 
[12/27 19:57:46     32s]  Begin updating DB with routing results ...
[12/27 19:57:46     32s]  Updating DB with 0 via definition ...
[12/27 19:57:46     32s] sroute created 309 wires.
[12/27 19:57:46     32s] ViaGen created 618 vias, deleted 0 via to avoid violation.
[12/27 19:57:46     32s] +--------+----------------+----------------+
[12/27 19:57:46     32s] |  Layer |     Created    |     Deleted    |
[12/27 19:57:46     32s] +--------+----------------+----------------+
[12/27 19:57:46     32s] |   M1   |       309      |       NA       |
[12/27 19:57:46     32s] |   V2   |       206      |        0       |
[12/27 19:57:46     32s] |   V3   |       206      |        0       |
[12/27 19:57:46     32s] |  TOP_V |       206      |        0       |
[12/27 19:57:46     32s] +--------+----------------+----------------+
[12/27 19:57:47     33s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/27 19:57:47     33s] <CMD> sroute -connect { corePin } -layerChangeRange { M1(1) TOP_M(4) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { M1(1) TOP_M(4) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { M1(1) TOP_M(4) }
[12/27 19:57:47     33s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/27 19:57:47     33s] *** Begin SPECIAL ROUTE on Wed Dec 27 19:57:47 2023 ***
[12/27 19:57:47     33s] SPECIAL ROUTE ran on directory: /home/vlsi1/23EC4224/project/UART_protocol/physical_design
[12/27 19:57:47     33s] SPECIAL ROUTE ran on machine: cadence1 (Linux 3.10.0-1160.el7.x86_64 Xeon 4.78Ghz)
[12/27 19:57:47     33s] 
[12/27 19:57:47     33s] Begin option processing ...
[12/27 19:57:47     33s] srouteConnectPowerBump set to false
[12/27 19:57:47     33s] routeSelectNet set to "VDD VSS"
[12/27 19:57:47     33s] routeSpecial set to true
[12/27 19:57:47     33s] srouteBottomLayerLimit set to 1
[12/27 19:57:47     33s] srouteBottomTargetLayerLimit set to 1
[12/27 19:57:47     33s] srouteConnectBlockPin set to false
[12/27 19:57:47     33s] srouteConnectConverterPin set to false
[12/27 19:57:47     33s] srouteConnectPadPin set to false
[12/27 19:57:47     33s] srouteConnectStripe set to false
[12/27 19:57:47     33s] srouteCrossoverViaBottomLayer set to 1
[12/27 19:57:47     33s] srouteCrossoverViaTopLayer set to 4
[12/27 19:57:47     33s] srouteFollowCorePinEnd set to 3
[12/27 19:57:47     33s] srouteFollowPadPin set to false
[12/27 19:57:47     33s] srouteJogControl set to "preferWithChanges differentLayer"
[12/27 19:57:47     33s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/27 19:57:47     33s] sroutePadPinAllPorts set to true
[12/27 19:57:47     33s] sroutePreserveExistingRoutes set to true
[12/27 19:57:47     33s] srouteRoutePowerBarPortOnBothDir set to true
[12/27 19:57:47     33s] srouteStopBlockPin set to "nearestTarget"
[12/27 19:57:47     33s] srouteTopLayerLimit set to 4
[12/27 19:57:47     33s] srouteTopTargetLayerLimit set to 4
[12/27 19:57:47     33s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1816.00 megs.
[12/27 19:57:47     33s] 
[12/27 19:57:47     33s] Reading DB technology information...
[12/27 19:57:47     33s] Finished reading DB technology information.
[12/27 19:57:47     33s] Reading floorplan and netlist information...
[12/27 19:57:47     33s] Finished reading floorplan and netlist information.
[12/27 19:57:48     33s] Read in 8 layers, 4 routing layers, 1 overlap layer
[12/27 19:57:48     33s] Read in 1083 macros, 47 used
[12/27 19:57:48     33s] Read in 135 components
[12/27 19:57:48     33s]   39 core components: 39 unplaced, 0 placed, 0 fixed
[12/27 19:57:48     33s]   92 pad components: 0 unplaced, 64 placed, 28 fixed
[12/27 19:57:48     33s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[12/27 19:57:48     33s] Read in 23 logical pins
[12/27 19:57:48     33s] Read in 23 nets
[12/27 19:57:48     33s] Read in 4 special nets, 2 routed
[12/27 19:57:48     33s] Read in 190 terminals
[12/27 19:57:48     33s] 2 nets selected.
[12/27 19:57:48     33s] 
[12/27 19:57:48     33s] Begin power routing ...
[12/27 19:57:48     33s] CPU time for FollowPin 0 seconds
[12/27 19:57:48     33s] CPU time for FollowPin 0 seconds
[12/27 19:57:48     33s]   Number of Core ports routed: 0
[12/27 19:57:48     33s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1816.00 megs.
[12/27 19:57:48     33s] 
[12/27 19:57:48     33s] 
[12/27 19:57:48     33s] 
[12/27 19:57:48     33s]  Begin updating DB with routing results ...
[12/27 19:57:48     33s]  Updating DB with 0 via definition ...
[12/27 19:57:48     33s] sroute created 0 wire.
[12/27 19:57:48     33s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/27 19:58:07     35s] <CMD> setPlaceMode -fp false
[12/27 19:58:08     35s] <CMD> report_message -start_cmd
[12/27 19:58:08     35s] <CMD> getPlaceMode -user -maxRouteLayer
[12/27 19:58:08     35s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/27 19:58:08     35s] <CMD> getPlaceMode -timingDriven -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -adaptive -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/27 19:58:08     35s] <CMD> getPlaceMode -ignoreScan -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -user -ignoreScan
[12/27 19:58:08     35s] <CMD> getPlaceMode -repairPlace -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -user -repairPlace
[12/27 19:58:08     35s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/27 19:58:08     35s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/27 19:58:08     35s] <CMD> um::push_snapshot_stack
[12/27 19:58:08     35s] <CMD> getDesignMode -quiet -flowEffort
[12/27 19:58:08     35s] <CMD> getDesignMode -highSpeedCore -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -quiet -adaptive
[12/27 19:58:08     35s] <CMD> set spgFlowInInitialPlace 1
[12/27 19:58:08     35s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -softGuide -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/27 19:58:08     35s] <CMD> getPlaceMode -sdpPlace -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -sdpPlace -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/27 19:58:08     35s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/27 19:58:08     35s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/27 19:58:08     35s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 151, percentage of missing scan cell = 0.00% (0 / 151)
[12/27 19:58:08     35s] <CMD> getPlaceMode -place_check_library -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -trimView -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/27 19:58:08     35s] <CMD> getPlaceMode -congEffort -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/27 19:58:08     35s] <CMD> getPlaceMode -ignoreScan -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -user -ignoreScan
[12/27 19:58:08     35s] <CMD> getPlaceMode -repairPlace -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -user -repairPlace
[12/27 19:58:08     35s] <CMD> getPlaceMode -congEffort -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -fp -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -timingDriven -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -user -timingDriven
[12/27 19:58:08     35s] <CMD> getPlaceMode -fastFp -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -clusterMode -quiet
[12/27 19:58:08     35s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/27 19:58:08     35s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/27 19:58:08     35s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -forceTiming -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -fp -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -fastfp -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -timingDriven -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -fp -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -fastfp -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -powerDriven -quiet
[12/27 19:58:08     35s] <CMD> getExtractRCMode -quiet -engine
[12/27 19:58:08     35s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/27 19:58:08     35s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/27 19:58:08     35s] <CMD> getAnalysisMode -quiet -cppr
[12/27 19:58:08     35s] <CMD> setExtractRCMode -engine preRoute
[12/27 19:58:08     35s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/27 19:58:08     35s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/27 19:58:08     35s] <CMD_INTERNAL> isAnalysisModeSetup
[12/27 19:58:08     35s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/27 19:58:08     35s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/27 19:58:08     35s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/27 19:58:08     35s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/27 19:58:08     35s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/27 19:58:08     35s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/27 19:58:08     35s] <CMD> setPlaceMode -reset -ignoreScan
[12/27 19:58:08     35s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/27 19:58:08     35s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/27 19:58:08     35s] *** Starting placeDesign default flow ***
[12/27 19:58:08     35s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/27 19:58:08     35s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[12/27 19:58:08     35s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/27 19:58:08     35s] **INFO: Enable pre-place timing setting for timing analysis
[12/27 19:58:08     35s] Set Using Default Delay Limit as 101.
[12/27 19:58:08     35s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/27 19:58:08     35s] <CMD> set delaycal_use_default_delay_limit 101
[12/27 19:58:08     35s] Set Default Net Delay as 0 ps.
[12/27 19:58:08     35s] <CMD> set delaycal_default_net_delay 0
[12/27 19:58:08     35s] Set Default Net Load as 0 pF. 
[12/27 19:58:08     35s] <CMD> set delaycal_default_net_load 0
[12/27 19:58:08     35s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/27 19:58:08     35s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/27 19:58:08     35s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/27 19:58:08     35s] <CMD> getAnalysisMode -checkType -quiet
[12/27 19:58:08     35s] <CMD> buildTimingGraph
[12/27 19:58:08     35s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/27 19:58:08     35s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/27 19:58:08     35s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/27 19:58:08     35s] **INFO: Analyzing IO path groups for slack adjustment
[12/27 19:58:08     35s] <CMD> get_global timing_enable_path_group_priority
[12/27 19:58:08     35s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/27 19:58:08     35s] <CMD> set_global timing_enable_path_group_priority false
[12/27 19:58:08     35s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/27 19:58:08     35s] **INFO: Disable pre-place timing setting for timing analysis
[12/27 19:58:08     35s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/27 19:58:08     35s] Set Using Default Delay Limit as 1000.
[12/27 19:58:08     35s] <CMD> set delaycal_use_default_delay_limit 1000
[12/27 19:58:08     35s] Set Default Net Delay as 1000 ps.
[12/27 19:58:08     35s] <CMD> set delaycal_default_net_delay 1000ps
[12/27 19:58:08     35s] Set Default Net Load as 0.5 pF. 
[12/27 19:58:08     35s] <CMD> set delaycal_default_net_load 0.5pf
[12/27 19:58:08     35s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/27 19:58:08     35s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/27 19:58:08     35s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/27 19:58:08     35s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/27 19:58:08     35s] Deleted 0 physical inst  (cell - / prefix -).
[12/27 19:58:08     35s] *** Starting "NanoPlace(TM) placement v#10 (mem=1031.2M)" ...
[12/27 19:58:08     35s] <CMD> setDelayCalMode -engine feDc
[12/27 19:58:08     35s] No user setting net weight.
[12/27 19:58:08     35s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/27 19:58:08     35s] #std cell=531 (0 fixed + 531 movable) #block=0 (0 floating + 0 preplaced)
[12/27 19:58:08     35s] #ioInst=96 #net=637 #term=1968 #term/net=3.09, #fixedIo=96, #floatIo=0, #fixedPin=23, #floatPin=0
[12/27 19:58:08     35s] stdCell: 531 single + 0 double + 0 multi
[12/27 19:58:08     35s] Total standard cell length = 3.1237 (mm), area = 0.0175 (mm^2)
[12/27 19:58:08     35s] Core basic site is CoreSite
[12/27 19:58:08     35s] Estimated cell power/ground rail width = 0.700 um
[12/27 19:58:08     35s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:58:08     35s] Mark StBox On SiteArr starts
[12/27 19:58:08     35s] Mark StBox On SiteArr ends
[12/27 19:58:08     35s] spiAuditVddOnBottomForRows for llg="default" starts
[12/27 19:58:08     35s] spiAuditVddOnBottomForRows ends
[12/27 19:58:08     35s] Apply auto density screen in pre-place stage.
[12/27 19:58:08     35s] Auto density screen increases utilization from 0.053 to 0.053
[12/27 19:58:08     35s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1031.2M
[12/27 19:58:08     35s] Average module density = 0.053.
[12/27 19:58:08     35s] Density for the design = 0.053.
[12/27 19:58:08     35s]        = stdcell_area 5578 sites (17493 um^2) / alloc_area 104754 sites (328509 um^2).
[12/27 19:58:08     35s] Pin Density = 0.01879.
[12/27 19:58:08     35s]             = total # of pins 1968 / total area 104754.
[12/27 19:58:08     35s] Initial padding reaches pin density 0.464 for top
[12/27 19:58:08     35s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 10262.000
[12/27 19:58:08     35s] Initial padding increases density from 0.053 to 0.062 for top
[12/27 19:58:08     35s] === lastAutoLevel = 8 
[12/27 19:58:08     35s] [adp] 0:1:0:1
[12/27 19:58:08     35s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/27 19:58:09     35s] Iteration  1: Total net bbox = 1.577e+04 (7.58e+03 8.19e+03)
[12/27 19:58:09     35s]               Est.  stn bbox = 1.876e+04 (8.89e+03 9.87e+03)
[12/27 19:58:09     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1039.3M
[12/27 19:58:09     35s] Iteration  2: Total net bbox = 1.577e+04 (7.58e+03 8.19e+03)
[12/27 19:58:09     35s]               Est.  stn bbox = 1.876e+04 (8.89e+03 9.87e+03)
[12/27 19:58:09     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1039.3M
[12/27 19:58:09     35s] exp_mt_sequential is set from setPlaceMode option to 1
[12/27 19:58:09     35s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/27 19:58:09     35s] place_exp_mt_interval set to default 32
[12/27 19:58:09     35s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/27 19:58:09     35s] Iteration  3: Total net bbox = 1.075e+04 (4.13e+03 6.62e+03)
[12/27 19:58:09     35s]               Est.  stn bbox = 1.445e+04 (5.90e+03 8.55e+03)
[12/27 19:58:09     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1055.3M
[12/27 19:58:09     35s] Iteration  4: Total net bbox = 1.043e+04 (4.04e+03 6.39e+03)
[12/27 19:58:09     35s]               Est.  stn bbox = 1.401e+04 (5.80e+03 8.20e+03)
[12/27 19:58:09     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1055.3M
[12/27 19:58:09     35s] Iteration  5: Total net bbox = 9.579e+03 (3.72e+03 5.86e+03)
[12/27 19:58:09     35s]               Est.  stn bbox = 1.281e+04 (5.43e+03 7.39e+03)
[12/27 19:58:09     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1055.3M
[12/27 19:58:09     35s] Iteration  6: Total net bbox = 8.953e+03 (3.44e+03 5.51e+03)
[12/27 19:58:09     35s]               Est.  stn bbox = 1.189e+04 (5.09e+03 6.80e+03)
[12/27 19:58:09     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1055.3M
[12/27 19:58:09     35s] Starting Early Global Route rough congestion estimation: mem = 1055.3M
[12/27 19:58:09     35s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[12/27 19:58:09     35s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[12/27 19:58:09     35s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[12/27 19:58:09     35s] (I)       Reading DB...
[12/27 19:58:09     35s] (I)       before initializing RouteDB syMemory usage = 1055.3 MB
[12/27 19:58:09     35s] (I)       congestionReportName   : 
[12/27 19:58:09     35s] (I)       layerRangeFor2DCongestion : 
[12/27 19:58:09     35s] (I)       buildTerm2TermWires    : 1
[12/27 19:58:09     35s] (I)       doTrackAssignment      : 1
[12/27 19:58:09     35s] (I)       dumpBookshelfFiles     : 0
[12/27 19:58:09     35s] (I)       numThreads             : 1
[12/27 19:58:09     35s] (I)       bufferingAwareRouting  : false
[12/27 19:58:09     35s] [NR-eGR] honorMsvRouteConstraint: false
[12/27 19:58:09     35s] (I)       honorPin               : false
[12/27 19:58:09     35s] (I)       honorPinGuide          : true
[12/27 19:58:09     35s] (I)       honorPartition         : false
[12/27 19:58:09     35s] (I)       allowPartitionCrossover: false
[12/27 19:58:09     35s] (I)       honorSingleEntry       : true
[12/27 19:58:09     35s] (I)       honorSingleEntryStrong : true
[12/27 19:58:09     35s] (I)       handleViaSpacingRule   : false
[12/27 19:58:09     35s] (I)       handleEolSpacingRule   : false
[12/27 19:58:09     35s] (I)       PDConstraint           : none
[12/27 19:58:09     35s] (I)       expBetterNDRHandling   : false
[12/27 19:58:09     35s] [NR-eGR] honorClockSpecNDR      : 0
[12/27 19:58:09     35s] (I)       routingEffortLevel     : 3
[12/27 19:58:09     35s] (I)       effortLevel            : standard
[12/27 19:58:09     35s] [NR-eGR] minRouteLayer          : 2
[12/27 19:58:09     35s] [NR-eGR] maxRouteLayer          : 127
[12/27 19:58:09     35s] (I)       relaxedTopLayerCeiling : 127
[12/27 19:58:09     35s] (I)       relaxedBottomLayerFloor: 2
[12/27 19:58:09     35s] (I)       numRowsPerGCell        : 7
[12/27 19:58:09     35s] (I)       speedUpLargeDesign     : 0
[12/27 19:58:09     35s] (I)       multiThreadingTA       : 1
[12/27 19:58:09     35s] (I)       blkAwareLayerSwitching : 1
[12/27 19:58:09     35s] (I)       optimizationMode       : false
[12/27 19:58:09     35s] (I)       routeSecondPG          : false
[12/27 19:58:09     35s] (I)       scenicRatioForLayerRelax: 0.00
[12/27 19:58:09     35s] (I)       detourLimitForLayerRelax: 0.00
[12/27 19:58:09     35s] (I)       punchThroughDistance   : 500.00
[12/27 19:58:09     35s] (I)       scenicBound            : 1.15
[12/27 19:58:09     35s] (I)       maxScenicToAvoidBlk    : 100.00
[12/27 19:58:09     35s] (I)       source-to-sink ratio   : 0.00
[12/27 19:58:09     35s] (I)       targetCongestionRatioH : 1.00
[12/27 19:58:09     35s] (I)       targetCongestionRatioV : 1.00
[12/27 19:58:09     35s] (I)       layerCongestionRatio   : 0.70
[12/27 19:58:09     35s] (I)       m1CongestionRatio      : 0.10
[12/27 19:58:09     35s] (I)       m2m3CongestionRatio    : 0.70
[12/27 19:58:09     35s] (I)       localRouteEffort       : 1.00
[12/27 19:58:09     35s] (I)       numSitesBlockedByOneVia: 8.00
[12/27 19:58:09     35s] (I)       supplyScaleFactorH     : 1.00
[12/27 19:58:09     35s] (I)       supplyScaleFactorV     : 1.00
[12/27 19:58:09     35s] (I)       highlight3DOverflowFactor: 0.00
[12/27 19:58:09     35s] (I)       doubleCutViaModelingRatio: 0.00
[12/27 19:58:09     35s] (I)       routeVias              : 
[12/27 19:58:09     35s] (I)       readTROption           : true
[12/27 19:58:09     35s] (I)       extraSpacingFactor     : 1.00
[12/27 19:58:09     35s] [NR-eGR] numTracksPerClockWire  : 0
[12/27 19:58:09     35s] (I)       routeSelectedNetsOnly  : false
[12/27 19:58:09     35s] (I)       clkNetUseMaxDemand     : false
[12/27 19:58:09     35s] (I)       extraDemandForClocks   : 0
[12/27 19:58:09     35s] (I)       steinerRemoveLayers    : false
[12/27 19:58:09     35s] (I)       demoteLayerScenicScale : 1.00
[12/27 19:58:09     35s] (I)       nonpreferLayerCostScale : 100.00
[12/27 19:58:09     35s] (I)       similarTopologyRoutingFast : false
[12/27 19:58:09     35s] (I)       spanningTreeRefinement : false
[12/27 19:58:09     35s] (I)       spanningTreeRefinementAlpha : 0.50
[12/27 19:58:09     35s] (I)       starting read tracks
[12/27 19:58:09     35s] (I)       build grid graph
[12/27 19:58:09     35s] (I)       build grid graph start
[12/27 19:58:09     35s] [NR-eGR] Layer1 has no routable track
[12/27 19:58:09     35s] [NR-eGR] Layer2 has single uniform track structure
[12/27 19:58:09     35s] [NR-eGR] Layer3 has single uniform track structure
[12/27 19:58:09     35s] [NR-eGR] Layer4 has single uniform track structure
[12/27 19:58:09     35s] (I)       build grid graph end
[12/27 19:58:09     35s] (I)       numViaLayers=4
[12/27 19:58:09     35s] (I)       Reading via V2 for layer: 0 
[12/27 19:58:09     35s] (I)       Reading via V3_cross for layer: 1 
[12/27 19:58:09     35s] (I)       Reading via VL for layer: 2 
[12/27 19:58:09     35s] (I)       end build via table
[12/27 19:58:09     35s] [NR-eGR] numRoutingBlks=0 numInstBlks=720 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/27 19:58:09     35s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/27 19:58:09     35s] (I)       readDataFromPlaceDB
[12/27 19:58:09     35s] (I)       Read net information..
[12/27 19:58:09     35s] [NR-eGR] Read numTotalNets=637  numIgnoredNets=0
[12/27 19:58:09     35s] (I)       Read testcase time = 0.000 seconds
[12/27 19:58:09     35s] 
[12/27 19:58:09     35s] (I)       read default dcut vias
[12/27 19:58:09     35s] (I)       Reading via V2 for layer: 0 
[12/27 19:58:09     35s] (I)       Reading via V3 for layer: 1 
[12/27 19:58:09     35s] (I)       Reading via VL for layer: 2 
[12/27 19:58:09     35s] (I)       build grid graph start
[12/27 19:58:09     35s] (I)       build grid graph end
[12/27 19:58:09     35s] (I)       Model blockage into capacity
[12/27 19:58:09     35s] (I)       Read numBlocks=3550  numPreroutedWires=0  numCapScreens=0
[12/27 19:58:09     35s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/27 19:58:09     35s] (I)       blocked area on Layer2 : 1403010931750  (112.75%)
[12/27 19:58:09     35s] (I)       blocked area on Layer3 : 1595942328750  (128.25%)
[12/27 19:58:09     35s] (I)       blocked area on Layer4 : 1632100991700  (131.16%)
[12/27 19:58:09     35s] (I)       Modeling time = 0.000 seconds
[12/27 19:58:09     35s] 
[12/27 19:58:09     35s] (I)       Number of ignored nets = 0
[12/27 19:58:09     35s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/27 19:58:09     35s] (I)       Number of clock nets = 0.  Ignored: No
[12/27 19:58:09     35s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 19:58:09     35s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 19:58:09     35s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 19:58:09     35s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 19:58:09     35s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 19:58:09     35s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 19:58:09     35s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 19:58:09     35s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1055.3 MB
[12/27 19:58:09     35s] (I)       Ndr track 0 does not exist
[12/27 19:58:09     35s] (I)       Layer1  viaCost=300.00
[12/27 19:58:09     35s] (I)       Layer2  viaCost=100.00
[12/27 19:58:09     35s] (I)       Layer3  viaCost=200.00
[12/27 19:58:09     35s] (I)       ---------------------Grid Graph Info--------------------
[12/27 19:58:09     35s] (I)       routing area        :  (0, 0) - (1115520, 1115520)
[12/27 19:58:09     35s] (I)       core area           :  (270160, 270160) - (845360, 845360)
[12/27 19:58:09     35s] (I)       Site Width          :   560  (dbu)
[12/27 19:58:09     35s] (I)       Row Height          :  5600  (dbu)
[12/27 19:58:09     35s] (I)       GCell Width         : 39200  (dbu)
[12/27 19:58:09     35s] (I)       GCell Height        : 39200  (dbu)
[12/27 19:58:09     35s] (I)       grid                :    29    29     4
[12/27 19:58:09     35s] (I)       vertical capacity   :     0 39200     0 39200
[12/27 19:58:09     35s] (I)       horizontal capacity :     0     0 39200     0
[12/27 19:58:09     35s] (I)       Default wire width  :   230   280   280   440
[12/27 19:58:09     35s] (I)       Default wire space  :   230   280   280   460
[12/27 19:58:09     35s] (I)       Default pitch size  :   460   560   560  1120
[12/27 19:58:09     35s] (I)       First Track Coord   :     0   520   800  1640
[12/27 19:58:09     35s] (I)       Num tracks per GCell: 85.22 70.00 70.00 35.00
[12/27 19:58:09     35s] (I)       Total num of tracks :     0  1991  1991   995
[12/27 19:58:09     35s] (I)       Num of masks        :     1     1     1     1
[12/27 19:58:09     35s] (I)       Num of trim masks   :     0     0     0     0
[12/27 19:58:09     35s] (I)       --------------------------------------------------------
[12/27 19:58:09     35s] 
[12/27 19:58:09     35s] [NR-eGR] ============ Routing rule table ============
[12/27 19:58:09     35s] [NR-eGR] Rule id 0. Nets 637 
[12/27 19:58:09     35s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/27 19:58:09     35s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/27 19:58:09     35s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/27 19:58:09     35s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/27 19:58:09     35s] [NR-eGR] ========================================
[12/27 19:58:09     35s] [NR-eGR] 
[12/27 19:58:09     35s] (I)       After initializing earlyGlobalRoute syMemory usage = 1055.3 MB
[12/27 19:58:09     35s] (I)       Loading and dumping file time : 0.00 seconds
[12/27 19:58:09     35s] (I)       ============= Initialization =============
[12/27 19:58:09     35s] (I)       numLocalWires=2409  numGlobalNetBranches=406  numLocalNetBranches=814
[12/27 19:58:09     35s] (I)       totalPins=1968  totalGlobalPin=198 (10.06%)
[12/27 19:58:09     35s] (I)       total 2D Cap : 40471 = (16179 H, 24292 V)
[12/27 19:58:09     35s] (I)       ============  Phase 1a Route ============
[12/27 19:58:09     35s] (I)       Phase 1a runs 0.00 seconds
[12/27 19:58:09     35s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/27 19:58:09     35s] (I)       Usage: 259 = (123 H, 136 V) = (0.76% H, 0.56% V) = (4.822e+03um H, 5.331e+03um V)
[12/27 19:58:09     35s] (I)       
[12/27 19:58:09     35s] (I)       ============  Phase 1b Route ============
[12/27 19:58:09     35s] (I)       Phase 1b runs 0.00 seconds
[12/27 19:58:09     35s] (I)       Usage: 259 = (123 H, 136 V) = (0.76% H, 0.56% V) = (4.822e+03um H, 5.331e+03um V)
[12/27 19:58:09     35s] (I)       
[12/27 19:58:09     35s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/27 19:58:09     35s] 
[12/27 19:58:09     35s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 19:58:09     35s] Finished Early Global Route rough congestion estimation: mem = 1055.3M
[12/27 19:58:09     35s] earlyGlobalRoute rough estimation gcell size 7 row height
[12/27 19:58:09     35s] Congestion driven padding in post-place stage.
[12/27 19:58:09     35s] Congestion driven padding increases utilization from 0.062 to 0.061
[12/27 19:58:09     35s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1055.3M
[12/27 19:58:10     35s] Global placement CDP skipped at cutLevel 7.
[12/27 19:58:10     35s] Iteration  7: Total net bbox = 1.119e+04 (5.18e+03 6.01e+03)
[12/27 19:58:10     35s]               Est.  stn bbox = 1.416e+04 (6.87e+03 7.30e+03)
[12/27 19:58:10     35s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1055.3M
[12/27 19:58:10     35s] Iteration  8: Total net bbox = 1.119e+04 (5.18e+03 6.01e+03)
[12/27 19:58:10     35s]               Est.  stn bbox = 1.416e+04 (6.87e+03 7.30e+03)
[12/27 19:58:10     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1055.3M
[12/27 19:58:10     35s] Starting Early Global Route rough congestion estimation: mem = 1055.3M
[12/27 19:58:10     35s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[12/27 19:58:10     35s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[12/27 19:58:10     35s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[12/27 19:58:10     35s] (I)       Reading DB...
[12/27 19:58:10     35s] (I)       before initializing RouteDB syMemory usage = 1055.3 MB
[12/27 19:58:10     35s] (I)       congestionReportName   : 
[12/27 19:58:10     35s] (I)       layerRangeFor2DCongestion : 
[12/27 19:58:10     35s] (I)       buildTerm2TermWires    : 1
[12/27 19:58:10     35s] (I)       doTrackAssignment      : 1
[12/27 19:58:10     35s] (I)       dumpBookshelfFiles     : 0
[12/27 19:58:10     35s] (I)       numThreads             : 1
[12/27 19:58:10     35s] (I)       bufferingAwareRouting  : false
[12/27 19:58:10     35s] [NR-eGR] honorMsvRouteConstraint: false
[12/27 19:58:10     35s] (I)       honorPin               : false
[12/27 19:58:10     35s] (I)       honorPinGuide          : true
[12/27 19:58:10     35s] (I)       honorPartition         : false
[12/27 19:58:10     35s] (I)       allowPartitionCrossover: false
[12/27 19:58:10     35s] (I)       honorSingleEntry       : true
[12/27 19:58:10     35s] (I)       honorSingleEntryStrong : true
[12/27 19:58:10     35s] (I)       handleViaSpacingRule   : false
[12/27 19:58:10     35s] (I)       handleEolSpacingRule   : false
[12/27 19:58:10     35s] (I)       PDConstraint           : none
[12/27 19:58:10     35s] (I)       expBetterNDRHandling   : false
[12/27 19:58:10     35s] [NR-eGR] honorClockSpecNDR      : 0
[12/27 19:58:10     35s] (I)       routingEffortLevel     : 3
[12/27 19:58:10     35s] (I)       effortLevel            : standard
[12/27 19:58:10     35s] [NR-eGR] minRouteLayer          : 2
[12/27 19:58:10     35s] [NR-eGR] maxRouteLayer          : 127
[12/27 19:58:10     35s] (I)       relaxedTopLayerCeiling : 127
[12/27 19:58:10     35s] (I)       relaxedBottomLayerFloor: 2
[12/27 19:58:10     35s] (I)       numRowsPerGCell        : 4
[12/27 19:58:10     35s] (I)       speedUpLargeDesign     : 0
[12/27 19:58:10     35s] (I)       multiThreadingTA       : 1
[12/27 19:58:10     35s] (I)       blkAwareLayerSwitching : 1
[12/27 19:58:10     35s] (I)       optimizationMode       : false
[12/27 19:58:10     35s] (I)       routeSecondPG          : false
[12/27 19:58:10     35s] (I)       scenicRatioForLayerRelax: 0.00
[12/27 19:58:10     35s] (I)       detourLimitForLayerRelax: 0.00
[12/27 19:58:10     35s] (I)       punchThroughDistance   : 500.00
[12/27 19:58:10     35s] (I)       scenicBound            : 1.15
[12/27 19:58:10     35s] (I)       maxScenicToAvoidBlk    : 100.00
[12/27 19:58:10     35s] (I)       source-to-sink ratio   : 0.00
[12/27 19:58:10     35s] (I)       targetCongestionRatioH : 1.00
[12/27 19:58:10     35s] (I)       targetCongestionRatioV : 1.00
[12/27 19:58:10     35s] (I)       layerCongestionRatio   : 0.70
[12/27 19:58:10     35s] (I)       m1CongestionRatio      : 0.10
[12/27 19:58:10     35s] (I)       m2m3CongestionRatio    : 0.70
[12/27 19:58:10     35s] (I)       localRouteEffort       : 1.00
[12/27 19:58:10     35s] (I)       numSitesBlockedByOneVia: 8.00
[12/27 19:58:10     35s] (I)       supplyScaleFactorH     : 1.00
[12/27 19:58:10     35s] (I)       supplyScaleFactorV     : 1.00
[12/27 19:58:10     35s] (I)       highlight3DOverflowFactor: 0.00
[12/27 19:58:10     35s] (I)       doubleCutViaModelingRatio: 0.00
[12/27 19:58:10     35s] (I)       routeVias              : 
[12/27 19:58:10     35s] (I)       readTROption           : true
[12/27 19:58:10     35s] (I)       extraSpacingFactor     : 1.00
[12/27 19:58:10     35s] [NR-eGR] numTracksPerClockWire  : 0
[12/27 19:58:10     35s] (I)       routeSelectedNetsOnly  : false
[12/27 19:58:10     35s] (I)       clkNetUseMaxDemand     : false
[12/27 19:58:10     35s] (I)       extraDemandForClocks   : 0
[12/27 19:58:10     35s] (I)       steinerRemoveLayers    : false
[12/27 19:58:10     35s] (I)       demoteLayerScenicScale : 1.00
[12/27 19:58:10     35s] (I)       nonpreferLayerCostScale : 100.00
[12/27 19:58:10     35s] (I)       similarTopologyRoutingFast : false
[12/27 19:58:10     35s] (I)       spanningTreeRefinement : false
[12/27 19:58:10     35s] (I)       spanningTreeRefinementAlpha : 0.50
[12/27 19:58:10     35s] (I)       starting read tracks
[12/27 19:58:10     35s] (I)       build grid graph
[12/27 19:58:10     35s] (I)       build grid graph start
[12/27 19:58:10     35s] [NR-eGR] Layer1 has no routable track
[12/27 19:58:10     35s] [NR-eGR] Layer2 has single uniform track structure
[12/27 19:58:10     35s] [NR-eGR] Layer3 has single uniform track structure
[12/27 19:58:10     35s] [NR-eGR] Layer4 has single uniform track structure
[12/27 19:58:10     35s] (I)       build grid graph end
[12/27 19:58:10     35s] (I)       numViaLayers=4
[12/27 19:58:10     35s] (I)       Reading via V2 for layer: 0 
[12/27 19:58:10     35s] (I)       Reading via V3_cross for layer: 1 
[12/27 19:58:10     35s] (I)       Reading via VL for layer: 2 
[12/27 19:58:10     35s] (I)       end build via table
[12/27 19:58:10     35s] [NR-eGR] numRoutingBlks=0 numInstBlks=720 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/27 19:58:10     35s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/27 19:58:10     35s] (I)       readDataFromPlaceDB
[12/27 19:58:10     35s] (I)       Read net information..
[12/27 19:58:10     35s] [NR-eGR] Read numTotalNets=637  numIgnoredNets=0
[12/27 19:58:10     35s] (I)       Read testcase time = 0.000 seconds
[12/27 19:58:10     35s] 
[12/27 19:58:10     35s] (I)       read default dcut vias
[12/27 19:58:10     35s] (I)       Reading via V2 for layer: 0 
[12/27 19:58:10     35s] (I)       Reading via V3 for layer: 1 
[12/27 19:58:10     35s] (I)       Reading via VL for layer: 2 
[12/27 19:58:10     35s] (I)       build grid graph start
[12/27 19:58:10     35s] (I)       build grid graph end
[12/27 19:58:10     35s] (I)       Model blockage into capacity
[12/27 19:58:10     35s] (I)       Read numBlocks=3550  numPreroutedWires=0  numCapScreens=0
[12/27 19:58:10     35s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/27 19:58:10     35s] (I)       blocked area on Layer2 : 1403010931750  (112.75%)
[12/27 19:58:10     35s] (I)       blocked area on Layer3 : 1595942328750  (128.25%)
[12/27 19:58:10     35s] (I)       blocked area on Layer4 : 1632100991700  (131.16%)
[12/27 19:58:10     35s] (I)       Modeling time = 0.000 seconds
[12/27 19:58:10     35s] 
[12/27 19:58:10     35s] (I)       Number of ignored nets = 0
[12/27 19:58:10     35s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/27 19:58:10     35s] (I)       Number of clock nets = 0.  Ignored: No
[12/27 19:58:10     35s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 19:58:10     35s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 19:58:10     35s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 19:58:10     35s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 19:58:10     35s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 19:58:10     35s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 19:58:10     35s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 19:58:10     35s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1055.3 MB
[12/27 19:58:10     35s] (I)       Ndr track 0 does not exist
[12/27 19:58:10     35s] (I)       Layer1  viaCost=300.00
[12/27 19:58:10     35s] (I)       Layer2  viaCost=100.00
[12/27 19:58:10     35s] (I)       Layer3  viaCost=200.00
[12/27 19:58:10     35s] (I)       ---------------------Grid Graph Info--------------------
[12/27 19:58:10     35s] (I)       routing area        :  (0, 0) - (1115520, 1115520)
[12/27 19:58:10     35s] (I)       core area           :  (270160, 270160) - (845360, 845360)
[12/27 19:58:10     35s] (I)       Site Width          :   560  (dbu)
[12/27 19:58:10     35s] (I)       Row Height          :  5600  (dbu)
[12/27 19:58:10     35s] (I)       GCell Width         : 22400  (dbu)
[12/27 19:58:10     35s] (I)       GCell Height        : 22400  (dbu)
[12/27 19:58:10     35s] (I)       grid                :    50    50     4
[12/27 19:58:10     35s] (I)       vertical capacity   :     0 22400     0 22400
[12/27 19:58:10     35s] (I)       horizontal capacity :     0     0 22400     0
[12/27 19:58:10     35s] (I)       Default wire width  :   230   280   280   440
[12/27 19:58:10     35s] (I)       Default wire space  :   230   280   280   460
[12/27 19:58:10     35s] (I)       Default pitch size  :   460   560   560  1120
[12/27 19:58:10     35s] (I)       First Track Coord   :     0   520   800  1640
[12/27 19:58:10     35s] (I)       Num tracks per GCell: 48.70 40.00 40.00 20.00
[12/27 19:58:10     35s] (I)       Total num of tracks :     0  1991  1991   995
[12/27 19:58:10     35s] (I)       Num of masks        :     1     1     1     1
[12/27 19:58:10     35s] (I)       Num of trim masks   :     0     0     0     0
[12/27 19:58:10     35s] (I)       --------------------------------------------------------
[12/27 19:58:10     35s] 
[12/27 19:58:10     35s] [NR-eGR] ============ Routing rule table ============
[12/27 19:58:10     35s] [NR-eGR] Rule id 0. Nets 637 
[12/27 19:58:10     35s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/27 19:58:10     35s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/27 19:58:10     35s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/27 19:58:10     35s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/27 19:58:10     35s] [NR-eGR] ========================================
[12/27 19:58:10     35s] [NR-eGR] 
[12/27 19:58:10     35s] (I)       After initializing earlyGlobalRoute syMemory usage = 1055.3 MB
[12/27 19:58:10     35s] (I)       Loading and dumping file time : 0.00 seconds
[12/27 19:58:10     35s] (I)       ============= Initialization =============
[12/27 19:58:10     35s] (I)       numLocalWires=1848  numGlobalNetBranches=432  numLocalNetBranches=503
[12/27 19:58:10     35s] (I)       totalPins=1968  totalGlobalPin=668 (33.94%)
[12/27 19:58:10     35s] (I)       total 2D Cap : 69004 = (27754 H, 41250 V)
[12/27 19:58:10     35s] (I)       ============  Phase 1a Route ============
[12/27 19:58:10     35s] (I)       Phase 1a runs 0.00 seconds
[12/27 19:58:10     35s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/27 19:58:10     35s] (I)       Usage: 674 = (296 H, 378 V) = (1.07% H, 0.92% V) = (6.630e+03um H, 8.467e+03um V)
[12/27 19:58:10     35s] (I)       
[12/27 19:58:10     35s] (I)       ============  Phase 1b Route ============
[12/27 19:58:10     35s] (I)       Usage: 674 = (296 H, 378 V) = (1.07% H, 0.92% V) = (6.630e+03um H, 8.467e+03um V)
[12/27 19:58:10     35s] (I)       
[12/27 19:58:10     35s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/27 19:58:10     35s] 
[12/27 19:58:10     35s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 19:58:10     35s] Finished Early Global Route rough congestion estimation: mem = 1055.3M
[12/27 19:58:10     35s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/27 19:58:10     35s] Congestion driven padding in post-place stage.
[12/27 19:58:10     35s] Congestion driven padding increases utilization from 0.061 to 0.060
[12/27 19:58:10     35s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1055.3M
[12/27 19:58:10     35s] Global placement CDP skipped at cutLevel 9.
[12/27 19:58:10     35s] Iteration  9: Total net bbox = 1.387e+04 (6.08e+03 7.78e+03)
[12/27 19:58:10     35s]               Est.  stn bbox = 1.714e+04 (7.91e+03 9.23e+03)
[12/27 19:58:10     35s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1055.3M
[12/27 19:58:10     35s] Iteration 10: Total net bbox = 1.387e+04 (6.08e+03 7.78e+03)
[12/27 19:58:10     35s]               Est.  stn bbox = 1.714e+04 (7.91e+03 9.23e+03)
[12/27 19:58:10     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1055.3M
[12/27 19:58:10     36s] Iteration 11: Total net bbox = 1.799e+04 (8.22e+03 9.77e+03)
[12/27 19:58:10     36s]               Est.  stn bbox = 2.149e+04 (1.02e+04 1.13e+04)
[12/27 19:58:10     36s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1055.3M
[12/27 19:58:10     36s] Iteration 12: Total net bbox = 1.799e+04 (8.22e+03 9.77e+03)
[12/27 19:58:10     36s]               Est.  stn bbox = 2.149e+04 (1.02e+04 1.13e+04)
[12/27 19:58:10     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1055.3M
[12/27 19:58:10     36s] *** cost = 1.799e+04 (8.22e+03 9.77e+03) (cpu for global=0:00:00.4) real=0:00:02.0***
[12/27 19:58:10     36s] Solver runtime cpu: 0:00:00.3 real: 0:00:00.3
[12/27 19:58:10     36s] Core Placement runtime cpu: 0:00:00.4 real: 0:00:02.0
[12/27 19:58:10     36s] <CMD> scanReorder
[12/27 19:58:10     36s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/27 19:58:10     36s] Type 'man IMPSP-9025' for more detail.
[12/27 19:58:10     36s] #spOpts: mergeVia=F 
[12/27 19:58:10     36s] Core basic site is CoreSite
[12/27 19:58:10     36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:58:10     36s] Mark StBox On SiteArr starts
[12/27 19:58:10     36s] Mark StBox On SiteArr ends
[12/27 19:58:10     36s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1055.3MB).
[12/27 19:58:10     36s] *** Starting refinePlace (0:00:36.2 mem=1055.3M) ***
[12/27 19:58:10     36s] Total net bbox length = 1.801e+04 (8.242e+03 9.770e+03) (ext = 5.318e+03)
[12/27 19:58:10     36s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:58:10     36s] Starting refinePlace ...
[12/27 19:58:10     36s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/27 19:58:10     36s] Density distribution unevenness ratio = 74.252%
[12/27 19:58:10     36s]   Spread Effort: high, standalone mode, useDDP on.
[12/27 19:58:10     36s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1055.3MB) @(0:00:36.2 - 0:00:36.2).
[12/27 19:58:10     36s] Move report: preRPlace moves 531 insts, mean move: 1.52 um, max move: 3.92 um
[12/27 19:58:10     36s] 	Max move on inst (utx/inc_add_95_29_g417__7344): (404.59, 636.99) --> (403.44, 639.76)
[12/27 19:58:10     36s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: ah01d1
[12/27 19:58:10     36s] wireLenOptFixPriorityInst 0 inst fixed
[12/27 19:58:10     36s] Placement tweakage begins.
[12/27 19:58:10     36s] wire length = 2.177e+04
[12/27 19:58:10     36s] wire length = 2.042e+04
[12/27 19:58:10     36s] Placement tweakage ends.
[12/27 19:58:10     36s] Move report: tweak moves 35 insts, mean move: 5.79 um, max move: 14.56 um
[12/27 19:58:10     36s] 	Max move on inst (rtx/g3233__2900): (768.00, 566.96) --> (753.44, 566.96)
[12/27 19:58:10     36s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 19:58:10     36s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1055.3MB) @(0:00:36.2 - 0:00:36.2).
[12/27 19:58:10     36s] Move report: Detail placement moves 531 insts, mean move: 1.88 um, max move: 16.85 um
[12/27 19:58:10     36s] 	Max move on inst (rtx/g3233__2900): (767.81, 569.43) --> (753.44, 566.96)
[12/27 19:58:10     36s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1055.3MB
[12/27 19:58:10     36s] Statistics of distance of Instance movement in refine placement:
[12/27 19:58:10     36s]   maximum (X+Y) =        16.85 um
[12/27 19:58:10     36s]   inst (rtx/g3233__2900) with max move: (767.812, 569.434) -> (753.44, 566.96)
[12/27 19:58:10     36s]   mean    (X+Y) =         1.88 um
[12/27 19:58:10     36s] Total instances flipped for WireLenOpt: 31
[12/27 19:58:10     36s] Summary Report:
[12/27 19:58:10     36s] Instances move: 531 (out of 531 movable)
[12/27 19:58:10     36s] Instances flipped: 0
[12/27 19:58:10     36s] Mean displacement: 1.88 um
[12/27 19:58:10     36s] Max displacement: 16.85 um (Instance: rtx/g3233__2900) (767.812, 569.434) -> (753.44, 566.96)
[12/27 19:58:10     36s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: an02d1
[12/27 19:58:10     36s] Total instances moved : 531
[12/27 19:58:10     36s] Total net bbox length = 1.696e+04 (7.052e+03 9.905e+03) (ext = 5.294e+03)
[12/27 19:58:10     36s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1055.3MB
[12/27 19:58:10     36s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1055.3MB) @(0:00:36.2 - 0:00:36.2).
[12/27 19:58:10     36s] *** Finished refinePlace (0:00:36.2 mem=1055.3M) ***
[12/27 19:58:10     36s] *** End of Placement (cpu=0:00:00.6, real=0:00:02.0, mem=1055.3M) ***
[12/27 19:58:10     36s] #spOpts: mergeVia=F 
[12/27 19:58:10     36s] Core basic site is CoreSite
[12/27 19:58:10     36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 19:58:10     36s] Mark StBox On SiteArr starts
[12/27 19:58:10     36s] Mark StBox On SiteArr ends
[12/27 19:58:10     36s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/27 19:58:10     36s] Density distribution unevenness ratio = 74.234%
[12/27 19:58:10     36s] <CMD> setDelayCalMode -engine aae
[12/27 19:58:10     36s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/27 19:58:10     36s] <CMD> get_ccopt_clock_trees *
[12/27 19:58:10     36s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/27 19:58:10     36s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/27 19:58:10     36s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/27 19:58:10     36s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/27 19:58:10     36s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/27 19:58:10     36s] <CMD> setPlaceMode -reset -improveWithPsp
[12/27 19:58:10     36s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/27 19:58:10     36s] <CMD> getPlaceMode -congRepair -quiet
[12/27 19:58:10     36s] <CMD> getPlaceMode -fp -quiet
[12/27 19:58:10     36s] <CMD> getPlaceMode -congEffort -quiet
[12/27 19:58:10     36s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/27 19:58:10     36s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/27 19:58:10     36s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/27 19:58:10     36s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/27 19:58:10     36s] <CMD> getPlaceMode -quiet -congEffort
[12/27 19:58:10     36s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/27 19:58:10     36s] <CMD> getDesignMode -quiet -congEffort
[12/27 19:58:10     36s] <CMD> getPlaceMode -quickCTS -quiet
[12/27 19:58:10     36s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/27 19:58:10     36s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[12/27 19:58:10     36s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[12/27 19:58:10     36s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[12/27 19:58:10     36s] <CMD> um::enable_metric
[12/27 19:58:10     36s] <CMD> congRepair
[12/27 19:58:10     36s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/27 19:58:10     36s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/27 19:58:10     36s] Starting congestion repair ...
[12/27 19:58:10     36s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/27 19:58:10     36s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/27 19:58:10     36s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/27 19:58:10     36s] Starting Early Global Route congestion estimation: mem = 1055.3M
[12/27 19:58:10     36s] (I)       Reading DB...
[12/27 19:58:10     36s] (I)       before initializing RouteDB syMemory usage = 1055.3 MB
[12/27 19:58:10     36s] (I)       congestionReportName   : 
[12/27 19:58:10     36s] (I)       layerRangeFor2DCongestion : 
[12/27 19:58:10     36s] (I)       buildTerm2TermWires    : 1
[12/27 19:58:10     36s] (I)       doTrackAssignment      : 1
[12/27 19:58:10     36s] (I)       dumpBookshelfFiles     : 0
[12/27 19:58:10     36s] (I)       numThreads             : 1
[12/27 19:58:10     36s] (I)       bufferingAwareRouting  : false
[12/27 19:58:10     36s] [NR-eGR] honorMsvRouteConstraint: false
[12/27 19:58:10     36s] (I)       honorPin               : false
[12/27 19:58:10     36s] (I)       honorPinGuide          : true
[12/27 19:58:10     36s] (I)       honorPartition         : false
[12/27 19:58:10     36s] (I)       allowPartitionCrossover: false
[12/27 19:58:10     36s] (I)       honorSingleEntry       : true
[12/27 19:58:10     36s] (I)       honorSingleEntryStrong : true
[12/27 19:58:10     36s] (I)       handleViaSpacingRule   : false
[12/27 19:58:10     36s] (I)       handleEolSpacingRule   : false
[12/27 19:58:10     36s] (I)       PDConstraint           : none
[12/27 19:58:10     36s] (I)       expBetterNDRHandling   : false
[12/27 19:58:10     36s] [NR-eGR] honorClockSpecNDR      : 0
[12/27 19:58:10     36s] (I)       routingEffortLevel     : 3
[12/27 19:58:10     36s] (I)       effortLevel            : standard
[12/27 19:58:10     36s] [NR-eGR] minRouteLayer          : 2
[12/27 19:58:10     36s] [NR-eGR] maxRouteLayer          : 127
[12/27 19:58:10     36s] (I)       relaxedTopLayerCeiling : 127
[12/27 19:58:10     36s] (I)       relaxedBottomLayerFloor: 2
[12/27 19:58:10     36s] (I)       numRowsPerGCell        : 1
[12/27 19:58:10     36s] (I)       speedUpLargeDesign     : 0
[12/27 19:58:10     36s] (I)       multiThreadingTA       : 1
[12/27 19:58:10     36s] (I)       blkAwareLayerSwitching : 1
[12/27 19:58:10     36s] (I)       optimizationMode       : false
[12/27 19:58:10     36s] (I)       routeSecondPG          : false
[12/27 19:58:10     36s] (I)       scenicRatioForLayerRelax: 0.00
[12/27 19:58:10     36s] (I)       detourLimitForLayerRelax: 0.00
[12/27 19:58:10     36s] (I)       punchThroughDistance   : 500.00
[12/27 19:58:10     36s] (I)       scenicBound            : 1.15
[12/27 19:58:10     36s] (I)       maxScenicToAvoidBlk    : 100.00
[12/27 19:58:10     36s] (I)       source-to-sink ratio   : 0.00
[12/27 19:58:10     36s] (I)       targetCongestionRatioH : 1.00
[12/27 19:58:10     36s] (I)       targetCongestionRatioV : 1.00
[12/27 19:58:10     36s] (I)       layerCongestionRatio   : 0.70
[12/27 19:58:10     36s] (I)       m1CongestionRatio      : 0.10
[12/27 19:58:10     36s] (I)       m2m3CongestionRatio    : 0.70
[12/27 19:58:10     36s] (I)       localRouteEffort       : 1.00
[12/27 19:58:10     36s] (I)       numSitesBlockedByOneVia: 8.00
[12/27 19:58:10     36s] (I)       supplyScaleFactorH     : 1.00
[12/27 19:58:10     36s] (I)       supplyScaleFactorV     : 1.00
[12/27 19:58:10     36s] (I)       highlight3DOverflowFactor: 0.00
[12/27 19:58:10     36s] (I)       doubleCutViaModelingRatio: 0.00
[12/27 19:58:10     36s] (I)       routeVias              : 
[12/27 19:58:10     36s] (I)       readTROption           : true
[12/27 19:58:10     36s] (I)       extraSpacingFactor     : 1.00
[12/27 19:58:10     36s] [NR-eGR] numTracksPerClockWire  : 0
[12/27 19:58:10     36s] (I)       routeSelectedNetsOnly  : false
[12/27 19:58:10     36s] (I)       clkNetUseMaxDemand     : false
[12/27 19:58:10     36s] (I)       extraDemandForClocks   : 0
[12/27 19:58:10     36s] (I)       steinerRemoveLayers    : false
[12/27 19:58:10     36s] (I)       demoteLayerScenicScale : 1.00
[12/27 19:58:10     36s] (I)       nonpreferLayerCostScale : 100.00
[12/27 19:58:10     36s] (I)       similarTopologyRoutingFast : false
[12/27 19:58:10     36s] (I)       spanningTreeRefinement : false
[12/27 19:58:10     36s] (I)       spanningTreeRefinementAlpha : 0.50
[12/27 19:58:10     36s] (I)       starting read tracks
[12/27 19:58:10     36s] (I)       build grid graph
[12/27 19:58:10     36s] (I)       build grid graph start
[12/27 19:58:10     36s] [NR-eGR] Layer1 has no routable track
[12/27 19:58:10     36s] [NR-eGR] Layer2 has single uniform track structure
[12/27 19:58:10     36s] [NR-eGR] Layer3 has single uniform track structure
[12/27 19:58:10     36s] [NR-eGR] Layer4 has single uniform track structure
[12/27 19:58:10     36s] (I)       build grid graph end
[12/27 19:58:10     36s] (I)       numViaLayers=4
[12/27 19:58:10     36s] (I)       Reading via V2 for layer: 0 
[12/27 19:58:10     36s] (I)       Reading via V3_cross for layer: 1 
[12/27 19:58:10     36s] (I)       Reading via VL for layer: 2 
[12/27 19:58:10     36s] (I)       end build via table
[12/27 19:58:10     36s] [NR-eGR] numRoutingBlks=0 numInstBlks=720 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/27 19:58:10     36s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/27 19:58:10     36s] (I)       readDataFromPlaceDB
[12/27 19:58:10     36s] (I)       Read net information..
[12/27 19:58:10     36s] [NR-eGR] Read numTotalNets=637  numIgnoredNets=0
[12/27 19:58:10     36s] (I)       Read testcase time = 0.000 seconds
[12/27 19:58:10     36s] 
[12/27 19:58:10     36s] (I)       read default dcut vias
[12/27 19:58:10     36s] (I)       Reading via V2 for layer: 0 
[12/27 19:58:10     36s] (I)       Reading via V3 for layer: 1 
[12/27 19:58:10     36s] (I)       Reading via VL for layer: 2 
[12/27 19:58:10     36s] (I)       build grid graph start
[12/27 19:58:10     36s] (I)       build grid graph end
[12/27 19:58:10     36s] (I)       Model blockage into capacity
[12/27 19:58:10     36s] (I)       Read numBlocks=3550  numPreroutedWires=0  numCapScreens=0
[12/27 19:58:10     36s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/27 19:58:10     36s] (I)       blocked area on Layer2 : 1403010931750  (112.75%)
[12/27 19:58:10     36s] (I)       blocked area on Layer3 : 1595942328750  (128.25%)
[12/27 19:58:10     36s] (I)       blocked area on Layer4 : 1632100991700  (131.16%)
[12/27 19:58:10     36s] (I)       Modeling time = 0.000 seconds
[12/27 19:58:10     36s] 
[12/27 19:58:10     36s] (I)       Number of ignored nets = 0
[12/27 19:58:10     36s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/27 19:58:10     36s] (I)       Number of clock nets = 0.  Ignored: No
[12/27 19:58:10     36s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 19:58:10     36s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 19:58:10     36s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 19:58:10     36s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 19:58:10     36s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 19:58:10     36s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 19:58:10     36s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 19:58:10     36s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1055.3 MB
[12/27 19:58:10     36s] (I)       Ndr track 0 does not exist
[12/27 19:58:10     36s] (I)       Layer1  viaCost=300.00
[12/27 19:58:10     36s] (I)       Layer2  viaCost=100.00
[12/27 19:58:10     36s] (I)       Layer3  viaCost=200.00
[12/27 19:58:10     36s] (I)       ---------------------Grid Graph Info--------------------
[12/27 19:58:10     36s] (I)       routing area        :  (0, 0) - (1115520, 1115520)
[12/27 19:58:10     36s] (I)       core area           :  (270160, 270160) - (845360, 845360)
[12/27 19:58:10     36s] (I)       Site Width          :   560  (dbu)
[12/27 19:58:10     36s] (I)       Row Height          :  5600  (dbu)
[12/27 19:58:10     36s] (I)       GCell Width         :  5600  (dbu)
[12/27 19:58:10     36s] (I)       GCell Height        :  5600  (dbu)
[12/27 19:58:10     36s] (I)       grid                :   199   199     4
[12/27 19:58:10     36s] (I)       vertical capacity   :     0  5600     0  5600
[12/27 19:58:10     36s] (I)       horizontal capacity :     0     0  5600     0
[12/27 19:58:10     36s] (I)       Default wire width  :   230   280   280   440
[12/27 19:58:10     36s] (I)       Default wire space  :   230   280   280   460
[12/27 19:58:10     36s] (I)       Default pitch size  :   460   560   560  1120
[12/27 19:58:10     36s] (I)       First Track Coord   :     0   520   800  1640
[12/27 19:58:10     36s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/27 19:58:10     36s] (I)       Total num of tracks :     0  1991  1991   995
[12/27 19:58:10     36s] (I)       Num of masks        :     1     1     1     1
[12/27 19:58:10     36s] (I)       Num of trim masks   :     0     0     0     0
[12/27 19:58:10     36s] (I)       --------------------------------------------------------
[12/27 19:58:10     36s] 
[12/27 19:58:10     36s] [NR-eGR] ============ Routing rule table ============
[12/27 19:58:10     36s] [NR-eGR] Rule id 0. Nets 637 
[12/27 19:58:10     36s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/27 19:58:10     36s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/27 19:58:10     36s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/27 19:58:10     36s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/27 19:58:10     36s] [NR-eGR] ========================================
[12/27 19:58:10     36s] [NR-eGR] 
[12/27 19:58:10     36s] (I)       After initializing earlyGlobalRoute syMemory usage = 1056.9 MB
[12/27 19:58:10     36s] (I)       Loading and dumping file time : 0.00 seconds
[12/27 19:58:10     36s] (I)       ============= Initialization =============
[12/27 19:58:10     36s] (I)       totalPins=2028  totalGlobalPin=1891 (93.24%)
[12/27 19:58:10     36s] (I)       total 2D Cap : 278927 = (113084 H, 165843 V)
[12/27 19:58:10     36s] [NR-eGR] Layer group 1: route 637 net(s) in layer range [2, 4]
[12/27 19:58:10     36s] (I)       ============  Phase 1a Route ============
[12/27 19:58:10     36s] (I)       Phase 1a runs 0.00 seconds
[12/27 19:58:10     36s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/27 19:58:10     36s] (I)       Usage: 3490 = (1459 H, 2031 V) = (1.29% H, 1.22% V) = (8.170e+03um H, 1.137e+04um V)
[12/27 19:58:10     36s] (I)       
[12/27 19:58:10     36s] (I)       ============  Phase 1b Route ============
[12/27 19:58:10     36s] (I)       Phase 1b runs 0.00 seconds
[12/27 19:58:10     36s] (I)       Usage: 3490 = (1459 H, 2031 V) = (1.29% H, 1.22% V) = (8.170e+03um H, 1.137e+04um V)
[12/27 19:58:10     36s] (I)       
[12/27 19:58:10     36s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.954400e+04um
[12/27 19:58:10     36s] (I)       ============  Phase 1c Route ============
[12/27 19:58:10     36s] (I)       Level2 Grid: 40 x 40
[12/27 19:58:10     36s] (I)       Phase 1c runs 0.00 seconds
[12/27 19:58:10     36s] (I)       Usage: 3490 = (1459 H, 2031 V) = (1.29% H, 1.22% V) = (8.170e+03um H, 1.137e+04um V)
[12/27 19:58:10     36s] (I)       
[12/27 19:58:10     36s] (I)       ============  Phase 1d Route ============
[12/27 19:58:10     36s] (I)       Phase 1d runs 0.00 seconds
[12/27 19:58:10     36s] (I)       Usage: 3490 = (1459 H, 2031 V) = (1.29% H, 1.22% V) = (8.170e+03um H, 1.137e+04um V)
[12/27 19:58:10     36s] (I)       
[12/27 19:58:10     36s] (I)       ============  Phase 1e Route ============
[12/27 19:58:10     36s] (I)       Phase 1e runs 0.00 seconds
[12/27 19:58:10     36s] (I)       Usage: 3490 = (1459 H, 2031 V) = (1.29% H, 1.22% V) = (8.170e+03um H, 1.137e+04um V)
[12/27 19:58:10     36s] (I)       
[12/27 19:58:10     36s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.954400e+04um
[12/27 19:58:10     36s] [NR-eGR] 
[12/27 19:58:10     36s] (I)       ============  Phase 1l Route ============
[12/27 19:58:10     36s] (I)       Phase 1l runs 0.00 seconds
[12/27 19:58:10     36s] (I)       
[12/27 19:58:10     36s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/27 19:58:10     36s] [NR-eGR]                OverCon            
[12/27 19:58:10     36s] [NR-eGR]                 #Gcell     %Gcell
[12/27 19:58:10     36s] [NR-eGR] Layer              (1)    OverCon 
[12/27 19:58:10     36s] [NR-eGR] ------------------------------------
[12/27 19:58:10     36s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/27 19:58:10     36s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/27 19:58:10     36s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/27 19:58:10     36s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/27 19:58:10     36s] [NR-eGR] ------------------------------------
[12/27 19:58:10     36s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/27 19:58:10     36s] [NR-eGR] 
[12/27 19:58:10     36s] (I)       Total Global Routing Runtime: 0.01 seconds
[12/27 19:58:10     36s] (I)       total 2D Cap : 279413 = (113298 H, 166115 V)
[12/27 19:58:10     36s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 19:58:10     36s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 19:58:10     36s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1056.9M
[12/27 19:58:10     36s] [hotspot] +------------+---------------+---------------+
[12/27 19:58:10     36s] [hotspot] |            |   max hotspot | total hotspot |
[12/27 19:58:10     36s] [hotspot] +------------+---------------+---------------+
[12/27 19:58:10     36s] [hotspot] | normalized |          0.00 |          0.00 |
[12/27 19:58:10     36s] [hotspot] +------------+---------------+---------------+
[12/27 19:58:10     36s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/27 19:58:10     36s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/27 19:58:10     36s] Skipped repairing congestion.
[12/27 19:58:10     36s] Starting Early Global Route wiring: mem = 1056.9M
[12/27 19:58:10     36s] (I)       ============= track Assignment ============
[12/27 19:58:10     36s] (I)       extract Global 3D Wires
[12/27 19:58:10     36s] (I)       Extract Global WL : time=0.00
[12/27 19:58:10     36s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/27 19:58:10     36s] (I)       Initialization real time=0.00 seconds
[12/27 19:58:10     36s] (I)       Run Multi-thread track assignment
[12/27 19:58:10     36s] (I)       merging nets...
[12/27 19:58:10     36s] (I)       merging nets done
[12/27 19:58:10     36s] (I)       Kernel real time=0.00 seconds
[12/27 19:58:10     36s] (I)       End Greedy Track Assignment
[12/27 19:58:10     36s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:58:10     36s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 1960
[12/27 19:58:10     36s] [NR-eGR] Layer2(M2)(V) length: 1.181144e+04um, number of vias: 2743
[12/27 19:58:10     36s] [NR-eGR] Layer3(M3)(H) length: 8.424550e+03um, number of vias: 12
[12/27 19:58:10     36s] [NR-eGR] Layer4(TOP_M)(V) length: 1.904000e+01um, number of vias: 0
[12/27 19:58:10     36s] [NR-eGR] Total length: 2.025503e+04um, number of vias: 4715
[12/27 19:58:10     36s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:58:10     36s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[12/27 19:58:10     36s] [NR-eGR] --------------------------------------------------------------------------
[12/27 19:58:10     36s] Early Global Route wiring runtime: 0.01 seconds, mem = 1056.9M
[12/27 19:58:10     36s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[12/27 19:58:10     36s] <CMD> um::enable_metric
[12/27 19:58:10     36s] <CMD> um::enable_metric
[12/27 19:58:10     36s] <CMD> um::enable_metric
[12/27 19:58:10     36s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[12/27 19:58:10     36s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/27 19:58:10     36s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/27 19:58:10     36s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/27 19:58:10     36s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/27 19:58:10     36s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/27 19:58:10     36s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/27 19:58:10     36s] *** Finishing placeDesign default flow ***
[12/27 19:58:10     36s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/27 19:58:10     36s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/27 19:58:10     36s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/27 19:58:10     36s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/27 19:58:10     36s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 1054.3M **
[12/27 19:58:10     36s] <CMD> getPlaceMode -trimView -quiet
[12/27 19:58:10     36s] <CMD> getOptMode -quiet -viewOptPolishing
[12/27 19:58:10     36s] <CMD> getOptMode -quiet -fastViewOpt
[12/27 19:58:10     36s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/27 19:58:10     36s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/27 19:58:10     36s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/27 19:58:10     36s] <CMD> setExtractRCMode -engine preRoute
[12/27 19:58:10     36s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/27 19:58:10     36s] <CMD> setPlaceMode -reset -ignoreScan
[12/27 19:58:10     36s] <CMD> setPlaceMode -reset -repairPlace
[12/27 19:58:10     36s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/27 19:58:10     36s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/27 19:58:10     36s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/27 19:58:10     36s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/27 19:58:10     36s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/27 19:58:10     36s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/27 19:58:10     36s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/27 19:58:10     36s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/27 19:58:10     36s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/27 19:58:10     36s] <CMD> getPlaceMode -fp -quiet
[12/27 19:58:10     36s] <CMD> getPlaceMode -fastfp -quiet
[12/27 19:58:10     36s] <CMD> getPlaceMode -doRPlace -quiet
[12/27 19:58:10     36s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/27 19:58:10     36s] <CMD> getPlaceMode -quickCTS -quiet
[12/27 19:58:10     36s] <CMD> set spgFlowInInitialPlace 0
[12/27 19:58:10     36s] <CMD> getPlaceMode -user -maxRouteLayer
[12/27 19:58:10     36s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/27 19:58:10     36s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/27 19:58:10     36s] <CMD> getDesignMode -quiet -flowEffort
[12/27 19:58:10     36s] <CMD> report_message -end_cmd
[12/27 19:58:10     36s] 
[12/27 19:58:10     36s] *** Summary of all messages that are not suppressed in this session:
[12/27 19:58:10     36s] Severity  ID               Count  Summary                                  
[12/27 19:58:10     36s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/27 19:58:10     36s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/27 19:58:10     36s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/27 19:58:10     36s] *** Message Summary: 3 warning(s), 0 error(s)
[12/27 19:58:10     36s] 
[12/27 19:58:10     36s] <CMD> um::create_snapshot -name final -auto min
[12/27 19:58:10     36s] <CMD> um::pop_snapshot_stack
[12/27 19:58:10     36s] <CMD> um::create_snapshot -name place_design
[12/27 19:58:10     36s] <CMD> getPlaceMode -exp_slack_driven -quiet
