# SystemVerilog---Verification-of-FIFO
Design block of verification of FIFO (First-In-First-Out) by using Classe's 
