# Generate Verilog code
doit:
	sbt run
	./process.sh 

# Run the test
test:
	sbt test

clean:
	rm -rf ./generated ./project ./target ./test_run_dir ../vsrc/generated ./Core.sv

