xst -intstyle ise -ifn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.xst" -ofn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.syr" 
xst -intstyle ise -ifn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.xst" -ofn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.syr" 
xst -intstyle ise -ifn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.xst" -ofn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.syr" 
xst -intstyle ise -ifn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.xst" -ofn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.syr" 
xst -intstyle ise -ifn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.xst" -ofn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.syr" 
xst -intstyle ise -ifn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.xst" -ofn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.syr" 
xst -intstyle ise -ifn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.xst" -ofn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc uart_control.ucf -p xc6slx45-csg324-3 "uart_control.ngc" uart_control.ngd  
xst -intstyle ise -ifn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.xst" -ofn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc uart_control.ucf -p xc6slx45-csg324-3 "uart_control.ngc" uart_control.ngd  
xst -intstyle ise -ifn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.xst" -ofn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.syr" 
xst -intstyle ise -ifn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.xst" -ofn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc uart_control.ucf -p xc6slx45-csg324-3 "uart_control.ngc" uart_control.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc uart_control.ucf -p xc6slx45-csg324-3 "uart_control.ngc" uart_control.ngd  
xst -intstyle ise -ifn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.xst" -ofn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc uart_control.ucf -p xc6slx45-csg324-3 "uart_control.ngc" uart_control.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart_control.ucf -p xc6slx45-csg324-3 "uart_control.ngc" uart_control.ngd  
xst -intstyle ise -ifn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.xst" -ofn "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart_control.ucf -p xc6slx45-csg324-3 "uart_control.ngc" uart_control.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc uart_control.ucf -p xc6slx45-csg324-3 "uart_control.ngc" uart_control.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc uart_control.ucf -p xc6slx45-csg324-3 "uart_control.ngc" uart_control.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc uart_control.ucf -p xc6slx45-csg324-3 "uart_control.ngc" uart_control.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc uart_control.ucf -p xc6slx45-csg324-3 "uart_control.ngc" uart_control.ngd  
