<stg><name>Cipher_Loop_1_proc</name>


<trans_list>

<trans id="18" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="19" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="21" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.i:0  %t_V = phi i5 [ %i_V, %0 ], [ 0, %newFuncRoot ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:1  %tmp_i = icmp eq i5 %t_V, -16

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:3  %i_V = add i5 %t_V, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %tmp_i, label %Cipher_.preheader.exit.exitStub, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_i_9 = zext i5 %t_V to i64

]]></Node>
<StgValue><ssdm name="tmp_i_9"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %plain_V_addr = getelementptr [16 x i8]* %plain_V, i64 0, i64 %tmp_i_9

]]></Node>
<StgValue><ssdm name="plain_V_addr"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="4">
<![CDATA[
:2  %plain_V_load = load i8* %plain_V_addr, align 1

]]></Node>
<StgValue><ssdm name="plain_V_load"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0">
<![CDATA[
Cipher_.preheader.exit.exitStub:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="4">
<![CDATA[
:2  %plain_V_load = load i8* %plain_V_addr, align 1

]]></Node>
<StgValue><ssdm name="plain_V_load"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %state_0_V_addr = getelementptr [16 x i8]* %state_0_V, i64 0, i64 %tmp_i_9

]]></Node>
<StgValue><ssdm name="state_0_V_addr"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:4  store i8 %plain_V_load, i8* %state_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="22" name="plain_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="plain_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="23" name="state_0_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="state_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="24" from="i_V" to="t_V" fromId="8" toId="5">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="25" from="StgValue_17" to="t_V" fromId="17" toId="5">
<BackEdge/>
</dataflow>
<dataflow id="27" from="StgValue_26" to="t_V" fromId="26" toId="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="28" from="StgValue_4" to="t_V" fromId="4" toId="5">
</dataflow>
<dataflow id="29" from="t_V" to="tmp_i" fromId="5" toId="6">
</dataflow>
<dataflow id="31" from="StgValue_30" to="tmp_i" fromId="30" toId="6">
</dataflow>
<dataflow id="33" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="32" toId="7">
</dataflow>
<dataflow id="35" from="StgValue_34" to="empty" fromId="34" toId="7">
</dataflow>
<dataflow id="36" from="StgValue_34" to="empty" fromId="34" toId="7">
</dataflow>
<dataflow id="37" from="StgValue_34" to="empty" fromId="34" toId="7">
</dataflow>
<dataflow id="38" from="t_V" to="i_V" fromId="5" toId="8">
</dataflow>
<dataflow id="40" from="StgValue_39" to="i_V" fromId="39" toId="8">
</dataflow>
<dataflow id="41" from="tmp_i" to="StgValue_9" fromId="6" toId="9">
</dataflow>
<dataflow id="42" from="t_V" to="tmp_i_9" fromId="5" toId="10">
</dataflow>
<dataflow id="43" from="plain_V" to="plain_V_addr" fromId="22" toId="11">
</dataflow>
<dataflow id="45" from="StgValue_44" to="plain_V_addr" fromId="44" toId="11">
</dataflow>
<dataflow id="46" from="tmp_i_9" to="plain_V_addr" fromId="10" toId="11">
</dataflow>
<dataflow id="47" from="plain_V_addr" to="plain_V_load" fromId="11" toId="12">
</dataflow>
<dataflow id="48" from="plain_V_addr" to="plain_V_load" fromId="11" toId="14">
</dataflow>
<dataflow id="49" from="state_0_V" to="state_0_V_addr" fromId="23" toId="15">
</dataflow>
<dataflow id="50" from="StgValue_44" to="state_0_V_addr" fromId="44" toId="15">
</dataflow>
<dataflow id="51" from="tmp_i_9" to="state_0_V_addr" fromId="10" toId="15">
</dataflow>
<dataflow id="52" from="plain_V_load" to="StgValue_16" fromId="14" toId="16">
</dataflow>
<dataflow id="53" from="state_0_V_addr" to="StgValue_16" fromId="15" toId="16">
</dataflow>
<dataflow id="54" from="tmp_i" to="StgValue_2" fromId="6" toId="2">
</dataflow>
</dataflows>


</stg>
