Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 17 02:01:33 2024
| Host         : DESKTOP-M8QO7FD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AutomatRacoritoare_timing_summary_routed.rpt -pb AutomatRacoritoare_timing_summary_routed.pb -rpx AutomatRacoritoare_timing_summary_routed.rpx -warn_on_violation
| Design       : AutomatRacoritoare
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (5)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   25          inf        0.000                      0                   25           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_stare_actuala_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_accept_10lei
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.108ns  (logic 3.217ns (62.974%)  route 1.891ns (37.026%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE                         0.000     0.000 r  FSM_onehot_stare_actuala_reg[3]_lopt_replica/C
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_onehot_stare_actuala_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.891     2.310    FSM_onehot_stare_actuala_reg[3]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         2.798     5.108 r  state_accept_10lei_OBUF_inst/O
                         net (fo=0)                   0.000     5.108    state_accept_10lei
    U16                                                               r  state_accept_10lei (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_stare_actuala_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_accept_5lei
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.033ns  (logic 3.219ns (63.961%)  route 1.814ns (36.039%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE                         0.000     0.000 r  FSM_onehot_stare_actuala_reg[2]_lopt_replica/C
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_onehot_stare_actuala_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.814     2.233    FSM_onehot_stare_actuala_reg[2]_lopt_replica_1
    U17                  OBUF (Prop_obuf_I_O)         2.800     5.033 r  state_accept_5lei_OBUF_inst/O
                         net (fo=0)                   0.000     5.033    state_accept_5lei
    U17                                                               r  state_accept_5lei (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_stare_actuala_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_accept_1leu
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.802ns  (logic 3.085ns (64.245%)  route 1.717ns (35.755%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE                         0.000     0.000 r  FSM_onehot_stare_actuala_reg[1]_lopt_replica/C
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_stare_actuala_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.717     2.173    FSM_onehot_stare_actuala_reg[1]_lopt_replica_1
    U15                  OBUF (Prop_obuf_I_O)         2.629     4.802 r  state_accept_1leu_OBUF_inst/O
                         net (fo=0)                   0.000     4.802    state_accept_1leu
    U15                                                               r  state_accept_1leu (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_stare_urmatoare_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.460ns  (logic 1.091ns (31.525%)  route 2.369ns (68.475%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T14                  IBUF (Prop_ibuf_I_O)         0.967     0.967 f  reset_IBUF_inst/O
                         net (fo=8, routed)           1.587     2.554    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.678 r  FSM_onehot_stare_urmatoare[3]_i_1/O
                         net (fo=4, routed)           0.781     3.460    p_0_in
    SLICE_X1Y20          FDRE                                         r  FSM_onehot_stare_urmatoare_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_stare_urmatoare_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.460ns  (logic 1.091ns (31.525%)  route 2.369ns (68.475%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T14                  IBUF (Prop_ibuf_I_O)         0.967     0.967 f  reset_IBUF_inst/O
                         net (fo=8, routed)           1.587     2.554    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.678 r  FSM_onehot_stare_urmatoare[3]_i_1/O
                         net (fo=4, routed)           0.781     3.460    p_0_in
    SLICE_X1Y20          FDRE                                         r  FSM_onehot_stare_urmatoare_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_stare_urmatoare_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.460ns  (logic 1.091ns (31.525%)  route 2.369ns (68.475%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T14                  IBUF (Prop_ibuf_I_O)         0.967     0.967 f  reset_IBUF_inst/O
                         net (fo=8, routed)           1.587     2.554    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.678 r  FSM_onehot_stare_urmatoare[3]_i_1/O
                         net (fo=4, routed)           0.781     3.460    p_0_in
    SLICE_X1Y20          FDRE                                         r  FSM_onehot_stare_urmatoare_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_stare_urmatoare_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.460ns  (logic 1.091ns (31.525%)  route 2.369ns (68.475%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T14                  IBUF (Prop_ibuf_I_O)         0.967     0.967 f  reset_IBUF_inst/O
                         net (fo=8, routed)           1.587     2.554    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.678 r  FSM_onehot_stare_urmatoare[3]_i_1/O
                         net (fo=4, routed)           0.781     3.460    p_0_in
    SLICE_X1Y20          FDRE                                         r  FSM_onehot_stare_urmatoare_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 suma_introdusa[1]
                            (input port)
  Destination:            FSM_onehot_stare_urmatoare_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.231ns  (logic 1.206ns (37.332%)  route 2.025ns (62.668%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  suma_introdusa[1] (IN)
                         net (fo=0)                   0.000     0.000    suma_introdusa[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  suma_introdusa_IBUF[1]_inst/O
                         net (fo=4, routed)           1.379     2.337    suma_introdusa_IBUF[1]
    SLICE_X1Y20          LUT6 (Prop_lut6_I3_O)        0.124     2.461 r  FSM_onehot_stare_urmatoare[0]_i_2/O
                         net (fo=1, routed)           0.645     3.107    FSM_onehot_stare_urmatoare[0]_i_2_n_0
    SLICE_X1Y20          LUT3 (Prop_lut3_I2_O)        0.124     3.231 r  FSM_onehot_stare_urmatoare[0]_i_1/O
                         net (fo=1, routed)           0.000     3.231    FSM_onehot_stare_urmatoare[0]_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  FSM_onehot_stare_urmatoare_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 suma_introdusa[1]
                            (input port)
  Destination:            FSM_onehot_stare_urmatoare_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.677ns  (logic 1.110ns (41.468%)  route 1.567ns (58.532%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  suma_introdusa[1] (IN)
                         net (fo=0)                   0.000     0.000    suma_introdusa[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  suma_introdusa_IBUF[1]_inst/O
                         net (fo=4, routed)           1.567     2.525    suma_introdusa_IBUF[1]
    SLICE_X1Y20          LUT5 (Prop_lut5_I3_O)        0.152     2.677 r  FSM_onehot_stare_urmatoare[2]_i_1/O
                         net (fo=1, routed)           0.000     2.677    FSM_onehot_stare_urmatoare[2]_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  FSM_onehot_stare_urmatoare_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 suma_introdusa[1]
                            (input port)
  Destination:            FSM_onehot_stare_urmatoare_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.649ns  (logic 1.082ns (40.849%)  route 1.567ns (59.151%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  suma_introdusa[1] (IN)
                         net (fo=0)                   0.000     0.000    suma_introdusa[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  suma_introdusa_IBUF[1]_inst/O
                         net (fo=4, routed)           1.567     2.525    suma_introdusa_IBUF[1]
    SLICE_X1Y20          LUT5 (Prop_lut5_I1_O)        0.124     2.649 r  FSM_onehot_stare_urmatoare[1]_i_1/O
                         net (fo=1, routed)           0.000     2.649    FSM_onehot_stare_urmatoare[1]_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  FSM_onehot_stare_urmatoare_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_stare_urmatoare_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_stare_actuala_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.599%)  route 0.127ns (47.401%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  FSM_onehot_stare_urmatoare_reg[3]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_stare_urmatoare_reg[3]/Q
                         net (fo=2, routed)           0.127     0.268    FSM_onehot_stare_urmatoare_reg_n_0_[3]
    SLICE_X0Y20          FDCE                                         r  FSM_onehot_stare_actuala_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_stare_urmatoare_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_stare_actuala_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.599%)  route 0.127ns (47.401%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  FSM_onehot_stare_urmatoare_reg[3]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_stare_urmatoare_reg[3]/Q
                         net (fo=2, routed)           0.127     0.268    FSM_onehot_stare_urmatoare_reg_n_0_[3]
    SLICE_X0Y20          FDCE                                         r  FSM_onehot_stare_actuala_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_stare_urmatoare_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_stare_actuala_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.781%)  route 0.131ns (48.219%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  FSM_onehot_stare_urmatoare_reg[1]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_stare_urmatoare_reg[1]/Q
                         net (fo=2, routed)           0.131     0.272    FSM_onehot_stare_urmatoare_reg_n_0_[1]
    SLICE_X0Y20          FDCE                                         r  FSM_onehot_stare_actuala_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_stare_urmatoare_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_stare_actuala_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.099%)  route 0.146ns (50.901%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  FSM_onehot_stare_urmatoare_reg[0]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_stare_urmatoare_reg[0]/Q
                         net (fo=1, routed)           0.146     0.287    FSM_onehot_stare_urmatoare_reg_n_0_[0]
    SLICE_X0Y20          FDPE                                         r  FSM_onehot_stare_actuala_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_stare_actuala_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_stare_urmatoare_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDPE                         0.000     0.000 r  FSM_onehot_stare_actuala_reg[0]/C
    SLICE_X0Y20          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_stare_actuala_reg[0]/Q
                         net (fo=4, routed)           0.108     0.249    FSM_onehot_stare_actuala_reg_n_0_[0]
    SLICE_X1Y20          LUT5 (Prop_lut5_I0_O)        0.045     0.294 r  FSM_onehot_stare_urmatoare[1]_i_1/O
                         net (fo=1, routed)           0.000     0.294    FSM_onehot_stare_urmatoare[1]_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  FSM_onehot_stare_urmatoare_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_stare_actuala_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_stare_urmatoare_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.189ns (63.660%)  route 0.108ns (36.340%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDPE                         0.000     0.000 r  FSM_onehot_stare_actuala_reg[0]/C
    SLICE_X0Y20          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_stare_actuala_reg[0]/Q
                         net (fo=4, routed)           0.108     0.249    FSM_onehot_stare_actuala_reg_n_0_[0]
    SLICE_X1Y20          LUT5 (Prop_lut5_I0_O)        0.048     0.297 r  FSM_onehot_stare_urmatoare[2]_i_1/O
                         net (fo=1, routed)           0.000     0.297    FSM_onehot_stare_urmatoare[2]_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  FSM_onehot_stare_urmatoare_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_stare_actuala_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_stare_urmatoare_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.226ns (60.512%)  route 0.147ns (39.488%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE                         0.000     0.000 r  FSM_onehot_stare_actuala_reg[3]/C
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_stare_actuala_reg[3]/Q
                         net (fo=1, routed)           0.147     0.275    state_accept_10lei_OBUF
    SLICE_X1Y20          LUT3 (Prop_lut3_I1_O)        0.098     0.373 r  FSM_onehot_stare_urmatoare[0]_i_1/O
                         net (fo=1, routed)           0.000     0.373    FSM_onehot_stare_urmatoare[0]_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  FSM_onehot_stare_urmatoare_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_stare_actuala_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_stare_urmatoare_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.186ns (42.868%)  route 0.248ns (57.132%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDPE                         0.000     0.000 r  FSM_onehot_stare_actuala_reg[0]/C
    SLICE_X0Y20          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_stare_actuala_reg[0]/Q
                         net (fo=4, routed)           0.248     0.389    FSM_onehot_stare_actuala_reg_n_0_[0]
    SLICE_X1Y20          LUT5 (Prop_lut5_I0_O)        0.045     0.434 r  FSM_onehot_stare_urmatoare[3]_i_2/O
                         net (fo=1, routed)           0.000     0.434    FSM_onehot_stare_urmatoare[3]_i_2_n_0
    SLICE_X1Y20          FDRE                                         r  FSM_onehot_stare_urmatoare_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_stare_urmatoare_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_stare_actuala_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.128ns (26.713%)  route 0.351ns (73.287%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  FSM_onehot_stare_urmatoare_reg[2]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_stare_urmatoare_reg[2]/Q
                         net (fo=2, routed)           0.351     0.479    FSM_onehot_stare_urmatoare_reg_n_0_[2]
    SLICE_X0Y20          FDCE                                         r  FSM_onehot_stare_actuala_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_stare_urmatoare_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_stare_actuala_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.128ns (26.711%)  route 0.351ns (73.289%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  FSM_onehot_stare_urmatoare_reg[2]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_stare_urmatoare_reg[2]/Q
                         net (fo=2, routed)           0.351     0.479    FSM_onehot_stare_urmatoare_reg_n_0_[2]
    SLICE_X0Y20          FDCE                                         r  FSM_onehot_stare_actuala_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





