

================================================================
== Vitis HLS Report for 'aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1'
================================================================
* Date:           Tue Dec 13 20:14:38 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.944 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_178_1  |       12|       12|         3|          1|          1|    11|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   8744|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     163|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     163|   8780|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     16|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |add_ln178_fu_115_p2     |         +|   0|  0|    14|           6|           3|
    |add_ln186_fu_109_p2     |         +|   0|  0|    12|          11|           6|
    |icmp_ln178_fu_79_p2     |      icmp|   0|  0|    10|           6|           6|
    |lshr_ln186_1_fu_141_p2  |      lshr|   0|  0|  2171|        1408|        1408|
    |lshr_ln186_2_fu_153_p2  |      lshr|   0|  0|  2171|        1408|        1408|
    |lshr_ln186_3_fu_171_p2  |      lshr|   0|  0|  2171|        1408|        1408|
    |lshr_ln186_fu_129_p2    |      lshr|   0|  0|  2171|        1408|        1408|
    |or_ln186_1_fu_162_p2    |        or|   0|  0|    11|          11|           7|
    |or_ln186_fu_103_p2      |        or|   0|  0|    11|          11|           6|
    |ap_enable_pp0           |       xor|   0|  0|     2|           1|           2|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0|  8744|        5678|        5662|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    6|         12|
    |i_2_fu_48                |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln186_reg_228                 |   5|   0|   11|          6|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_2_fu_48                         |   6|   0|    6|          0|
    |or_ln186_reg_223                  |   5|   0|   11|          6|
    |shl_ln2_reg_217                   |   6|   0|   11|          5|
    |tmp_s_reg_212                     |   4|   0|    4|          0|
    |tmp_s_reg_212_pp0_iter1_reg       |   4|   0|    4|          0|
    |trunc_ln186_1_reg_238             |  32|   0|   32|          0|
    |trunc_ln186_2_reg_243             |  32|   0|   32|          0|
    |trunc_ln186_3_reg_248             |  32|   0|   32|          0|
    |trunc_ln186_reg_233               |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 163|   0|  180|         17|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+------+------------+---------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits |  Protocol  |                   Source Object                   |    C Type    |
+--------------------------+-----+------+------------+---------------------------------------------------+--------------+
|ap_clk                    |   in|     1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_rst                    |   in|     1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_start                  |   in|     1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_done                   |  out|     1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_idle                   |  out|     1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_ready                  |  out|     1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1|  return value|
|p_round_key_V_1_reload    |   in|  1408|     ap_none|                             p_round_key_V_1_reload|        scalar|
|this_round_keys_address0  |  out|     4|   ap_memory|                                    this_round_keys|         array|
|this_round_keys_ce0       |  out|     1|   ap_memory|                                    this_round_keys|         array|
|this_round_keys_we0       |  out|     1|   ap_memory|                                    this_round_keys|         array|
|this_round_keys_d0        |  out|   128|   ap_memory|                                    this_round_keys|         array|
+--------------------------+-----+------+------------+---------------------------------------------------+--------------+

