Analysis & Synthesis report for NoCRouter
Sun Sep  6 22:20:03 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated
 15. Source assignments for RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated
 16. Source assignments for RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated
 17. Source assignments for RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated
 18. Source assignments for RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated
 19. Source assignments for RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated
 20. Source assignments for RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated
 21. Source assignments for RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated
 22. Source assignments for RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated
 23. Source assignments for RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated
 24. Source assignments for RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated
 25. Source assignments for RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated
 26. Parameter Settings for User Entity Instance: File_load:RoutingTable_1_bank
 27. Parameter Settings for User Entity Instance: File_load:RoutingTable_1_bank_1
 28. Parameter Settings for User Entity Instance: File_load:RoutingTable_1_bank_2
 29. Parameter Settings for User Entity Instance: File_load:RoutingTable_1_bank_3
 30. Parameter Settings for User Entity Instance: File_load:RoutingTable_1_bank_4
 31. Parameter Settings for User Entity Instance: File_load:RoutingTable_2_bank
 32. Parameter Settings for User Entity Instance: File_load:RoutingTable_2_bank_1
 33. Parameter Settings for User Entity Instance: File_load:RoutingTable_2_bank_2
 34. Parameter Settings for User Entity Instance: File_load:RoutingTable_2_bank_3
 35. Parameter Settings for User Entity Instance: File_load:RoutingTable_2_bank_4
 36. Parameter Settings for User Entity Instance: File_load:RoutingTable_3_bank
 37. Parameter Settings for User Entity Instance: File_load:RoutingTable_3_bank_1
 38. Parameter Settings for User Entity Instance: File_load:RoutingTable_3_bank_2
 39. Parameter Settings for User Entity Instance: File_load:RoutingTable_3_bank_3
 40. Parameter Settings for User Entity Instance: File_load:RoutingTable_3_bank_4
 41. Parameter Settings for User Entity Instance: File_load:RoutingTable_0_bank
 42. Parameter Settings for User Entity Instance: File_load:RoutingTable_0_bank_1
 43. Parameter Settings for User Entity Instance: File_load:RoutingTable_0_bank_2
 44. Parameter Settings for User Entity Instance: File_load:RoutingTable_0_bank_3
 45. Parameter Settings for User Entity Instance: File_load:RoutingTable_0_bank_4
 46. Parameter Settings for User Entity Instance: RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem
 47. Parameter Settings for User Entity Instance: RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem
 48. Parameter Settings for User Entity Instance: RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem
 49. Parameter Settings for User Entity Instance: RouterCore:Router_0|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem
 50. Parameter Settings for User Entity Instance: RouterCore:Router_0|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem
 51. Parameter Settings for User Entity Instance: RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem
 52. Parameter Settings for User Entity Instance: RouterCore:Router_1|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem
 53. Parameter Settings for User Entity Instance: RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem
 54. Parameter Settings for User Entity Instance: RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem
 55. Parameter Settings for User Entity Instance: RouterCore:Router_1|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem
 56. Parameter Settings for User Entity Instance: RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem
 57. Parameter Settings for User Entity Instance: RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem
 58. Parameter Settings for User Entity Instance: RouterCore:Router_2|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem
 59. Parameter Settings for User Entity Instance: RouterCore:Router_2|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem
 60. Parameter Settings for User Entity Instance: RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem
 61. Parameter Settings for User Entity Instance: RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem
 62. Parameter Settings for User Entity Instance: RouterCore:Router_3|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem
 63. Parameter Settings for User Entity Instance: RouterCore:Router_3|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem
 64. Parameter Settings for User Entity Instance: RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem
 65. Parameter Settings for User Entity Instance: RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem
 66. Parameter Settings for Inferred Entity Instance: RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0
 67. Parameter Settings for Inferred Entity Instance: RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0
 68. Parameter Settings for Inferred Entity Instance: RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0
 69. Parameter Settings for Inferred Entity Instance: RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0
 70. Parameter Settings for Inferred Entity Instance: RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0
 71. Parameter Settings for Inferred Entity Instance: RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0
 72. Parameter Settings for Inferred Entity Instance: RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0
 73. Parameter Settings for Inferred Entity Instance: RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0
 74. Parameter Settings for Inferred Entity Instance: RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0
 75. Parameter Settings for Inferred Entity Instance: RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0
 76. Parameter Settings for Inferred Entity Instance: RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0
 77. Parameter Settings for Inferred Entity Instance: RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0
 78. altsyncram Parameter Settings by Entity Instance
 79. Port Connectivity Checks: "RouterCore:Router_3"
 80. Port Connectivity Checks: "RouterCore:Router_2"
 81. Port Connectivity Checks: "RouterCore:Router_1"
 82. Port Connectivity Checks: "RouterCore:Router_0|RouterAllocator:routerAlloc"
 83. Port Connectivity Checks: "RouterCore:Router_0|OutPortFIFO:outPortFIFOs_4"
 84. Port Connectivity Checks: "RouterCore:Router_0|OutPortFIFO:outPortFIFOs_3"
 85. Port Connectivity Checks: "RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2"
 86. Port Connectivity Checks: "RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1"
 87. Port Connectivity Checks: "RouterCore:Router_0|OutPortFIFO:outPortFIFOs"
 88. Port Connectivity Checks: "RouterCore:Router_0|InputQueue:flitBuffers_4"
 89. Port Connectivity Checks: "RouterCore:Router_0|InputQueue:flitBuffers_3"
 90. Port Connectivity Checks: "RouterCore:Router_0|InputQueue:flitBuffers_2"
 91. Port Connectivity Checks: "RouterCore:Router_0|InputQueue:flitBuffers_1"
 92. Port Connectivity Checks: "RouterCore:Router_0|InputQueue:flitBuffers"
 93. Port Connectivity Checks: "RouterCore:Router_0"
 94. Port Connectivity Checks: "File_load:RoutingTable_0_bank_4"
 95. Port Connectivity Checks: "File_load:RoutingTable_0_bank_3"
 96. Port Connectivity Checks: "File_load:RoutingTable_0_bank_2"
 97. Port Connectivity Checks: "File_load:RoutingTable_0_bank_1"
 98. Port Connectivity Checks: "File_load:RoutingTable_0_bank"
 99. Port Connectivity Checks: "File_load:RoutingTable_3_bank_4"
100. Port Connectivity Checks: "File_load:RoutingTable_3_bank_3"
101. Port Connectivity Checks: "File_load:RoutingTable_3_bank_2"
102. Port Connectivity Checks: "File_load:RoutingTable_3_bank_1"
103. Port Connectivity Checks: "File_load:RoutingTable_3_bank"
104. Port Connectivity Checks: "File_load:RoutingTable_2_bank_4"
105. Port Connectivity Checks: "File_load:RoutingTable_2_bank_3"
106. Port Connectivity Checks: "File_load:RoutingTable_2_bank_2"
107. Port Connectivity Checks: "File_load:RoutingTable_2_bank_1"
108. Port Connectivity Checks: "File_load:RoutingTable_2_bank"
109. Port Connectivity Checks: "File_load:RoutingTable_1_bank_4"
110. Port Connectivity Checks: "File_load:RoutingTable_1_bank_3"
111. Port Connectivity Checks: "File_load:RoutingTable_1_bank_2"
112. Port Connectivity Checks: "File_load:RoutingTable_1_bank_1"
113. Port Connectivity Checks: "File_load:RoutingTable_1_bank"
114. Post-Synthesis Netlist Statistics for Top Partition
115. Elapsed Time Per Partition
116. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Sep  6 22:20:03 2015       ;
; Quartus II 64-Bit Version       ; 14.1.0 Build 186 12/03/2014 SJ Full Version ;
; Revision Name                   ; NoCRouter                                   ;
; Top-level Entity Name           ; Network                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 552                                         ;
; Total pins                      ; 146                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,152                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Network            ; NoCRouter          ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; verilogModules/RouterCore.v      ; yes             ; User Verilog HDL File        ; /home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v                       ;         ;
; verilogModules/RouterAllocator.v ; yes             ; User Verilog HDL File        ; /home/ntu-nikesh/Desktop/network/verilogModules/RouterAllocator.v                  ;         ;
; verilogModules/RegFile_1port.v   ; yes             ; User Verilog HDL File        ; /home/ntu-nikesh/Desktop/network/verilogModules/RegFile_1port.v                    ;         ;
; verilogModules/OutputArbiter.v   ; yes             ; User Verilog HDL File        ; /home/ntu-nikesh/Desktop/network/verilogModules/OutputArbiter.v                    ;         ;
; verilogModules/Output_encoder.v  ; yes             ; User Verilog HDL File        ; /home/ntu-nikesh/Desktop/network/verilogModules/Output_encoder.v                   ;         ;
; verilogModules/OutPortFIFO.v     ; yes             ; User Verilog HDL File        ; /home/ntu-nikesh/Desktop/network/verilogModules/OutPortFIFO.v                      ;         ;
; verilogModules/Network.v         ; yes             ; User Verilog HDL File        ; /home/ntu-nikesh/Desktop/network/verilogModules/Network.v                          ;         ;
; verilogModules/InputQueue.v      ; yes             ; User Verilog HDL File        ; /home/ntu-nikesh/Desktop/network/verilogModules/InputQueue.v                       ;         ;
; verilogModules/InputArbiter.v    ; yes             ; User Verilog HDL File        ; /home/ntu-nikesh/Desktop/network/verilogModules/InputArbiter.v                     ;         ;
; verilogModules/File_load.v       ; yes             ; User Verilog HDL File        ; /home/ntu-nikesh/Desktop/network/verilogModules/File_load.v                        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/ntu-nikesh/Altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/ntu-nikesh/Altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/ntu-nikesh/Altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/ntu-nikesh/Altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal141.inc                   ; yes             ; Megafunction                 ; /home/ntu-nikesh/Altera/14.1/quartus/libraries/megafunctions/aglobal141.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/ntu-nikesh/Altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/ntu-nikesh/Altera/14.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/ntu-nikesh/Altera/14.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/ntu-nikesh/Altera/14.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4gi1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/ntu-nikesh/Desktop/network/db/altsyncram_4gi1.tdf                            ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 534       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 819       ;
;     -- 7 input functions                    ; 4         ;
;     -- 6 input functions                    ; 213       ;
;     -- 5 input functions                    ; 373       ;
;     -- 4 input functions                    ; 93        ;
;     -- <=3 input functions                  ; 136       ;
;                                             ;           ;
; Dedicated logic registers                   ; 552       ;
;                                             ;           ;
; I/O pins                                    ; 146       ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 1152      ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 696       ;
; Total fan-out                               ; 6820      ;
; Average fan-out                             ; 3.77      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+----------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Network                                           ; 819 (0)           ; 552 (0)      ; 1152              ; 0          ; 146  ; 0            ; |Network                                                                                                                                         ; work         ;
;    |RouterCore:Router_0|                           ; 209 (77)          ; 138 (12)     ; 288               ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0                                                                                                                     ; work         ;
;       |InputQueue:flitBuffers_1|                   ; 22 (9)            ; 26 (7)       ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0|InputQueue:flitBuffers_1                                                                                            ; work         ;
;          |Register:inputQueue_ifc_mf_ifc_fifoMem|  ; 13 (13)           ; 19 (19)      ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem                                                     ; work         ;
;             |altsyncram:arr_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0                                ; work         ;
;                |altsyncram_4gi1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated ; work         ;
;       |InputQueue:flitBuffers_2|                   ; 22 (9)            ; 26 (7)       ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0|InputQueue:flitBuffers_2                                                                                            ; work         ;
;          |Register:inputQueue_ifc_mf_ifc_fifoMem|  ; 13 (13)           ; 19 (19)      ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem                                                     ; work         ;
;             |altsyncram:arr_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0                                ; work         ;
;                |altsyncram_4gi1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated ; work         ;
;       |InputQueue:flitBuffers|                     ; 25 (12)           ; 26 (7)       ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0|InputQueue:flitBuffers                                                                                              ; work         ;
;          |Register:inputQueue_ifc_mf_ifc_fifoMem|  ; 13 (13)           ; 19 (19)      ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem                                                       ; work         ;
;             |altsyncram:arr_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0                                  ; work         ;
;                |altsyncram_4gi1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated   ; work         ;
;       |OutPortFIFO:outPortFIFOs_1|                 ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1                                                                                          ; work         ;
;       |OutPortFIFO:outPortFIFOs_2|                 ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2                                                                                          ; work         ;
;       |OutPortFIFO:outPortFIFOs|                   ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs                                                                                            ; work         ;
;       |Outport_encoder:instance_outport_encoder_0| ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0|Outport_encoder:instance_outport_encoder_0                                                                          ; work         ;
;       |Outport_encoder:instance_outport_encoder_1| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0|Outport_encoder:instance_outport_encoder_1                                                                          ; work         ;
;       |Outport_encoder:instance_outport_encoder_2| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0|Outport_encoder:instance_outport_encoder_2                                                                          ; work         ;
;       |RouterAllocator:routerAlloc|                ; 11 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0|RouterAllocator:routerAlloc                                                                                         ; work         ;
;          |InputArbiter:inputArbs|                  ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0|RouterAllocator:routerAlloc|InputArbiter:inputArbs                                                                  ; work         ;
;          |OutputArbiter:outputArbs|                ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_0|RouterAllocator:routerAlloc|OutputArbiter:outputArbs                                                                ; work         ;
;    |RouterCore:Router_1|                           ; 200 (65)          ; 138 (12)     ; 288               ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1                                                                                                                     ; work         ;
;       |InputQueue:flitBuffers_2|                   ; 22 (9)            ; 26 (7)       ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1|InputQueue:flitBuffers_2                                                                                            ; work         ;
;          |Register:inputQueue_ifc_mf_ifc_fifoMem|  ; 13 (13)           ; 19 (19)      ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem                                                     ; work         ;
;             |altsyncram:arr_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0                                ; work         ;
;                |altsyncram_4gi1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated ; work         ;
;       |InputQueue:flitBuffers_3|                   ; 23 (10)           ; 26 (7)       ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1|InputQueue:flitBuffers_3                                                                                            ; work         ;
;          |Register:inputQueue_ifc_mf_ifc_fifoMem|  ; 13 (13)           ; 19 (19)      ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem                                                     ; work         ;
;             |altsyncram:arr_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0                                ; work         ;
;                |altsyncram_4gi1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated ; work         ;
;       |InputQueue:flitBuffers|                     ; 23 (10)           ; 26 (7)       ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1|InputQueue:flitBuffers                                                                                              ; work         ;
;          |Register:inputQueue_ifc_mf_ifc_fifoMem|  ; 13 (13)           ; 19 (19)      ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem                                                       ; work         ;
;             |altsyncram:arr_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0                                  ; work         ;
;                |altsyncram_4gi1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated   ; work         ;
;       |OutPortFIFO:outPortFIFOs_2|                 ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2                                                                                          ; work         ;
;       |OutPortFIFO:outPortFIFOs_3|                 ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3                                                                                          ; work         ;
;       |OutPortFIFO:outPortFIFOs|                   ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs                                                                                            ; work         ;
;       |Outport_encoder:instance_outport_encoder_1| ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1|Outport_encoder:instance_outport_encoder_1                                                                          ; work         ;
;       |Outport_encoder:instance_outport_encoder_2| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1|Outport_encoder:instance_outport_encoder_2                                                                          ; work         ;
;       |Outport_encoder:instance_outport_encoder_3| ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1|Outport_encoder:instance_outport_encoder_3                                                                          ; work         ;
;       |RouterAllocator:routerAlloc|                ; 14 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1|RouterAllocator:routerAlloc                                                                                         ; work         ;
;          |InputArbiter:inputArbs|                  ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1|RouterAllocator:routerAlloc|InputArbiter:inputArbs                                                                  ; work         ;
;          |OutputArbiter:outputArbs|                ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_1|RouterAllocator:routerAlloc|OutputArbiter:outputArbs                                                                ; work         ;
;    |RouterCore:Router_2|                           ; 204 (66)          ; 138 (12)     ; 288               ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2                                                                                                                     ; work         ;
;       |InputQueue:flitBuffers_1|                   ; 22 (9)            ; 26 (7)       ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2|InputQueue:flitBuffers_1                                                                                            ; work         ;
;          |Register:inputQueue_ifc_mf_ifc_fifoMem|  ; 13 (13)           ; 19 (19)      ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem                                                     ; work         ;
;             |altsyncram:arr_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0                                ; work         ;
;                |altsyncram_4gi1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated ; work         ;
;       |InputQueue:flitBuffers_4|                   ; 22 (9)            ; 26 (7)       ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2|InputQueue:flitBuffers_4                                                                                            ; work         ;
;          |Register:inputQueue_ifc_mf_ifc_fifoMem|  ; 13 (13)           ; 19 (19)      ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem                                                     ; work         ;
;             |altsyncram:arr_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0                                ; work         ;
;                |altsyncram_4gi1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated ; work         ;
;       |InputQueue:flitBuffers|                     ; 23 (10)           ; 26 (7)       ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2|InputQueue:flitBuffers                                                                                              ; work         ;
;          |Register:inputQueue_ifc_mf_ifc_fifoMem|  ; 13 (13)           ; 19 (19)      ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem                                                       ; work         ;
;             |altsyncram:arr_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0                                  ; work         ;
;                |altsyncram_4gi1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated   ; work         ;
;       |OutPortFIFO:outPortFIFOs_1|                 ; 20 (20)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1                                                                                          ; work         ;
;       |OutPortFIFO:outPortFIFOs_4|                 ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4                                                                                          ; work         ;
;       |OutPortFIFO:outPortFIFOs|                   ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs                                                                                            ; work         ;
;       |Outport_encoder:instance_outport_encoder_0| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2|Outport_encoder:instance_outport_encoder_0                                                                          ; work         ;
;       |Outport_encoder:instance_outport_encoder_1| ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2|Outport_encoder:instance_outport_encoder_1                                                                          ; work         ;
;       |Outport_encoder:instance_outport_encoder_4| ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2|Outport_encoder:instance_outport_encoder_4                                                                          ; work         ;
;       |RouterAllocator:routerAlloc|                ; 14 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2|RouterAllocator:routerAlloc                                                                                         ; work         ;
;          |InputArbiter:inputArbs|                  ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2|RouterAllocator:routerAlloc|InputArbiter:inputArbs                                                                  ; work         ;
;          |OutputArbiter:outputArbs|                ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_2|RouterAllocator:routerAlloc|OutputArbiter:outputArbs                                                                ; work         ;
;    |RouterCore:Router_3|                           ; 206 (72)          ; 138 (12)     ; 288               ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3                                                                                                                     ; work         ;
;       |InputQueue:flitBuffers_3|                   ; 23 (10)           ; 26 (7)       ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3|InputQueue:flitBuffers_3                                                                                            ; work         ;
;          |Register:inputQueue_ifc_mf_ifc_fifoMem|  ; 13 (13)           ; 19 (19)      ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem                                                     ; work         ;
;             |altsyncram:arr_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0                                ; work         ;
;                |altsyncram_4gi1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated ; work         ;
;       |InputQueue:flitBuffers_4|                   ; 22 (9)            ; 26 (7)       ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3|InputQueue:flitBuffers_4                                                                                            ; work         ;
;          |Register:inputQueue_ifc_mf_ifc_fifoMem|  ; 13 (13)           ; 19 (19)      ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem                                                     ; work         ;
;             |altsyncram:arr_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0                                ; work         ;
;                |altsyncram_4gi1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated ; work         ;
;       |InputQueue:flitBuffers|                     ; 23 (10)           ; 26 (7)       ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3|InputQueue:flitBuffers                                                                                              ; work         ;
;          |Register:inputQueue_ifc_mf_ifc_fifoMem|  ; 13 (13)           ; 19 (19)      ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem                                                       ; work         ;
;             |altsyncram:arr_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0                                  ; work         ;
;                |altsyncram_4gi1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated   ; work         ;
;       |OutPortFIFO:outPortFIFOs_3|                 ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3                                                                                          ; work         ;
;       |OutPortFIFO:outPortFIFOs_4|                 ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4                                                                                          ; work         ;
;       |OutPortFIFO:outPortFIFOs|                   ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs                                                                                            ; work         ;
;       |Outport_encoder:instance_outport_encoder_1| ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3|Outport_encoder:instance_outport_encoder_1                                                                          ; work         ;
;       |Outport_encoder:instance_outport_encoder_3| ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3|Outport_encoder:instance_outport_encoder_3                                                                          ; work         ;
;       |Outport_encoder:instance_outport_encoder_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3|Outport_encoder:instance_outport_encoder_4                                                                          ; work         ;
;       |RouterAllocator:routerAlloc|                ; 13 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3|RouterAllocator:routerAlloc                                                                                         ; work         ;
;          |InputArbiter:inputArbs|                  ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3|RouterAllocator:routerAlloc|InputArbiter:inputArbs                                                                  ; work         ;
;          |OutputArbiter:outputArbs|                ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Network|RouterCore:Router_3|RouterAllocator:routerAlloc|OutputArbiter:outputArbs                                                                ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 12           ; 8            ; 12           ; 96   ; None ;
; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 12           ; 8            ; 12           ; 96   ; None ;
; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 8            ; 12           ; 8            ; 12           ; 96   ; None ;
; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 12           ; 8            ; 12           ; 96   ; None ;
; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 12           ; 8            ; 12           ; 96   ; None ;
; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 8            ; 12           ; 8            ; 12           ; 96   ; None ;
; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 12           ; 8            ; 12           ; 96   ; None ;
; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 12           ; 8            ; 12           ; 96   ; None ;
; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 8            ; 12           ; 8            ; 12           ; 96   ; None ;
; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 12           ; 8            ; 12           ; 96   ; None ;
; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 12           ; 8            ; 12           ; 96   ; None ;
; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 8            ; 12           ; 8            ; 12           ; 96   ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                         ;
+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Register name                                                                   ; Reason for Removal                                                                       ;
+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_4_4       ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_4_3       ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_4_2       ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_4_1       ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_4         ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_3_4       ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_3_3       ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_3_2       ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_3_1       ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_3         ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_2_4       ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_2_3       ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_2_2       ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_2_1       ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_2         ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_1_4       ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_1_3       ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_1_2       ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_1_1       ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_1         ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_0_4       ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_0_3       ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_0_2       ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_0_1       ; Lost fanout                                                                              ;
; RouterCore:Router_3|RouterAllocator:routerAlloc|as_inputArbGrants_reg_0         ; Lost fanout                                                                              ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_tail[0..2]  ; Lost fanout                                                                              ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_tail[0..2]  ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_4_4       ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_4_3       ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_4_2       ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_4_1       ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_4         ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_3_4       ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_3_3       ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_3_2       ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_3_1       ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_3         ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_2_4       ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_2_3       ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_2_2       ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_2_1       ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_2         ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_1_4       ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_1_3       ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_1_2       ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_1_1       ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_1         ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_0_4       ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_0_3       ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_0_2       ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_0_1       ; Lost fanout                                                                              ;
; RouterCore:Router_2|RouterAllocator:routerAlloc|as_inputArbGrants_reg_0         ; Lost fanout                                                                              ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_tail[0..2]  ; Lost fanout                                                                              ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_tail[0..2]  ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_4_4       ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_4_3       ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_4_2       ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_4_1       ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_4         ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_3_4       ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_3_3       ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_3_2       ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_3_1       ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_3         ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_2_4       ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_2_3       ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_2_2       ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_2_1       ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_2         ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_1_4       ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_1_3       ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_1_2       ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_1_1       ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_1         ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_0_4       ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_0_3       ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_0_2       ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_0_1       ; Lost fanout                                                                              ;
; RouterCore:Router_1|RouterAllocator:routerAlloc|as_inputArbGrants_reg_0         ; Lost fanout                                                                              ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_tail[0..2]  ; Lost fanout                                                                              ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_tail[0..2]  ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_4_4       ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_4_3       ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_4_2       ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_4_1       ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_4         ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_3_4       ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_3_3       ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_3_2       ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_3_1       ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_3         ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_2_4       ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_2_3       ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_2_2       ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_2_1       ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_2         ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_1_4       ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_1_3       ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_1_2       ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_1_1       ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_1         ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_0_4       ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_0_3       ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_0_2       ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_0_1       ; Lost fanout                                                                              ;
; RouterCore:Router_0|RouterAllocator:routerAlloc|as_inputArbGrants_reg_0         ; Lost fanout                                                                              ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_tail[0..2]  ; Lost fanout                                                                              ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_tail[0..2]  ; Lost fanout                                                                              ;
; RouterCore:Router_3|credits_3[3]                                                ; Stuck at VCC due to stuck port data_in                                                   ;
; RouterCore:Router_3|credits_3[0..2]                                             ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|credits_4[3]                                                ; Stuck at VCC due to stuck port data_in                                                   ;
; RouterCore:Router_3|credits_4[0..2]                                             ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem[0..2]   ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_1[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_2[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_3[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_4[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_5[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_6[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_7[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem[0..2]   ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_1[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_2[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_3[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_4[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_5[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_6[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_7[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[0..2]  ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[0..2]  ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|credits_1[3]                                                ; Stuck at VCC due to stuck port data_in                                                   ;
; RouterCore:Router_2|credits_1[0..2]                                             ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|credits_4[3]                                                ; Stuck at VCC due to stuck port data_in                                                   ;
; RouterCore:Router_2|credits_4[0..2]                                             ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem[0..2]   ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_1[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_2[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_3[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_4[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_5[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_6[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_7[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem[0..2]   ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_1[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_2[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_3[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_4[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_5[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_6[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_7[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[0..2]  ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[0..2]  ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|credits_2[3]                                                ; Stuck at VCC due to stuck port data_in                                                   ;
; RouterCore:Router_1|credits_2[0..2]                                             ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|credits_3[3]                                                ; Stuck at VCC due to stuck port data_in                                                   ;
; RouterCore:Router_1|credits_3[0..2]                                             ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem[0..2]   ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_1[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_2[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_3[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_4[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_5[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_6[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_7[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem[0..2]   ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_1[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_2[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_3[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_4[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_5[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_6[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_7[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[0..2]  ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[0..2]  ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|credits_1[3]                                                ; Stuck at VCC due to stuck port data_in                                                   ;
; RouterCore:Router_0|credits_1[0..2]                                             ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|credits_2[3]                                                ; Stuck at VCC due to stuck port data_in                                                   ;
; RouterCore:Router_0|credits_2[0..2]                                             ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem[0..2]   ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_1[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_2[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_3[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_4[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_5[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_6[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_7[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem[0..2]   ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_1[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_2[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_3[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_4[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_5[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_6[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_7[0..2] ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[0..2]  ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[0..2]  ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[2]       ; Merged with RouterCore:Router_0|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[2]    ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[1]       ; Merged with RouterCore:Router_0|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[1]    ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[0]       ; Merged with RouterCore:Router_0|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[0]    ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[2]     ; Merged with RouterCore:Router_0|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[2]  ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[1]     ; Merged with RouterCore:Router_0|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[1]  ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[0]     ; Merged with RouterCore:Router_0|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[0]  ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[2]     ; Merged with RouterCore:Router_0|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[2]  ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[1]     ; Merged with RouterCore:Router_0|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[1]  ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[0]     ; Merged with RouterCore:Router_0|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[0]  ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[2]     ; Merged with RouterCore:Router_0|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[2]  ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[1]     ; Merged with RouterCore:Router_0|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[1]  ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[0]     ; Merged with RouterCore:Router_0|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[0]  ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[2]     ; Merged with RouterCore:Router_0|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[2]  ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[1]     ; Merged with RouterCore:Router_0|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[1]  ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[0]     ; Merged with RouterCore:Router_0|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[0]  ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[2]       ; Merged with RouterCore:Router_1|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[2]    ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[1]       ; Merged with RouterCore:Router_1|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[1]    ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[0]       ; Merged with RouterCore:Router_1|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[0]    ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[2]     ; Merged with RouterCore:Router_1|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[2]  ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[1]     ; Merged with RouterCore:Router_1|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[1]  ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[0]     ; Merged with RouterCore:Router_1|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[0]  ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[2]     ; Merged with RouterCore:Router_1|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[2]  ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[1]     ; Merged with RouterCore:Router_1|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[1]  ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[0]     ; Merged with RouterCore:Router_1|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[0]  ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[2]     ; Merged with RouterCore:Router_1|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[2]  ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[1]     ; Merged with RouterCore:Router_1|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[1]  ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[0]     ; Merged with RouterCore:Router_1|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[0]  ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[2]     ; Merged with RouterCore:Router_1|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[2]  ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[1]     ; Merged with RouterCore:Router_1|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[1]  ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[0]     ; Merged with RouterCore:Router_1|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[0]  ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[2]       ; Merged with RouterCore:Router_2|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[2]    ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[1]       ; Merged with RouterCore:Router_2|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[1]    ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[0]       ; Merged with RouterCore:Router_2|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[0]    ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[2]     ; Merged with RouterCore:Router_2|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[2]  ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[1]     ; Merged with RouterCore:Router_2|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[1]  ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[0]     ; Merged with RouterCore:Router_2|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[0]  ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[2]     ; Merged with RouterCore:Router_2|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[2]  ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[1]     ; Merged with RouterCore:Router_2|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[1]  ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[0]     ; Merged with RouterCore:Router_2|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[0]  ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[2]     ; Merged with RouterCore:Router_2|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[2]  ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[1]     ; Merged with RouterCore:Router_2|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[1]  ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[0]     ; Merged with RouterCore:Router_2|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[0]  ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[2]     ; Merged with RouterCore:Router_2|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[2]  ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[1]     ; Merged with RouterCore:Router_2|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[1]  ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[0]     ; Merged with RouterCore:Router_2|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[0]  ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[2]       ; Merged with RouterCore:Router_3|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[2]    ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[1]       ; Merged with RouterCore:Router_3|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[1]    ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_head[0]       ; Merged with RouterCore:Router_3|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads[0]    ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[2]     ; Merged with RouterCore:Router_3|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[2]  ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[1]     ; Merged with RouterCore:Router_3|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[1]  ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_head[0]     ; Merged with RouterCore:Router_3|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[0]  ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[2]     ; Merged with RouterCore:Router_3|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[2]  ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[1]     ; Merged with RouterCore:Router_3|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[1]  ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_head[0]     ; Merged with RouterCore:Router_3|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[0]  ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[2]     ; Merged with RouterCore:Router_3|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[2]  ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[1]     ; Merged with RouterCore:Router_3|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[1]  ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_head[0]     ; Merged with RouterCore:Router_3|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[0]  ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[2]     ; Merged with RouterCore:Router_3|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[2]  ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[1]     ; Merged with RouterCore:Router_3|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[1]  ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_head[0]     ; Merged with RouterCore:Router_3|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[0]  ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_tail[2]       ; Merged with RouterCore:Router_0|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[2]    ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_tail[1]       ; Merged with RouterCore:Router_0|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[1]    ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_tail[0]       ; Merged with RouterCore:Router_0|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[0]    ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_tail[2]     ; Merged with RouterCore:Router_0|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[2]  ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_tail[1]     ; Merged with RouterCore:Router_0|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[1]  ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_tail[0]     ; Merged with RouterCore:Router_0|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[0]  ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_tail[2]     ; Merged with RouterCore:Router_0|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[2]  ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_tail[1]     ; Merged with RouterCore:Router_0|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[1]  ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_tail[0]     ; Merged with RouterCore:Router_0|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[0]  ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_tail[2]       ; Merged with RouterCore:Router_1|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[2]    ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_tail[1]       ; Merged with RouterCore:Router_1|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[1]    ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_tail[0]       ; Merged with RouterCore:Router_1|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[0]    ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_tail[2]     ; Merged with RouterCore:Router_1|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[2]  ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_tail[1]     ; Merged with RouterCore:Router_1|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[1]  ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_tail[0]     ; Merged with RouterCore:Router_1|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[0]  ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_tail[2]     ; Merged with RouterCore:Router_1|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[2]  ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_tail[1]     ; Merged with RouterCore:Router_1|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[1]  ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_tail[0]     ; Merged with RouterCore:Router_1|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[0]  ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_tail[2]       ; Merged with RouterCore:Router_2|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[2]    ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_tail[1]       ; Merged with RouterCore:Router_2|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[1]    ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_tail[0]       ; Merged with RouterCore:Router_2|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[0]    ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_tail[2]     ; Merged with RouterCore:Router_2|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[2]  ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_tail[1]     ; Merged with RouterCore:Router_2|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[1]  ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_tail[0]     ; Merged with RouterCore:Router_2|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[0]  ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_tail[2]     ; Merged with RouterCore:Router_2|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[2]  ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_tail[1]     ; Merged with RouterCore:Router_2|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[1]  ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_tail[0]     ; Merged with RouterCore:Router_2|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[0]  ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_tail[2]       ; Merged with RouterCore:Router_3|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[2]    ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_tail[1]       ; Merged with RouterCore:Router_3|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[1]    ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_tail[0]       ; Merged with RouterCore:Router_3|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[0]    ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_tail[2]     ; Merged with RouterCore:Router_3|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[2]  ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_tail[1]     ; Merged with RouterCore:Router_3|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[1]  ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_tail[0]     ; Merged with RouterCore:Router_3|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[0]  ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_tail[2]     ; Merged with RouterCore:Router_3|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[2]  ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_tail[1]     ; Merged with RouterCore:Router_3|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[1]  ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_tail[0]     ; Merged with RouterCore:Router_3|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[0]  ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem[2]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_1[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_2[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_3[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_4[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_5[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_6[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_7[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem[2]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_1[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_2[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_3[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_4[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_5[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_6[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_7[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem[2]        ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_1[2]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_2[2]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_3[2]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_4[2]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_5[2]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_6[2]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_7[2]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_not_empty    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_empty    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem[2]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_1[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_2[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_3[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_4[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_5[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_6[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_7[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem[2]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_1[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_2[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_3[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_4[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_5[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_6[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_7[2]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem[2]        ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_1[2]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_2[2]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_3[2]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_4[2]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_5[2]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_6[2]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_7[2]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_not_empty    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_2|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_not_empty    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem[1]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_1[1]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_2[1]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_3[1]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_4[1]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_5[1]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_6[1]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_7[1]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem[1]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_1[1]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_2[1]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_3[1]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_4[1]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_5[1]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_6[1]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_7[1]    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem[1]        ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_1[1]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_2[1]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_3[1]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_4[1]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_5[1]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_6[1]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_7[1]      ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_not_empty    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_1|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_empty    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_not_empty    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_0|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_not_empty    ; Stuck at GND due to stuck port data_in                                                   ;
; RouterCore:Router_3|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[0..2]  ; Lost fanout                                                                              ;
; RouterCore:Router_3|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[0..2]  ; Lost fanout                                                                              ;
; RouterCore:Router_2|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[0..2]  ; Lost fanout                                                                              ;
; RouterCore:Router_2|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[0..2]  ; Lost fanout                                                                              ;
; RouterCore:Router_1|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[0..2]  ; Lost fanout                                                                              ;
; RouterCore:Router_1|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[0..2]  ; Lost fanout                                                                              ;
; RouterCore:Router_0|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[0..2]  ; Lost fanout                                                                              ;
; RouterCore:Router_0|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[0..2]  ; Lost fanout                                                                              ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem[1]        ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem[0]     ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_3[1]      ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_3[0]   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_1[1]      ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_1[0]   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_4[1]      ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_4[0]   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_5[1]      ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_5[0]   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_6[1]      ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_6[0]   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_7[1]      ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_7[0]   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_2[1]      ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_2[0]   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem[1]      ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem[0]   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_3[1]    ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_3[0] ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_1[1]    ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_1[0] ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_4[1]    ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_4[0] ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_5[1]    ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_5[0] ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_6[1]    ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_6[0] ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_7[1]    ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_7[0] ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_2[1]    ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_2[0] ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem[1]      ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem[0]   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_3[1]    ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_3[0] ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_1[1]    ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_1[0] ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_4[1]    ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_4[0] ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_5[1]    ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_5[0] ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_6[1]    ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_6[0] ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_7[1]    ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_7[0] ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_2[1]    ; Merged with RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_2[0] ;
; Total Number of Removed Registers = 596                                         ;                                                                                          ;
+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                             ;
+-----------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name                                                               ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+-----------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; RouterCore:Router_3|credits_3[3]                                            ; Stuck at VCC              ; RouterCore:Router_3|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[2],  ;
;                                                                             ; due to stuck port data_in ; RouterCore:Router_3|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[1],  ;
;                                                                             ;                           ; RouterCore:Router_3|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[0]   ;
; RouterCore:Router_3|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[0] ; Stuck at GND              ; RouterCore:Router_3|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_not_empty, ;
;                                                                             ; due to stuck port data_in ; RouterCore:Router_3|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[1],  ;
;                                                                             ;                           ; RouterCore:Router_3|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[0]   ;
; RouterCore:Router_2|credits_1[3]                                            ; Stuck at VCC              ; RouterCore:Router_2|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[2],  ;
;                                                                             ; due to stuck port data_in ; RouterCore:Router_2|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[1],  ;
;                                                                             ;                           ; RouterCore:Router_2|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[0]   ;
; RouterCore:Router_2|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[0] ; Stuck at GND              ; RouterCore:Router_2|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_not_empty, ;
;                                                                             ; due to stuck port data_in ; RouterCore:Router_2|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[1],  ;
;                                                                             ;                           ; RouterCore:Router_2|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads[0]   ;
; RouterCore:Router_1|credits_2[3]                                            ; Stuck at VCC              ; RouterCore:Router_1|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[2],  ;
;                                                                             ; due to stuck port data_in ; RouterCore:Router_1|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[1],  ;
;                                                                             ;                           ; RouterCore:Router_1|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads[0]   ;
; RouterCore:Router_1|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem[2]  ; Stuck at GND              ; RouterCore:Router_1|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[2],  ;
;                                                                             ; due to stuck port data_in ; RouterCore:Router_1|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[1],  ;
;                                                                             ;                           ; RouterCore:Router_1|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[0]   ;
; RouterCore:Router_0|credits_1[3]                                            ; Stuck at VCC              ; RouterCore:Router_0|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[2],  ;
;                                                                             ; due to stuck port data_in ; RouterCore:Router_0|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[1],  ;
;                                                                             ;                           ; RouterCore:Router_0|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads[0]   ;
; RouterCore:Router_0|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem[2]  ; Stuck at GND              ; RouterCore:Router_0|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[2],  ;
;                                                                             ; due to stuck port data_in ; RouterCore:Router_0|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[1],  ;
;                                                                             ;                           ; RouterCore:Router_0|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads[0]   ;
; RouterCore:Router_3|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[0] ; Stuck at GND              ; RouterCore:Router_3|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_empty  ;
;                                                                             ; due to stuck port data_in ;                                                                               ;
; RouterCore:Router_2|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[0] ; Stuck at GND              ; RouterCore:Router_2|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_not_empty  ;
;                                                                             ; due to stuck port data_in ;                                                                               ;
; RouterCore:Router_1|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[0] ; Stuck at GND              ; RouterCore:Router_1|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_not_empty  ;
;                                                                             ; due to stuck port data_in ;                                                                               ;
; RouterCore:Router_1|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[0] ; Stuck at GND              ; RouterCore:Router_1|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_empty  ;
;                                                                             ; due to stuck port data_in ;                                                                               ;
; RouterCore:Router_0|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[0] ; Stuck at GND              ; RouterCore:Router_0|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_not_empty  ;
;                                                                             ; due to stuck port data_in ;                                                                               ;
; RouterCore:Router_0|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[0] ; Stuck at GND              ; RouterCore:Router_0|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_not_empty  ;
;                                                                             ; due to stuck port data_in ;                                                                               ;
+-----------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 552   ;
; Number of registers using Synchronous Clear  ; 60    ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 252   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; Register Name                                                                                            ; RAM Name                                                                                      ;
+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[0]  ; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[1]  ; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[2]  ; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[3]  ; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[4]  ; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[5]  ; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[6]  ; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[7]  ; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[8]  ; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[9]  ; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[10] ; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[11] ; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[12] ; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[13] ; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[14] ; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[15] ; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[16] ; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[17] ; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[18] ; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[0]  ; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[1]  ; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[2]  ; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[3]  ; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[4]  ; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[5]  ; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[6]  ; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[7]  ; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[8]  ; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[9]  ; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[10] ; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[11] ; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[12] ; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[13] ; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[14] ; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[15] ; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[16] ; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[17] ; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[18] ; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[0]    ; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[1]    ; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[2]    ; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[3]    ; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[4]    ; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[5]    ; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[6]    ; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[7]    ; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[8]    ; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[9]    ; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[10]   ; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[11]   ; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[12]   ; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[13]   ; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[14]   ; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[15]   ; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[16]   ; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[17]   ; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[18]   ; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[0]  ; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[1]  ; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[2]  ; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[3]  ; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[4]  ; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[5]  ; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[6]  ; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[7]  ; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[8]  ; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[9]  ; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[10] ; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[11] ; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[12] ; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[13] ; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[14] ; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[15] ; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[16] ; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[17] ; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[18] ; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[0]  ; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[1]  ; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[2]  ; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[3]  ; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[4]  ; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[5]  ; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[6]  ; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[7]  ; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[8]  ; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[9]  ; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[10] ; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[11] ; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[12] ; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[13] ; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[14] ; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[15] ; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[16] ; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[17] ; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[18] ; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[0]    ; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[1]    ; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[2]    ; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[3]    ; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[4]    ; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[5]    ; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[6]    ; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[7]    ; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[8]    ; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[9]    ; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[10]   ; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[11]   ; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[12]   ; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[13]   ; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[14]   ; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[15]   ; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[16]   ; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[17]   ; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[18]   ; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[0]  ; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[1]  ; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[2]  ; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[3]  ; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[4]  ; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[5]  ; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[6]  ; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[7]  ; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[8]  ; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[9]  ; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[10] ; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[11] ; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[12] ; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[13] ; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[14] ; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[15] ; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[16] ; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[17] ; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[18] ; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[0]  ; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[1]  ; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[2]  ; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[3]  ; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[4]  ; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[5]  ; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[6]  ; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[7]  ; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[8]  ; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[9]  ; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[10] ; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[11] ; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[12] ; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[13] ; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[14] ; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[15] ; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[16] ; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[17] ; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[18] ; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[0]    ; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[1]    ; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[2]    ; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[3]    ; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[4]    ; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[5]    ; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[6]    ; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[7]    ; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[8]    ; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[9]    ; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[10]   ; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[11]   ; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[12]   ; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[13]   ; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[14]   ; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[15]   ; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[16]   ; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[17]   ; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[18]   ; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[0]  ; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[1]  ; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[2]  ; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[3]  ; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[4]  ; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[5]  ; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[6]  ; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[7]  ; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[8]  ; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[9]  ; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[10] ; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[11] ; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[12] ; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[13] ; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[14] ; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[15] ; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[16] ; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[17] ; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[18] ; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[0]  ; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[1]  ; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[2]  ; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[3]  ; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[4]  ; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[5]  ; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[6]  ; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[7]  ; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[8]  ; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[9]  ; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[10] ; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[11] ; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[12] ; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[13] ; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[14] ; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[15] ; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[16] ; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[17] ; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[18] ; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0 ;
; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[0]    ; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[1]    ; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[2]    ; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[3]    ; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[4]    ; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[5]    ; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[6]    ; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[7]    ; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[8]    ; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[9]    ; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[10]   ; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[11]   ; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[12]   ; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[13]   ; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[14]   ; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[15]   ; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[16]   ; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[17]   ; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0_bypass[18]   ; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0   ;
+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_3|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[0]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_3|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[0]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_3|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[0]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_2|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_tails[0]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_2|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[0]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_2|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[2]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_1|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_tails[2]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_1|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[1]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_1|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[0]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_tails[0]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_tails[0]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_tails[0]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|credits[2]                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|credits_3[0]                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|credits_4[0]                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem[2]          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_4[2]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_2[2]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_6[0]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_1[1]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_5[2]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_3[2]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_7[0]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem[1]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_4[2]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_2[0]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_6[1]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_1[0]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_5[1]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_3[2]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_7[2]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem[2]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_4[0]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_2[2]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_6[1]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_1[0]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_5[1]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_3[0]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_7[1]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem[2]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_4[0]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_2[0]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_6[0]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_1[2]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_5[0]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_3[2]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_7[0]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_1|credits[2]                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_1|credits_4[0]                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_1|credits_1[1]                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem[2]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_4[2]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_2[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_6[2]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_1[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_5[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_3[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|outPortFIFO_ifc_fifo_mem_7[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem[2]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_4[2]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_2[2]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_6[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_1[2]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_5[2]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_3[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_7[2]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem[1]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_4[1]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_2[1]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_6[1]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_1[1]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_5[0]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_3[0]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_7[0]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_2|credits[2]                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_2|credits_2[0]                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_2|credits_3[2]                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem[1]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_4[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_2[1]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_6[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_1[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_5[1]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_3[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|outPortFIFO_ifc_fifo_mem_7[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem[0]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_4[1]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_2[1]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_6[1]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_1[1]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_5[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_3[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_7[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem[1]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_4[1]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_2[1]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_6[1]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_1[1]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_5[1]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_3[0]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs|outPortFIFO_ifc_fifo_mem_7[0]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_3|credits[1]                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_3|credits_1[1]                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Network|RouterCore:Router_3|credits_2[1]                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem[0]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_4[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_2[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_6[1]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_1[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_5[1]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_3[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|outPortFIFO_ifc_fifo_mem_7[1]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem[0]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_4[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_2[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_6[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_1[1]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_5[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_3[1]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|outPortFIFO_ifc_fifo_mem_7[0]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_0|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_1|Mux16                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_1|Mux4                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_1|Mux11                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_1|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_2|Mux16                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_2|Mux13                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_2|Mux0                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_2|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_3|Mux19                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_3|Mux8                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_3|Mux0                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_3|InputQueue:flitBuffers|inputQueue_ifc_mf_ifc_heads            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_0|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_0|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_1|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_1|InputQueue:flitBuffers_2|inputQueue_ifc_mf_ifc_heads          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_2|InputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_heads          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_2|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_2|out_ports_0_getFlit[10]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_3|InputQueue:flitBuffers_3|inputQueue_ifc_mf_ifc_heads          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_3|InputQueue:flitBuffers_4|inputQueue_ifc_mf_ifc_heads          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_3|out_ports_0_getFlit[10]                                       ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_1|Mux66                                                         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_2|Mux55                                                         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_0|Mux68                                                         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_3|Mux20                                                         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_0|Mux59                                                         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_3|Mux41                                                         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_2|Mux40                                                         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_1|Mux33                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs|Mux0                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |Network|RouterCore:Router_0|Mux18                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1|Mux0                               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |Network|RouterCore:Router_0|Mux12                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2|Mux0                               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |Network|RouterCore:Router_0|Mux5                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_0|Outport_encoder:instance_outport_encoder_1|outport_encoder[1] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs|Mux2                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2|Mux2                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3|Mux2                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs|Mux2                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1|Mux2                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4|Mux1                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_2|Outport_encoder:instance_outport_encoder_1|outport_encoder[0] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs|Mux2                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3|Mux2                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4|Mux1                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_0|Outport_encoder:instance_outport_encoder_2|outport_encoder[0] ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_0|out_ports_0_getFlit[9]                                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |Network|RouterCore:Router_1|IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d474     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_2|Outport_encoder:instance_outport_encoder_4|outport_encoder[1] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_3|Outport_encoder:instance_outport_encoder_3|outport_encoder[2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_3|Outport_encoder:instance_outport_encoder_4|outport_encoder[2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_0|Outport_encoder:instance_outport_encoder_0|outport_encoder[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_2|Outport_encoder:instance_outport_encoder_0|outport_encoder[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Network|RouterCore:Router_3|Outport_encoder:instance_outport_encoder_1|outport_encoder[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0|altsyncram_4gi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: File_load:RoutingTable_1_bank ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; file           ; RoutingTable_1.hex               ; String                 ;
; addr_width     ; 00000000000000000000000000000010 ; Unsigned Binary        ;
; data_width     ; 00000000000000000000000000000011 ; Unsigned Binary        ;
; lo             ; 00000000000000000000000000000000 ; Unsigned Binary        ;
; hi             ; 00000000000000000000000000000011 ; Unsigned Binary        ;
; binary         ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: File_load:RoutingTable_1_bank_1 ;
+----------------+----------------------------------+--------------------------+
; Parameter Name ; Value                            ; Type                     ;
+----------------+----------------------------------+--------------------------+
; file           ; RoutingTable_1.hex               ; String                   ;
; addr_width     ; 00000000000000000000000000000010 ; Unsigned Binary          ;
; data_width     ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; lo             ; 00000000000000000000000000000000 ; Unsigned Binary          ;
; hi             ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; binary         ; 00000000000000000000000000000000 ; Unsigned Binary          ;
+----------------+----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: File_load:RoutingTable_1_bank_2 ;
+----------------+----------------------------------+--------------------------+
; Parameter Name ; Value                            ; Type                     ;
+----------------+----------------------------------+--------------------------+
; file           ; RoutingTable_1.hex               ; String                   ;
; addr_width     ; 00000000000000000000000000000010 ; Unsigned Binary          ;
; data_width     ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; lo             ; 00000000000000000000000000000000 ; Unsigned Binary          ;
; hi             ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; binary         ; 00000000000000000000000000000000 ; Unsigned Binary          ;
+----------------+----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: File_load:RoutingTable_1_bank_3 ;
+----------------+----------------------------------+--------------------------+
; Parameter Name ; Value                            ; Type                     ;
+----------------+----------------------------------+--------------------------+
; file           ; RoutingTable_1.hex               ; String                   ;
; addr_width     ; 00000000000000000000000000000010 ; Unsigned Binary          ;
; data_width     ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; lo             ; 00000000000000000000000000000000 ; Unsigned Binary          ;
; hi             ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; binary         ; 00000000000000000000000000000000 ; Unsigned Binary          ;
+----------------+----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: File_load:RoutingTable_1_bank_4 ;
+----------------+----------------------------------+--------------------------+
; Parameter Name ; Value                            ; Type                     ;
+----------------+----------------------------------+--------------------------+
; file           ; RoutingTable_1.hex               ; String                   ;
; addr_width     ; 00000000000000000000000000000010 ; Unsigned Binary          ;
; data_width     ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; lo             ; 00000000000000000000000000000000 ; Unsigned Binary          ;
; hi             ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; binary         ; 00000000000000000000000000000000 ; Unsigned Binary          ;
+----------------+----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: File_load:RoutingTable_2_bank ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; file           ; RoutingTable_2.hex               ; String                 ;
; addr_width     ; 00000000000000000000000000000010 ; Unsigned Binary        ;
; data_width     ; 00000000000000000000000000000011 ; Unsigned Binary        ;
; lo             ; 00000000000000000000000000000000 ; Unsigned Binary        ;
; hi             ; 00000000000000000000000000000011 ; Unsigned Binary        ;
; binary         ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: File_load:RoutingTable_2_bank_1 ;
+----------------+----------------------------------+--------------------------+
; Parameter Name ; Value                            ; Type                     ;
+----------------+----------------------------------+--------------------------+
; file           ; RoutingTable_2.hex               ; String                   ;
; addr_width     ; 00000000000000000000000000000010 ; Unsigned Binary          ;
; data_width     ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; lo             ; 00000000000000000000000000000000 ; Unsigned Binary          ;
; hi             ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; binary         ; 00000000000000000000000000000000 ; Unsigned Binary          ;
+----------------+----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: File_load:RoutingTable_2_bank_2 ;
+----------------+----------------------------------+--------------------------+
; Parameter Name ; Value                            ; Type                     ;
+----------------+----------------------------------+--------------------------+
; file           ; RoutingTable_2.hex               ; String                   ;
; addr_width     ; 00000000000000000000000000000010 ; Unsigned Binary          ;
; data_width     ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; lo             ; 00000000000000000000000000000000 ; Unsigned Binary          ;
; hi             ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; binary         ; 00000000000000000000000000000000 ; Unsigned Binary          ;
+----------------+----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: File_load:RoutingTable_2_bank_3 ;
+----------------+----------------------------------+--------------------------+
; Parameter Name ; Value                            ; Type                     ;
+----------------+----------------------------------+--------------------------+
; file           ; RoutingTable_2.hex               ; String                   ;
; addr_width     ; 00000000000000000000000000000010 ; Unsigned Binary          ;
; data_width     ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; lo             ; 00000000000000000000000000000000 ; Unsigned Binary          ;
; hi             ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; binary         ; 00000000000000000000000000000000 ; Unsigned Binary          ;
+----------------+----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: File_load:RoutingTable_2_bank_4 ;
+----------------+----------------------------------+--------------------------+
; Parameter Name ; Value                            ; Type                     ;
+----------------+----------------------------------+--------------------------+
; file           ; RoutingTable_2.hex               ; String                   ;
; addr_width     ; 00000000000000000000000000000010 ; Unsigned Binary          ;
; data_width     ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; lo             ; 00000000000000000000000000000000 ; Unsigned Binary          ;
; hi             ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; binary         ; 00000000000000000000000000000000 ; Unsigned Binary          ;
+----------------+----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: File_load:RoutingTable_3_bank ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; file           ; RoutingTable_3.hex               ; String                 ;
; addr_width     ; 00000000000000000000000000000010 ; Unsigned Binary        ;
; data_width     ; 00000000000000000000000000000011 ; Unsigned Binary        ;
; lo             ; 00000000000000000000000000000000 ; Unsigned Binary        ;
; hi             ; 00000000000000000000000000000011 ; Unsigned Binary        ;
; binary         ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: File_load:RoutingTable_3_bank_1 ;
+----------------+----------------------------------+--------------------------+
; Parameter Name ; Value                            ; Type                     ;
+----------------+----------------------------------+--------------------------+
; file           ; RoutingTable_3.hex               ; String                   ;
; addr_width     ; 00000000000000000000000000000010 ; Unsigned Binary          ;
; data_width     ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; lo             ; 00000000000000000000000000000000 ; Unsigned Binary          ;
; hi             ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; binary         ; 00000000000000000000000000000000 ; Unsigned Binary          ;
+----------------+----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: File_load:RoutingTable_3_bank_2 ;
+----------------+----------------------------------+--------------------------+
; Parameter Name ; Value                            ; Type                     ;
+----------------+----------------------------------+--------------------------+
; file           ; RoutingTable_3.hex               ; String                   ;
; addr_width     ; 00000000000000000000000000000010 ; Unsigned Binary          ;
; data_width     ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; lo             ; 00000000000000000000000000000000 ; Unsigned Binary          ;
; hi             ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; binary         ; 00000000000000000000000000000000 ; Unsigned Binary          ;
+----------------+----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: File_load:RoutingTable_3_bank_3 ;
+----------------+----------------------------------+--------------------------+
; Parameter Name ; Value                            ; Type                     ;
+----------------+----------------------------------+--------------------------+
; file           ; RoutingTable_3.hex               ; String                   ;
; addr_width     ; 00000000000000000000000000000010 ; Unsigned Binary          ;
; data_width     ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; lo             ; 00000000000000000000000000000000 ; Unsigned Binary          ;
; hi             ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; binary         ; 00000000000000000000000000000000 ; Unsigned Binary          ;
+----------------+----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: File_load:RoutingTable_3_bank_4 ;
+----------------+----------------------------------+--------------------------+
; Parameter Name ; Value                            ; Type                     ;
+----------------+----------------------------------+--------------------------+
; file           ; RoutingTable_3.hex               ; String                   ;
; addr_width     ; 00000000000000000000000000000010 ; Unsigned Binary          ;
; data_width     ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; lo             ; 00000000000000000000000000000000 ; Unsigned Binary          ;
; hi             ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; binary         ; 00000000000000000000000000000000 ; Unsigned Binary          ;
+----------------+----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: File_load:RoutingTable_0_bank ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; file           ; RoutingTable_0.hex               ; String                 ;
; addr_width     ; 00000000000000000000000000000010 ; Unsigned Binary        ;
; data_width     ; 00000000000000000000000000000011 ; Unsigned Binary        ;
; lo             ; 00000000000000000000000000000000 ; Unsigned Binary        ;
; hi             ; 00000000000000000000000000000011 ; Unsigned Binary        ;
; binary         ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: File_load:RoutingTable_0_bank_1 ;
+----------------+----------------------------------+--------------------------+
; Parameter Name ; Value                            ; Type                     ;
+----------------+----------------------------------+--------------------------+
; file           ; RoutingTable_0.hex               ; String                   ;
; addr_width     ; 00000000000000000000000000000010 ; Unsigned Binary          ;
; data_width     ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; lo             ; 00000000000000000000000000000000 ; Unsigned Binary          ;
; hi             ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; binary         ; 00000000000000000000000000000000 ; Unsigned Binary          ;
+----------------+----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: File_load:RoutingTable_0_bank_2 ;
+----------------+----------------------------------+--------------------------+
; Parameter Name ; Value                            ; Type                     ;
+----------------+----------------------------------+--------------------------+
; file           ; RoutingTable_0.hex               ; String                   ;
; addr_width     ; 00000000000000000000000000000010 ; Unsigned Binary          ;
; data_width     ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; lo             ; 00000000000000000000000000000000 ; Unsigned Binary          ;
; hi             ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; binary         ; 00000000000000000000000000000000 ; Unsigned Binary          ;
+----------------+----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: File_load:RoutingTable_0_bank_3 ;
+----------------+----------------------------------+--------------------------+
; Parameter Name ; Value                            ; Type                     ;
+----------------+----------------------------------+--------------------------+
; file           ; RoutingTable_0.hex               ; String                   ;
; addr_width     ; 00000000000000000000000000000010 ; Unsigned Binary          ;
; data_width     ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; lo             ; 00000000000000000000000000000000 ; Unsigned Binary          ;
; hi             ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; binary         ; 00000000000000000000000000000000 ; Unsigned Binary          ;
+----------------+----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: File_load:RoutingTable_0_bank_4 ;
+----------------+----------------------------------+--------------------------+
; Parameter Name ; Value                            ; Type                     ;
+----------------+----------------------------------+--------------------------+
; file           ; RoutingTable_0.hex               ; String                   ;
; addr_width     ; 00000000000000000000000000000010 ; Unsigned Binary          ;
; data_width     ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; lo             ; 00000000000000000000000000000000 ; Unsigned Binary          ;
; hi             ; 00000000000000000000000000000011 ; Unsigned Binary          ;
; binary         ; 00000000000000000000000000000000 ; Unsigned Binary          ;
+----------------+----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+----------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                       ;
+----------------+----------------------------------+----------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000001100 ; Unsigned Binary                                                            ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                            ;
; depth          ; 8                                ; Signed Integer                                                             ;
+----------------+----------------------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                         ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000001100 ; Unsigned Binary                                                              ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                              ;
; depth          ; 8                                ; Signed Integer                                                               ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                         ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000001100 ; Unsigned Binary                                                              ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                              ;
; depth          ; 8                                ; Signed Integer                                                               ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RouterCore:Router_0|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                         ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000001100 ; Unsigned Binary                                                              ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                              ;
; depth          ; 8                                ; Signed Integer                                                               ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RouterCore:Router_0|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                         ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000001100 ; Unsigned Binary                                                              ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                              ;
; depth          ; 8                                ; Signed Integer                                                               ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+----------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                       ;
+----------------+----------------------------------+----------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000001100 ; Unsigned Binary                                                            ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                            ;
; depth          ; 8                                ; Signed Integer                                                             ;
+----------------+----------------------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RouterCore:Router_1|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                         ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000001100 ; Unsigned Binary                                                              ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                              ;
; depth          ; 8                                ; Signed Integer                                                               ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                         ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000001100 ; Unsigned Binary                                                              ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                              ;
; depth          ; 8                                ; Signed Integer                                                               ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                         ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000001100 ; Unsigned Binary                                                              ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                              ;
; depth          ; 8                                ; Signed Integer                                                               ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RouterCore:Router_1|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                         ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000001100 ; Unsigned Binary                                                              ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                              ;
; depth          ; 8                                ; Signed Integer                                                               ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+----------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                       ;
+----------------+----------------------------------+----------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000001100 ; Unsigned Binary                                                            ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                            ;
; depth          ; 8                                ; Signed Integer                                                             ;
+----------------+----------------------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                         ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000001100 ; Unsigned Binary                                                              ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                              ;
; depth          ; 8                                ; Signed Integer                                                               ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RouterCore:Router_2|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                         ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000001100 ; Unsigned Binary                                                              ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                              ;
; depth          ; 8                                ; Signed Integer                                                               ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RouterCore:Router_2|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                         ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000001100 ; Unsigned Binary                                                              ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                              ;
; depth          ; 8                                ; Signed Integer                                                               ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                         ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000001100 ; Unsigned Binary                                                              ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                              ;
; depth          ; 8                                ; Signed Integer                                                               ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+----------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                       ;
+----------------+----------------------------------+----------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000001100 ; Unsigned Binary                                                            ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                            ;
; depth          ; 8                                ; Signed Integer                                                             ;
+----------------+----------------------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RouterCore:Router_3|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                         ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000001100 ; Unsigned Binary                                                              ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                              ;
; depth          ; 8                                ; Signed Integer                                                               ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RouterCore:Router_3|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                         ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000001100 ; Unsigned Binary                                                              ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                              ;
; depth          ; 8                                ; Signed Integer                                                               ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                         ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000001100 ; Unsigned Binary                                                              ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                              ;
; depth          ; 8                                ; Signed Integer                                                               ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                         ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
; data_width     ; 00000000000000000000000000001100 ; Unsigned Binary                                                              ;
; addr_width     ; 00000000000000000000000000000011 ; Unsigned Binary                                                              ;
; depth          ; 8                                ; Signed Integer                                                               ;
+----------------+----------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 12                   ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 12                   ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_4gi1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 12                   ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 12                   ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_4gi1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 12                   ; Untyped                                                                                     ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                     ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 12                   ; Untyped                                                                                     ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                     ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_4gi1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 12                   ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 12                   ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_4gi1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 12                   ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 12                   ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_4gi1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 12                   ; Untyped                                                                                     ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                     ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 12                   ; Untyped                                                                                     ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                     ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_4gi1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 12                   ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 12                   ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_4gi1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 12                   ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 12                   ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_4gi1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 12                   ; Untyped                                                                                     ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                     ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 12                   ; Untyped                                                                                     ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                     ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_4gi1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 12                   ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 12                   ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_4gi1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 12                   ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 12                   ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_4gi1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 12                   ; Untyped                                                                                     ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                     ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 12                   ; Untyped                                                                                     ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                     ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_4gi1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                     ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                                                       ;
; Entity Instance                           ; RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 12                                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 12                                                                                                       ;
;     -- NUMWORDS_B                         ; 8                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 12                                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 12                                                                                                       ;
;     -- NUMWORDS_B                         ; 8                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 12                                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 12                                                                                                       ;
;     -- NUMWORDS_B                         ; 8                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 12                                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 12                                                                                                       ;
;     -- NUMWORDS_B                         ; 8                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 12                                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 12                                                                                                       ;
;     -- NUMWORDS_B                         ; 8                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 12                                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 12                                                                                                       ;
;     -- NUMWORDS_B                         ; 8                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 12                                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 12                                                                                                       ;
;     -- NUMWORDS_B                         ; 8                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 12                                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 12                                                                                                       ;
;     -- NUMWORDS_B                         ; 8                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 12                                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 12                                                                                                       ;
;     -- NUMWORDS_B                         ; 8                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 12                                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 12                                                                                                       ;
;     -- NUMWORDS_B                         ; 8                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 12                                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 12                                                                                                       ;
;     -- NUMWORDS_B                         ; 8                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 12                                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 12                                                                                                       ;
;     -- NUMWORDS_B                         ; 8                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "RouterCore:Router_3"                               ;
+----------------------------------+--------+----------+------------------------+
; Port                             ; Type   ; Severity ; Details                ;
+----------------------------------+--------+----------+------------------------+
; in_ports_1_putRoutedFlit_flit_in ; Input  ; Info     ; Stuck at GND           ;
; in_ports_2_putRoutedFlit_flit_in ; Input  ; Info     ; Stuck at GND           ;
; out_ports_3_putCredits_cr_in     ; Input  ; Info     ; Stuck at GND           ;
; out_ports_4_putCredits_cr_in     ; Input  ; Info     ; Stuck at GND           ;
; EN_in_ports_1_putRoutedFlit      ; Input  ; Info     ; Stuck at GND           ;
; EN_in_ports_1_getCredits         ; Input  ; Info     ; Stuck at GND           ;
; EN_in_ports_2_putRoutedFlit      ; Input  ; Info     ; Stuck at GND           ;
; EN_in_ports_2_getCredits         ; Input  ; Info     ; Stuck at GND           ;
; EN_in_ports_3_putRoutedFlit      ; Input  ; Info     ; Stuck at VCC           ;
; EN_in_ports_3_getCredits         ; Input  ; Info     ; Stuck at VCC           ;
; EN_in_ports_4_putRoutedFlit      ; Input  ; Info     ; Stuck at VCC           ;
; EN_in_ports_4_getCredits         ; Input  ; Info     ; Stuck at VCC           ;
; EN_out_ports_1_getFlit           ; Input  ; Info     ; Stuck at VCC           ;
; EN_out_ports_1_putCredits        ; Input  ; Info     ; Stuck at VCC           ;
; EN_out_ports_2_getFlit           ; Input  ; Info     ; Stuck at VCC           ;
; EN_out_ports_2_putCredits        ; Input  ; Info     ; Stuck at VCC           ;
; EN_out_ports_3_getFlit           ; Input  ; Info     ; Stuck at GND           ;
; EN_out_ports_3_putCredits        ; Input  ; Info     ; Stuck at GND           ;
; EN_out_ports_4_getFlit           ; Input  ; Info     ; Stuck at GND           ;
; EN_out_ports_4_putCredits        ; Input  ; Info     ; Stuck at GND           ;
; in_ports_1_getCredits            ; Output ; Info     ; Explicitly unconnected ;
; in_ports_2_getCredits            ; Output ; Info     ; Explicitly unconnected ;
; out_ports_3_getFlit              ; Output ; Info     ; Explicitly unconnected ;
; out_ports_4_getFlit              ; Output ; Info     ; Explicitly unconnected ;
+----------------------------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "RouterCore:Router_2"                               ;
+----------------------------------+--------+----------+------------------------+
; Port                             ; Type   ; Severity ; Details                ;
+----------------------------------+--------+----------+------------------------+
; in_ports_2_putRoutedFlit_flit_in ; Input  ; Info     ; Stuck at GND           ;
; in_ports_3_putRoutedFlit_flit_in ; Input  ; Info     ; Stuck at GND           ;
; out_ports_1_putCredits_cr_in     ; Input  ; Info     ; Stuck at GND           ;
; out_ports_4_putCredits_cr_in     ; Input  ; Info     ; Stuck at GND           ;
; EN_in_ports_1_putRoutedFlit      ; Input  ; Info     ; Stuck at VCC           ;
; EN_in_ports_1_getCredits         ; Input  ; Info     ; Stuck at VCC           ;
; EN_in_ports_2_putRoutedFlit      ; Input  ; Info     ; Stuck at GND           ;
; EN_in_ports_2_getCredits         ; Input  ; Info     ; Stuck at GND           ;
; EN_in_ports_3_putRoutedFlit      ; Input  ; Info     ; Stuck at GND           ;
; EN_in_ports_3_getCredits         ; Input  ; Info     ; Stuck at GND           ;
; EN_in_ports_4_putRoutedFlit      ; Input  ; Info     ; Stuck at VCC           ;
; EN_in_ports_4_getCredits         ; Input  ; Info     ; Stuck at VCC           ;
; EN_out_ports_1_getFlit           ; Input  ; Info     ; Stuck at GND           ;
; EN_out_ports_1_putCredits        ; Input  ; Info     ; Stuck at GND           ;
; EN_out_ports_2_getFlit           ; Input  ; Info     ; Stuck at VCC           ;
; EN_out_ports_2_putCredits        ; Input  ; Info     ; Stuck at VCC           ;
; EN_out_ports_3_getFlit           ; Input  ; Info     ; Stuck at VCC           ;
; EN_out_ports_3_putCredits        ; Input  ; Info     ; Stuck at VCC           ;
; EN_out_ports_4_getFlit           ; Input  ; Info     ; Stuck at GND           ;
; EN_out_ports_4_putCredits        ; Input  ; Info     ; Stuck at GND           ;
; in_ports_2_getCredits            ; Output ; Info     ; Explicitly unconnected ;
; in_ports_3_getCredits            ; Output ; Info     ; Explicitly unconnected ;
; out_ports_1_getFlit              ; Output ; Info     ; Explicitly unconnected ;
; out_ports_4_getFlit              ; Output ; Info     ; Explicitly unconnected ;
+----------------------------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "RouterCore:Router_1"                               ;
+----------------------------------+--------+----------+------------------------+
; Port                             ; Type   ; Severity ; Details                ;
+----------------------------------+--------+----------+------------------------+
; in_ports_1_putRoutedFlit_flit_in ; Input  ; Info     ; Stuck at GND           ;
; in_ports_4_putRoutedFlit_flit_in ; Input  ; Info     ; Stuck at GND           ;
; out_ports_2_putCredits_cr_in     ; Input  ; Info     ; Stuck at GND           ;
; out_ports_3_putCredits_cr_in     ; Input  ; Info     ; Stuck at GND           ;
; EN_in_ports_1_putRoutedFlit      ; Input  ; Info     ; Stuck at GND           ;
; EN_in_ports_1_getCredits         ; Input  ; Info     ; Stuck at GND           ;
; EN_in_ports_2_putRoutedFlit      ; Input  ; Info     ; Stuck at VCC           ;
; EN_in_ports_2_getCredits         ; Input  ; Info     ; Stuck at VCC           ;
; EN_in_ports_3_putRoutedFlit      ; Input  ; Info     ; Stuck at VCC           ;
; EN_in_ports_3_getCredits         ; Input  ; Info     ; Stuck at VCC           ;
; EN_in_ports_4_putRoutedFlit      ; Input  ; Info     ; Stuck at GND           ;
; EN_in_ports_4_getCredits         ; Input  ; Info     ; Stuck at GND           ;
; EN_out_ports_1_getFlit           ; Input  ; Info     ; Stuck at VCC           ;
; EN_out_ports_1_putCredits        ; Input  ; Info     ; Stuck at VCC           ;
; EN_out_ports_2_getFlit           ; Input  ; Info     ; Stuck at GND           ;
; EN_out_ports_2_putCredits        ; Input  ; Info     ; Stuck at GND           ;
; EN_out_ports_3_getFlit           ; Input  ; Info     ; Stuck at GND           ;
; EN_out_ports_3_putCredits        ; Input  ; Info     ; Stuck at GND           ;
; EN_out_ports_4_getFlit           ; Input  ; Info     ; Stuck at VCC           ;
; EN_out_ports_4_putCredits        ; Input  ; Info     ; Stuck at VCC           ;
; in_ports_1_getCredits            ; Output ; Info     ; Explicitly unconnected ;
; in_ports_4_getCredits            ; Output ; Info     ; Explicitly unconnected ;
; out_ports_2_getFlit              ; Output ; Info     ; Explicitly unconnected ;
; out_ports_3_getFlit              ; Output ; Info     ; Explicitly unconnected ;
+----------------------------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "RouterCore:Router_0|RouterAllocator:routerAlloc" ;
+-------------+-------+----------+--------------------------------------------+
; Port        ; Type  ; Severity ; Details                                    ;
+-------------+-------+----------+--------------------------------------------+
; pipeline    ; Input ; Info     ; Stuck at GND                               ;
; EN_allocate ; Input ; Info     ; Stuck at VCC                               ;
; EN_next     ; Input ; Info     ; Stuck at VCC                               ;
+-------------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "RouterCore:Router_0|OutPortFIFO:outPortFIFOs_4" ;
+--------------+--------+----------+-----------------------------------------+
; Port         ; Type   ; Severity ; Details                                 ;
+--------------+--------+----------+-----------------------------------------+
; EN_clear     ; Input  ; Info     ; Stuck at GND                            ;
; RDY_enq      ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_deq      ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_first    ; Output ; Info     ; Explicitly unconnected                  ;
; notFull      ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_notFull  ; Output ; Info     ; Explicitly unconnected                  ;
; notEmpty     ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_notEmpty ; Output ; Info     ; Explicitly unconnected                  ;
; count        ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_count    ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_clear    ; Output ; Info     ; Explicitly unconnected                  ;
+--------------+--------+----------+-----------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "RouterCore:Router_0|OutPortFIFO:outPortFIFOs_3" ;
+--------------+--------+----------+-----------------------------------------+
; Port         ; Type   ; Severity ; Details                                 ;
+--------------+--------+----------+-----------------------------------------+
; EN_clear     ; Input  ; Info     ; Stuck at GND                            ;
; RDY_enq      ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_deq      ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_first    ; Output ; Info     ; Explicitly unconnected                  ;
; notFull      ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_notFull  ; Output ; Info     ; Explicitly unconnected                  ;
; notEmpty     ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_notEmpty ; Output ; Info     ; Explicitly unconnected                  ;
; count        ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_count    ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_clear    ; Output ; Info     ; Explicitly unconnected                  ;
+--------------+--------+----------+-----------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2" ;
+--------------+--------+----------+-----------------------------------------+
; Port         ; Type   ; Severity ; Details                                 ;
+--------------+--------+----------+-----------------------------------------+
; EN_clear     ; Input  ; Info     ; Stuck at GND                            ;
; RDY_enq      ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_deq      ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_first    ; Output ; Info     ; Explicitly unconnected                  ;
; notFull      ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_notFull  ; Output ; Info     ; Explicitly unconnected                  ;
; notEmpty     ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_notEmpty ; Output ; Info     ; Explicitly unconnected                  ;
; count        ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_count    ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_clear    ; Output ; Info     ; Explicitly unconnected                  ;
+--------------+--------+----------+-----------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1" ;
+--------------+--------+----------+-----------------------------------------+
; Port         ; Type   ; Severity ; Details                                 ;
+--------------+--------+----------+-----------------------------------------+
; EN_clear     ; Input  ; Info     ; Stuck at GND                            ;
; RDY_enq      ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_deq      ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_first    ; Output ; Info     ; Explicitly unconnected                  ;
; notFull      ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_notFull  ; Output ; Info     ; Explicitly unconnected                  ;
; notEmpty     ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_notEmpty ; Output ; Info     ; Explicitly unconnected                  ;
; count        ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_count    ; Output ; Info     ; Explicitly unconnected                  ;
; RDY_clear    ; Output ; Info     ; Explicitly unconnected                  ;
+--------------+--------+----------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "RouterCore:Router_0|OutPortFIFO:outPortFIFOs" ;
+--------------+--------+----------+---------------------------------------+
; Port         ; Type   ; Severity ; Details                               ;
+--------------+--------+----------+---------------------------------------+
; EN_clear     ; Input  ; Info     ; Stuck at GND                          ;
; RDY_enq      ; Output ; Info     ; Explicitly unconnected                ;
; RDY_deq      ; Output ; Info     ; Explicitly unconnected                ;
; RDY_first    ; Output ; Info     ; Explicitly unconnected                ;
; notFull      ; Output ; Info     ; Explicitly unconnected                ;
; RDY_notFull  ; Output ; Info     ; Explicitly unconnected                ;
; notEmpty     ; Output ; Info     ; Explicitly unconnected                ;
; RDY_notEmpty ; Output ; Info     ; Explicitly unconnected                ;
; count        ; Output ; Info     ; Explicitly unconnected                ;
; RDY_count    ; Output ; Info     ; Explicitly unconnected                ;
; RDY_clear    ; Output ; Info     ; Explicitly unconnected                ;
+--------------+--------+----------+---------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "RouterCore:Router_0|InputQueue:flitBuffers_4" ;
+---------+--------+----------+--------------------------------------------+
; Port    ; Type   ; Severity ; Details                                    ;
+---------+--------+----------+--------------------------------------------+
; notFull ; Output ; Info     ; Explicitly unconnected                     ;
+---------+--------+----------+--------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "RouterCore:Router_0|InputQueue:flitBuffers_3" ;
+---------+--------+----------+--------------------------------------------+
; Port    ; Type   ; Severity ; Details                                    ;
+---------+--------+----------+--------------------------------------------+
; notFull ; Output ; Info     ; Explicitly unconnected                     ;
+---------+--------+----------+--------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "RouterCore:Router_0|InputQueue:flitBuffers_2" ;
+---------+--------+----------+--------------------------------------------+
; Port    ; Type   ; Severity ; Details                                    ;
+---------+--------+----------+--------------------------------------------+
; notFull ; Output ; Info     ; Explicitly unconnected                     ;
+---------+--------+----------+--------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "RouterCore:Router_0|InputQueue:flitBuffers_1" ;
+---------+--------+----------+--------------------------------------------+
; Port    ; Type   ; Severity ; Details                                    ;
+---------+--------+----------+--------------------------------------------+
; notFull ; Output ; Info     ; Explicitly unconnected                     ;
+---------+--------+----------+--------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RouterCore:Router_0|InputQueue:flitBuffers" ;
+---------+--------+----------+------------------------------------------+
; Port    ; Type   ; Severity ; Details                                  ;
+---------+--------+----------+------------------------------------------+
; notFull ; Output ; Info     ; Explicitly unconnected                   ;
+---------+--------+----------+------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "RouterCore:Router_0"                               ;
+----------------------------------+--------+----------+------------------------+
; Port                             ; Type   ; Severity ; Details                ;
+----------------------------------+--------+----------+------------------------+
; in_ports_3_putRoutedFlit_flit_in ; Input  ; Info     ; Stuck at GND           ;
; in_ports_4_putRoutedFlit_flit_in ; Input  ; Info     ; Stuck at GND           ;
; out_ports_1_putCredits_cr_in     ; Input  ; Info     ; Stuck at GND           ;
; out_ports_2_putCredits_cr_in     ; Input  ; Info     ; Stuck at GND           ;
; EN_in_ports_1_putRoutedFlit      ; Input  ; Info     ; Stuck at VCC           ;
; EN_in_ports_1_getCredits         ; Input  ; Info     ; Stuck at VCC           ;
; EN_in_ports_2_putRoutedFlit      ; Input  ; Info     ; Stuck at VCC           ;
; EN_in_ports_2_getCredits         ; Input  ; Info     ; Stuck at VCC           ;
; EN_in_ports_3_putRoutedFlit      ; Input  ; Info     ; Stuck at GND           ;
; EN_in_ports_3_getCredits         ; Input  ; Info     ; Stuck at GND           ;
; EN_in_ports_4_putRoutedFlit      ; Input  ; Info     ; Stuck at GND           ;
; EN_in_ports_4_getCredits         ; Input  ; Info     ; Stuck at GND           ;
; EN_out_ports_1_getFlit           ; Input  ; Info     ; Stuck at GND           ;
; EN_out_ports_1_putCredits        ; Input  ; Info     ; Stuck at GND           ;
; EN_out_ports_2_getFlit           ; Input  ; Info     ; Stuck at GND           ;
; EN_out_ports_2_putCredits        ; Input  ; Info     ; Stuck at GND           ;
; EN_out_ports_3_getFlit           ; Input  ; Info     ; Stuck at VCC           ;
; EN_out_ports_3_putCredits        ; Input  ; Info     ; Stuck at VCC           ;
; EN_out_ports_4_getFlit           ; Input  ; Info     ; Stuck at VCC           ;
; EN_out_ports_4_putCredits        ; Input  ; Info     ; Stuck at VCC           ;
; in_ports_3_getCredits            ; Output ; Info     ; Explicitly unconnected ;
; in_ports_4_getCredits            ; Output ; Info     ; Explicitly unconnected ;
; out_ports_1_getFlit              ; Output ; Info     ; Explicitly unconnected ;
; out_ports_2_getFlit              ; Output ; Info     ; Explicitly unconnected ;
+----------------------------------+--------+----------+------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "File_load:RoutingTable_0_bank_4" ;
+---------+--------+----------+-------------------------------+
; Port    ; Type   ; Severity ; Details                       ;
+---------+--------+----------+-------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                  ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                  ;
; D_IN    ; Input  ; Info     ; Stuck at GND                  ;
; WE      ; Input  ; Info     ; Stuck at GND                  ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected        ;
+---------+--------+----------+-------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "File_load:RoutingTable_0_bank_3" ;
+---------+--------+----------+-------------------------------+
; Port    ; Type   ; Severity ; Details                       ;
+---------+--------+----------+-------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                  ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                  ;
; D_IN    ; Input  ; Info     ; Stuck at GND                  ;
; WE      ; Input  ; Info     ; Stuck at GND                  ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected        ;
+---------+--------+----------+-------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "File_load:RoutingTable_0_bank_2" ;
+---------+-------+----------+--------------------------------+
; Port    ; Type  ; Severity ; Details                        ;
+---------+-------+----------+--------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                   ;
; D_IN    ; Input ; Info     ; Stuck at GND                   ;
; WE      ; Input ; Info     ; Stuck at GND                   ;
+---------+-------+----------+--------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "File_load:RoutingTable_0_bank_1" ;
+---------+-------+----------+--------------------------------+
; Port    ; Type  ; Severity ; Details                        ;
+---------+-------+----------+--------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                   ;
; D_IN    ; Input ; Info     ; Stuck at GND                   ;
; WE      ; Input ; Info     ; Stuck at GND                   ;
+---------+-------+----------+--------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "File_load:RoutingTable_0_bank" ;
+---------+-------+----------+------------------------------+
; Port    ; Type  ; Severity ; Details                      ;
+---------+-------+----------+------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                 ;
; D_IN    ; Input ; Info     ; Stuck at GND                 ;
; WE      ; Input ; Info     ; Stuck at GND                 ;
+---------+-------+----------+------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "File_load:RoutingTable_3_bank_4" ;
+---------+-------+----------+--------------------------------+
; Port    ; Type  ; Severity ; Details                        ;
+---------+-------+----------+--------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                   ;
; D_IN    ; Input ; Info     ; Stuck at GND                   ;
; WE      ; Input ; Info     ; Stuck at GND                   ;
+---------+-------+----------+--------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "File_load:RoutingTable_3_bank_3" ;
+---------+-------+----------+--------------------------------+
; Port    ; Type  ; Severity ; Details                        ;
+---------+-------+----------+--------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                   ;
; D_IN    ; Input ; Info     ; Stuck at GND                   ;
; WE      ; Input ; Info     ; Stuck at GND                   ;
+---------+-------+----------+--------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "File_load:RoutingTable_3_bank_2" ;
+---------+--------+----------+-------------------------------+
; Port    ; Type   ; Severity ; Details                       ;
+---------+--------+----------+-------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                  ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                  ;
; D_IN    ; Input  ; Info     ; Stuck at GND                  ;
; WE      ; Input  ; Info     ; Stuck at GND                  ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected        ;
+---------+--------+----------+-------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "File_load:RoutingTable_3_bank_1" ;
+---------+--------+----------+-------------------------------+
; Port    ; Type   ; Severity ; Details                       ;
+---------+--------+----------+-------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                  ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                  ;
; D_IN    ; Input  ; Info     ; Stuck at GND                  ;
; WE      ; Input  ; Info     ; Stuck at GND                  ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected        ;
+---------+--------+----------+-------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "File_load:RoutingTable_3_bank" ;
+---------+-------+----------+------------------------------+
; Port    ; Type  ; Severity ; Details                      ;
+---------+-------+----------+------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                 ;
; D_IN    ; Input ; Info     ; Stuck at GND                 ;
; WE      ; Input ; Info     ; Stuck at GND                 ;
+---------+-------+----------+------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "File_load:RoutingTable_2_bank_4" ;
+---------+-------+----------+--------------------------------+
; Port    ; Type  ; Severity ; Details                        ;
+---------+-------+----------+--------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                   ;
; D_IN    ; Input ; Info     ; Stuck at GND                   ;
; WE      ; Input ; Info     ; Stuck at GND                   ;
+---------+-------+----------+--------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "File_load:RoutingTable_2_bank_3" ;
+---------+--------+----------+-------------------------------+
; Port    ; Type   ; Severity ; Details                       ;
+---------+--------+----------+-------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                  ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                  ;
; D_IN    ; Input  ; Info     ; Stuck at GND                  ;
; WE      ; Input  ; Info     ; Stuck at GND                  ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected        ;
+---------+--------+----------+-------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "File_load:RoutingTable_2_bank_2" ;
+---------+--------+----------+-------------------------------+
; Port    ; Type   ; Severity ; Details                       ;
+---------+--------+----------+-------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                  ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                  ;
; D_IN    ; Input  ; Info     ; Stuck at GND                  ;
; WE      ; Input  ; Info     ; Stuck at GND                  ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected        ;
+---------+--------+----------+-------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "File_load:RoutingTable_2_bank_1" ;
+---------+-------+----------+--------------------------------+
; Port    ; Type  ; Severity ; Details                        ;
+---------+-------+----------+--------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                   ;
; D_IN    ; Input ; Info     ; Stuck at GND                   ;
; WE      ; Input ; Info     ; Stuck at GND                   ;
+---------+-------+----------+--------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "File_load:RoutingTable_2_bank" ;
+---------+-------+----------+------------------------------+
; Port    ; Type  ; Severity ; Details                      ;
+---------+-------+----------+------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                 ;
; D_IN    ; Input ; Info     ; Stuck at GND                 ;
; WE      ; Input ; Info     ; Stuck at GND                 ;
+---------+-------+----------+------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "File_load:RoutingTable_1_bank_4" ;
+---------+--------+----------+-------------------------------+
; Port    ; Type   ; Severity ; Details                       ;
+---------+--------+----------+-------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                  ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                  ;
; D_IN    ; Input  ; Info     ; Stuck at GND                  ;
; WE      ; Input  ; Info     ; Stuck at GND                  ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected        ;
+---------+--------+----------+-------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "File_load:RoutingTable_1_bank_3" ;
+---------+-------+----------+--------------------------------+
; Port    ; Type  ; Severity ; Details                        ;
+---------+-------+----------+--------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                   ;
; D_IN    ; Input ; Info     ; Stuck at GND                   ;
; WE      ; Input ; Info     ; Stuck at GND                   ;
+---------+-------+----------+--------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "File_load:RoutingTable_1_bank_2" ;
+---------+-------+----------+--------------------------------+
; Port    ; Type  ; Severity ; Details                        ;
+---------+-------+----------+--------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                   ;
; D_IN    ; Input ; Info     ; Stuck at GND                   ;
; WE      ; Input ; Info     ; Stuck at GND                   ;
+---------+-------+----------+--------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "File_load:RoutingTable_1_bank_1" ;
+---------+--------+----------+-------------------------------+
; Port    ; Type   ; Severity ; Details                       ;
+---------+--------+----------+-------------------------------+
; ADDR_1  ; Input  ; Info     ; Stuck at GND                  ;
; ADDR_IN ; Input  ; Info     ; Stuck at GND                  ;
; D_IN    ; Input  ; Info     ; Stuck at GND                  ;
; WE      ; Input  ; Info     ; Stuck at GND                  ;
; D_OUT_1 ; Output ; Info     ; Explicitly unconnected        ;
+---------+--------+----------+-------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "File_load:RoutingTable_1_bank" ;
+---------+-------+----------+------------------------------+
; Port    ; Type  ; Severity ; Details                      ;
+---------+-------+----------+------------------------------+
; ADDR_IN ; Input ; Info     ; Stuck at GND                 ;
; D_IN    ; Input ; Info     ; Stuck at GND                 ;
; WE      ; Input ; Info     ; Stuck at GND                 ;
+---------+-------+----------+------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 552                         ;
;     ENA               ; 204                         ;
;     ENA SCLR          ; 48                          ;
;     SCLR              ; 12                          ;
;     SLD               ; 12                          ;
;     plain             ; 276                         ;
; arriav_lcell_comb     ; 821                         ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 817                         ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 79                          ;
;         4 data inputs ; 93                          ;
;         5 data inputs ; 373                         ;
;         6 data inputs ; 213                         ;
; boundary_port         ; 146                         ;
; stratixv_ram_block    ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.93                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Processing started: Sun Sep  6 22:19:41 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NoCRouter -c NoCRouter
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file verilogModules/testbench.v
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file verilogModules/RouterCore.v
    Info (12023): Found entity 1: RouterCore
Info (12021): Found 1 design units, including 1 entities, in source file verilogModules/RouterAllocator.v
    Info (12023): Found entity 1: RouterAllocator
Warning (10335): Unrecognized synthesis attribute "template" at verilogModules/RegFile_1port.v(20)
Info (12021): Found 1 design units, including 1 entities, in source file verilogModules/RegFile_1port.v
    Info (12023): Found entity 1: Register
Info (12021): Found 0 design units, including 0 entities, in source file verilogModules/parameters.v
Info (12021): Found 1 design units, including 1 entities, in source file verilogModules/OutputArbiter.v
    Info (12023): Found entity 1: OutputArbiter
Info (12021): Found 1 design units, including 1 entities, in source file verilogModules/Output_encoder.v
    Info (12023): Found entity 1: Outport_encoder
Info (12021): Found 1 design units, including 1 entities, in source file verilogModules/OutPortFIFO.v
    Info (12023): Found entity 1: OutPortFIFO
Info (12021): Found 1 design units, including 1 entities, in source file verilogModules/Network.v
    Info (12023): Found entity 1: Network
Info (12021): Found 1 design units, including 1 entities, in source file verilogModules/InputQueue.v
    Info (12023): Found entity 1: InputQueue
Info (12021): Found 1 design units, including 1 entities, in source file verilogModules/InputArbiter.v
    Info (12023): Found entity 1: InputArbiter
Info (12021): Found 1 design units, including 1 entities, in source file verilogModules/File_load.v
    Info (12023): Found entity 1: File_load
Warning (10037): Verilog HDL or VHDL warning at testbench.v(18): conditional expression evaluates to a constant
Info (12127): Elaborating entity "Network" for the top level hierarchy
Info (12128): Elaborating entity "File_load" for hierarchy "File_load:RoutingTable_1_bank"
Warning (10230): Verilog HDL assignment warning at RoutingTable_1.hex(1): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at RoutingTable_1.hex(2): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at RoutingTable_1.hex(3): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at RoutingTable_1.hex(4): truncated value with size 4 to match size of target (3)
Info (12128): Elaborating entity "File_load" for hierarchy "File_load:RoutingTable_2_bank"
Warning (10230): Verilog HDL assignment warning at RoutingTable_2.hex(1): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at RoutingTable_2.hex(2): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at RoutingTable_2.hex(3): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at RoutingTable_2.hex(4): truncated value with size 4 to match size of target (3)
Info (12128): Elaborating entity "File_load" for hierarchy "File_load:RoutingTable_3_bank"
Warning (10230): Verilog HDL assignment warning at RoutingTable_3.hex(1): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at RoutingTable_3.hex(2): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at RoutingTable_3.hex(3): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at RoutingTable_3.hex(4): truncated value with size 4 to match size of target (3)
Info (12128): Elaborating entity "File_load" for hierarchy "File_load:RoutingTable_0_bank"
Warning (10230): Verilog HDL assignment warning at RoutingTable_0.hex(1): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at RoutingTable_0.hex(2): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at RoutingTable_0.hex(3): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at RoutingTable_0.hex(4): truncated value with size 4 to match size of target (3)
Info (12128): Elaborating entity "RouterCore" for hierarchy "RouterCore:Router_0"
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(259): object "inPortVL" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(264): object "inPortVL_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(269): object "inPortVL_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(274): object "inPortVL_3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(279): object "inPortVL_4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(284): object "lockedVL" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(288): object "lockedVL_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(292): object "lockedVL_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(296): object "lockedVL_3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(300): object "lockedVL_4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(304): object "selectedIO_reg_0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(308): object "selectedIO_reg_0_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(312): object "selectedIO_reg_0_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(316): object "selectedIO_reg_0_3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(320): object "selectedIO_reg_0_4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(324): object "selectedIO_reg_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(328): object "selectedIO_reg_1_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(332): object "selectedIO_reg_1_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(336): object "selectedIO_reg_1_3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(340): object "selectedIO_reg_1_4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(344): object "selectedIO_reg_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(348): object "selectedIO_reg_2_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(352): object "selectedIO_reg_2_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(356): object "selectedIO_reg_2_3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(360): object "selectedIO_reg_2_4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(364): object "selectedIO_reg_3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(368): object "selectedIO_reg_3_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(372): object "selectedIO_reg_3_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(376): object "selectedIO_reg_3_3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(380): object "selectedIO_reg_3_4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(384): object "selectedIO_reg_4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(388): object "selectedIO_reg_4_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(392): object "selectedIO_reg_4_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(396): object "selectedIO_reg_4_3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(400): object "selectedIO_reg_4_4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(461): object "IF_IF_outport_encoder_45_BIT_3_46_THEN_IF_outp_ETC___d993" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(462): object "IF_IF_outport_encoder_45_BIT_3_46_THEN_IF_outp_ETC___d995" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(463): object "IF_IF_outport_encoder_45_BIT_3_46_THEN_IF_outp_ETC___d997" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(464): object "IF_IF_outport_encoder_45_BIT_3_46_THEN_IF_outp_ETC___d999" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RouterCore.v(505): object "IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d991" assigned a value but never read
Info (12128): Elaborating entity "InputQueue" for hierarchy "RouterCore:Router_0|InputQueue:flitBuffers"
Info (12128): Elaborating entity "Register" for hierarchy "RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem"
Info (12128): Elaborating entity "OutPortFIFO" for hierarchy "RouterCore:Router_0|OutPortFIFO:outPortFIFOs"
Warning (10036): Verilog HDL or VHDL warning at OutPortFIFO.v(180): object "WILL_FIRE_RL_outPortFIFO_ifc_fifo_continuousAssert" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at OutPortFIFO.v(195): object "outPortFIFO_ifc_fifo_empty_6_EQ_outPortFIFO_if_ETC___d82" assigned a value but never read
Info (12128): Elaborating entity "RouterAllocator" for hierarchy "RouterCore:Router_0|RouterAllocator:routerAlloc"
Info (12128): Elaborating entity "InputArbiter" for hierarchy "RouterCore:Router_0|RouterAllocator:routerAlloc|InputArbiter:inputArbs"
Info (12128): Elaborating entity "OutputArbiter" for hierarchy "RouterCore:Router_0|RouterAllocator:routerAlloc|OutputArbiter:outputArbs"
Info (12128): Elaborating entity "Outport_encoder" for hierarchy "RouterCore:Router_0|Outport_encoder:instance_outport_encoder_0"
Warning (276020): Inferred RAM node "RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 12 instances of uninferred RAM logic
    Info (276004): RAM logic "File_load:RoutingTable_0_bank_2|arr" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "File_load:RoutingTable_0_bank_1|arr" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "File_load:RoutingTable_0_bank|arr" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "File_load:RoutingTable_3_bank_4|arr" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "File_load:RoutingTable_3_bank_3|arr" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "File_load:RoutingTable_3_bank|arr" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "File_load:RoutingTable_2_bank_4|arr" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "File_load:RoutingTable_2_bank_1|arr" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "File_load:RoutingTable_2_bank|arr" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "File_load:RoutingTable_1_bank_3|arr" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "File_load:RoutingTable_1_bank_2|arr" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "File_load:RoutingTable_1_bank|arr" is uninferred due to inappropriate RAM size
Info (19000): Inferred 12 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem|arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0"
Info (12133): Instantiated megafunction "RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem|altsyncram:arr_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4gi1.tdf
    Info (12023): Found entity 1: altsyncram_4gi1
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "send_ports_0_getCredits[0]" is stuck at GND
    Warning (13410): Pin "send_ports_1_getCredits[0]" is stuck at GND
    Warning (13410): Pin "send_ports_2_getCredits[0]" is stuck at GND
    Warning (13410): Pin "send_ports_3_getCredits[0]" is stuck at GND
    Warning (13410): Pin "recv_ports_info_0_getRecvPortID[0]" is stuck at GND
    Warning (13410): Pin "recv_ports_info_0_getRecvPortID[1]" is stuck at GND
    Warning (13410): Pin "recv_ports_info_1_getRecvPortID[0]" is stuck at VCC
    Warning (13410): Pin "recv_ports_info_1_getRecvPortID[1]" is stuck at GND
    Warning (13410): Pin "recv_ports_info_2_getRecvPortID[0]" is stuck at GND
    Warning (13410): Pin "recv_ports_info_2_getRecvPortID[1]" is stuck at VCC
    Warning (13410): Pin "recv_ports_info_3_getRecvPortID[0]" is stuck at VCC
    Warning (13410): Pin "recv_ports_info_3_getRecvPortID[1]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 148 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "EN_send_ports_0_getCredits"
    Warning (15610): No output dependent on input pin "EN_send_ports_1_getCredits"
    Warning (15610): No output dependent on input pin "EN_send_ports_2_getCredits"
    Warning (15610): No output dependent on input pin "EN_send_ports_3_getCredits"
    Warning (15610): No output dependent on input pin "recv_ports_0_putCredits_cr_in[0]"
    Warning (15610): No output dependent on input pin "recv_ports_1_putCredits_cr_in[0]"
    Warning (15610): No output dependent on input pin "recv_ports_2_putCredits_cr_in[0]"
    Warning (15610): No output dependent on input pin "recv_ports_3_putCredits_cr_in[0]"
Info (21057): Implemented 1565 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 78 input pins
    Info (21059): Implemented 68 output pins
    Info (21061): Implemented 1275 logic cells
    Info (21064): Implemented 144 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 94 warnings
    Info: Peak virtual memory: 1038 megabytes
    Info: Processing ended: Sun Sep  6 22:20:03 2015
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:40


