#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Apr 12 19:36:22 2023
# Process ID: 20512
# Current directory: C:/Users/expecto/Desktop/COD_Lab/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12364 C:\Users\expecto\Desktop\COD_Lab\Lab2\Lab2.xpr
# Log file: C:/Users/expecto/Desktop/COD_Lab/Lab2/vivado.log
# Journal file: C:/Users/expecto/Desktop/COD_Lab/Lab2\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.xpruupdate_compile_order -fileset sources_1update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ropen_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
launch_simulation
close_hw
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
fig {Untitled 1}
add_wave {{/sim_FIFO/u_FIFO/LCU0/next_state}} 
current_wave_config {Untitled 1}
add_wave {{/sim_FIFO/u_FIFO/LCU0/en}} 
current_wave_config {Untitled 1}
add_wave {{/sim_FIFO/u_FIFO/LCU0/enq}} 
current_wave_config {Untitled 1}
add_wave {{/sim_FIFO/u_FIFO/LCU0/deq}} 
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source sim_FIFO.tcl
synth_design -rtl -name rtl_1
refresh_design
refresh_design
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_sim
launch_simulation
source sim_FIFO.tcl
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source sim_FIFO.tcl
run 10 us
current_wave_config {Untitled 14}
add_wave {{/sim_FIFO/u_FIFO/ra0}} 
current_wave_config {Untitled 14}
add_wave {{/sim_FIFO/u_FIFO/rd0}} 
relaunch_sim
run 10 us
current_wave_config {Untitled 14}
add_wave {{/sim_FIFO/u_FIFO/LCU0/RP}} 
current_wave_config {Untitled 14}
add_wave {{/sim_FIFO/u_FIFO/LCU0/state}} 
current_wave_config {Untitled 14}
add_wave {{/sim_FIFO/u_FIFO/LCU0/next_state}} 
relaunch_sim
run 10 us
current_wave_config {Untitled 14}
add_wave {{/sim_FIFO/u_FIFO/LCU0/WP}} 
relaunch_sim
relaunch_sim
run 10 us
current_wave_config {Untitled 14}
add_wave {{/sim_FIFO/u_FIFO/LCU0/valid}} 
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
launch_simulation -mode post-synthesis -type timing
source sim_FIFO.tcl
current_sim simulation_4
close_sim
launch_simulation
close_sim
close_design
launch_simulation
source sim_FIFO.tcl
current_wave_config {Untitled 16}
add_wave {{/sim_FIFO/u_FIFO/LCU0/WP}} 
current_wave_config {Untitled 16}
add_wave {{/sim_FIFO/u_FIFO/LCU0/RP}} 
relaunch_sim
current_wave_config {Untitled 16}
add_wave {{/sim_FIFO/u_FIFO/LCU0/state}} 
current_wave_config {Untitled 16}
add_wave {{/sim_FIFO/u_FIFO/LCU0/next_state}} 
relaunch_sim
close_sim
launch_simulation
source sim_FIFO.tcl
current_wave_config {Untitled 20}
add_wave {{/sim_FIFO/u_FIFO/LCU0/RP}} 
current_wave_config {Untitled 20}
add_wave {{/sim_FIFO/u_FIFO/LCU0/WP}} 
current_wave_config {Untitled 20}
add_wave {{/sim_FIFO/u_FIFO/LCU0/state}} 
relaunch_sim
add_wave {{/sim_FIFO/u_FIFO/LCU0/full}} 
relaunch_sim
close_sim
close_design
launch_simulation
source sim_FIFO.tcl
current_wave_config {Untitled 23}
add_wave {{/sim_FIFO/u_FIFO/LCU0/full}} 
relaunch_sim
run 10 us
relaunch_sim
current_wave_config {Untitled 23}
add_wave {{/sim_FIFO/u_FIFO/LCU0/empty}} 
relaunch_sim
relaunch_sim
run 10 us
relaunch_sim
synth_design -rtl -name rtl_1
relaunch_sim
close_design
synth_design -rtl -name rtl_1
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
run 10 us
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_wave_config {Untitled 23}
add_wave {{/sim_FIFO/u_FIFO/LCU0/RP}} 
current_wave_config {Untitled 23}
add_wave {{/sim_FIFO/u_FIFO/ra0}} 
current_wave_config {Untitled 23}
add_wave {{/sim_FIFO/u_FIFO/rd0}} 
relaunch_sim
close_sim
launch_simulation
source sim_FIFO.tcl
run 10 us
current_wave_config {Untitled 28}
add_wave {{/sim_FIFO/u_FIFO/LCU0/state}} 
relaunch_sim
run 10 us
relaunch_sim
run 10 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
