Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Nov 29 11:26:51 2021
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_clock_utilization -file picorv32_wrapper_clock_utilization_routed.rpt
| Design       : picorv32_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions: Key Resource Utilization
5. Clock Regions : Global Clock Summary
6. Device Cell Placement Summary for Global Clock g0
7. Device Cell Placement Summary for Global Clock g1
8. Clock Region Cell Placement per Global Clock: Region X0Y0
9. Clock Region Cell Placement per Global Clock: Region X1Y0
10. Clock Region Cell Placement per Global Clock: Region X0Y1
11. Clock Region Cell Placement per Global Clock: Region X1Y1
12. Clock Region Cell Placement per Global Clock: Region X0Y2
13. Clock Region Cell Placement per Global Clock: Region X1Y2

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    2 |        32 |   2 |            0 |      0 |
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        16 |   0 |            0 |      0 |
| BUFMR    |    0 |         8 |   0 |            0 |      0 |
| BUFR     |    0 |        16 |   0 |            0 |      0 |
| MMCM     |    1 |         4 |   1 |            0 |      0 |
| PLL      |    0 |         4 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+----------------+----------------+--------------+-------------------+-------------+-----------------+--------------+-------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+---------------+
| Global Id | Source Id | Driver Type/Pin | Constraint     | Site           | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                               | Driver Pin                                                               | Net                                                              | PR Clock Type |
+-----------+-----------+-----------------+----------------+----------------+--------------+-------------------+-------------+-----------------+--------------+-------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+---------------+
| g0        | src0      | BUFG/O          | BUFGCTRL_X0Y16 | BUFGCTRL_X0Y16 | n/a          |                 6 |        5020 |               0 |       20.000 | clk_fpga_0                          | picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O | picorv32_i/processing_system7_0/inst/FCLK_CLK0                   | RM active (6) |
| g1        | src1      | BUFG/O          | BUFGCTRL_X0Y17 | BUFGCTRL_X0Y17 | n/a          |                 5 |        1179 |               0 |       20.000 | clk_out1_picorv32_subprocessorClk_0 | picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O    | picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | RM active (5) |
+-----------+-----------+-----------------+----------------+----------------+--------------+-------------------+-------------+-----------------+--------------+-------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** PR Clock Type column represents the clock spine usage in the clock regions (by module requirement)


3. Global Clock Source Details
------------------------------

+-----------+-----------+--------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+-------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------+
| Source Id | Global Id | Driver Type/Pin    | Constraint      | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                        | Driver Pin                                                                    | Net                                                                                         | PR Clock Source |
+-----------+-----------+--------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+-------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------+
| src0      | g0        | PS7/FCLKCLK[0]     | PS7_X0Y0        | PS7_X0Y0        | X0Y2         |           1 |               0 |              20.000 | clk_fpga_0                          | picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]                         | picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                 | Static          |
| src1      | g1        | MMCME2_ADV/CLKOUT0 | MMCME2_ADV_X1Y2 | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |              20.000 | clk_out1_picorv32_subprocessorClk_0 | picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 | picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0 | Static          |
+-----------+-----------+--------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+-------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1048 |  2500 |  435 |  1000 |    0 |    60 |   27 |    30 |    4 |    60 |
| X1Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    6 |  3200 |    4 |   850 |    0 |    60 |   14 |    30 |    0 |    40 |
| X0Y1              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 1969 |  1200 |  807 |   400 |    0 |    20 |   10 |    10 |    0 |    20 |
| X1Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  903 |  2600 |  290 |   850 |    0 |    60 |   12 |    30 |    0 |    40 |
| X0Y2              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  972 |  1200 |  332 |   400 |    0 |    20 |    1 |    10 |    0 |    20 |
| X1Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  942 |  2600 |  292 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Global Clock Summary
---------------------------------------

All Modules - Total Usage Sums of Static and RP modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  2 |  1 |
| Y1 |  2 |  2 |
| Y0 |  2 |  2 |
+----+----+----+


picorv32_i/pr_0 - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  2 |  1 |
| Y1 |  2 |  2 |
| Y0 |  2 |  2 |
+----+----+----+


6. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+------------+-------------+----------------+-------------+----------+----------------+----------+------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                            | PR Clock Source |
+-----------+-----------------+-------------------+------------+-------------+----------------+-------------+----------+----------------+----------+------------------------------------------------+-----------------+
| g0        | BUFG/O          | n/a               | clk_fpga_0 |      20.000 | {0.000 10.000} |        5018 |        0 |              1 |        0 | picorv32_i/processing_system7_0/inst/FCLK_CLK0 | Static          |
+-----------+-----------------+-------------------+------------+-------------+----------------+-------------+----------+----------------+----------+------------------------------------------------+-----------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+------+
|    | X0    | X1   |
+----+-------+------+
| Y2 |   984 |  961 |
| Y1 |  2038 |  972 |
| Y0 |    44 |   20 |
+----+-------+------+


7. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------+-------------+----------------+-------------+----------+----------------+----------+------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                              | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------+-------------+----------------+-------------+----------+----------------+----------+------------------------------------------------------------------+-----------------+
| g1        | BUFG/O          | n/a               | clk_out1_picorv32_subprocessorClk_0 |      20.000 | {0.000 10.000} |        1166 |        0 |              0 |        0 | picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+-------------------------------------+-------------+----------------+-------------+----------+----------------+----------+------------------------------------------------------------------+-----------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-----+
|    | X0    | X1  |
+----+-------+-----+
| Y2 |     7 |   0 |
| Y1 |    71 |  12 |
| Y0 |  1062 |  14 |
+----+-------+-----+


8. Clock Region Cell Placement per Global Clock: Region X0Y0
------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | BUFGCTRL_X0Y16 |          44 |               0 |   17 |      0 |   27 |   0 |  0 |    0 |   0 |       0 | picorv32_i/processing_system7_0/inst/FCLK_CLK0                   |
| g1        | n/a   | BUFG/O          | BUFGCTRL_X0Y17 |        1062 |               0 | 1031 |      0 |   27 |   4 |  0 |    0 |   0 |       0 | picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


9. Clock Region Cell Placement per Global Clock: Region X1Y0
------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | BUFGCTRL_X0Y16 |          20 |               0 |  6 |      0 |   14 |   0 |  0 |    0 |   0 |       0 | picorv32_i/processing_system7_0/inst/FCLK_CLK0                   |
| g1        | n/a   | BUFG/O          | BUFGCTRL_X0Y17 |          14 |               0 |  0 |      0 |   14 |   0 |  0 |    0 |   0 |       0 | picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-----------+-------+-----------------+----------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


10. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | BUFGCTRL_X0Y16 |        2038 |               0 | 1909 |    119 |   10 |   0 |  0 |    0 |   0 |       0 | picorv32_i/processing_system7_0/inst/FCLK_CLK0                   |
| g1        | n/a   | BUFG/O          | BUFGCTRL_X0Y17 |          71 |               0 |   60 |      1 |   10 |   0 |  0 |    0 |   0 |       0 | picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


11. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | BUFGCTRL_X0Y16 |         972 |               0 | 903 |     57 |   12 |   0 |  0 |    0 |   0 |       0 | picorv32_i/processing_system7_0/inst/FCLK_CLK0                   |
| g1        | n/a   | BUFG/O          | BUFGCTRL_X0Y17 |          12 |               0 |   0 |      0 |   12 |   0 |  0 |    0 |   0 |       0 | picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


12. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | BUFGCTRL_X0Y16 |         984 |               0 | 967 |     15 |    1 |   0 |  0 |    0 |   0 |       0 | picorv32_i/processing_system7_0/inst/FCLK_CLK0                   |
| g1        | n/a   | BUFG/O          | BUFGCTRL_X0Y17 |           7 |               0 |   5 |      0 |    1 |   0 |  0 |    0 |   0 |       0 | picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


13. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                            |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------------------------------+
| g0        | n/a   | BUFG/O          | BUFGCTRL_X0Y16 |         961 |               0 | 942 |     18 |    0 |   0 |  0 |    1 |   0 |       0 | picorv32_i/processing_system7_0/inst/FCLK_CLK0 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y17 [get_cells picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y16 [get_cells picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG]

# Location of IO Primitives which is load of clock spine

# Location of clock ports

# Clock net "picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1" driven by instance "picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock {CLKAG_picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "picorv32_i/processing_system7_0/inst/FCLK_CLK0" driven by instance "picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_picorv32_i/processing_system7_0/inst/FCLK_CLK0}
add_cells_to_pblock [get_pblocks  {CLKAG_picorv32_i/processing_system7_0/inst/FCLK_CLK0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="picorv32_i/processing_system7_0/inst/FCLK_CLK0"}]]]
resize_pblock [get_pblocks {CLKAG_picorv32_i/processing_system7_0/inst/FCLK_CLK0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup
