// Seed: 416318755
module module_0 (
    input wand id_0,
    output tri1 id_1,
    input wand id_2,
    output tri0 id_3,
    output supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    input tri id_7,
    input tri0 id_8
);
  logic id_10;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    output wire id_2,
    input tri1 id_3,
    input supply1 id_4,
    output supply1 id_5
);
  assign id_0 = 1'h0;
  assign id_2 = id_3;
  wire id_7;
  wire id_8;
  logic [-1 : -1] id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_0,
      id_5,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire  id_10;
  logic id_11;
  wire  id_12;
endmodule
