---
layout: default
title: åŸºç¤ç·¨ã€€ç¬¬4ç« ï½œMOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ç‰¹æ€§ã¨è¨­è¨ˆåŸºç›¤
---

# ğŸ“˜ åŸºç¤ç·¨ ç¬¬4ç«  : MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ç‰¹æ€§ã¨è¨­è¨ˆåŸºç›¤  
**Fundamentals-Chapter 4: MOS Transistor Characteristics and Design Infrastructure**

---

## ğŸ”„ å‰ç« ã¨ã®æ¥ç¶šï½œConnection to Previous Chapter

| æ—¥æœ¬èª â€“ Japanese                                                                                  | English â€“ English                                                                                  |
|-----------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------|
| ç¬¬3ç« ã§ã¯ã€å¾®ç´°åŒ–ã«ã‚ˆã‚‹ãƒ—ãƒ­ã‚»ã‚¹é™ç•Œã¨ä¿¡é ¼æ€§èª²é¡Œã‚’æ•´ç†ã—ã¾ã—ãŸã€‚                                     | Chapter 3 examined **process limits and reliability challenges** under scaling.                     |
| æœ¬ç« ã§ã¯ã€ãã‚Œã‚’å—ã‘ã¦ã€Œè¨­è¨ˆè€…ãŒå®Ÿéš›ã«æ‰±ã†MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã€ã®ç‰©ç†ãƒ»å¯¸æ³•ãƒ»è¨­è¨ˆãƒ«ãƒ¼ãƒ«ãƒ»PDKã‚’ä½“ç³»çš„ã«æ•´ç†ã—ã¾ã™ã€‚ | Here, we focus on **the MOSFET as handled by designers**, and clarify its physical, dimensional, and PDK-based structure. |

â¡ï¸ [ğŸ“˜ **ç¬¬3ç« ï¼šãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ã¨è¨­è¨ˆé™ç•Œã®ç†è§£**](../chapter3_process_evolution/README.md) ã«æˆ»ã‚‹  
â¡ï¸ [ğŸ“˜ **Chapter 3: Process Evolution and Design Limits in CMOS**](../chapter3_process_evolution/README.md) (EN)

---

## ğŸ¯ ç« ã®ã­ã‚‰ã„ï½œChapter Objectives

| æ—¥æœ¬èª â€“ Japanese                                                                                         | English â€“ English                                                                                   |
|----------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------|
| - MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã®**å‹•ä½œãƒ»ä¿¡é ¼æ€§ãƒ»å¯¸æ³•ãƒ«ãƒ¼ãƒ«**ã‚’è¨­è¨ˆè€…è¦–ç‚¹ã§ä½“ç³»çš„ã«ç†è§£ã™ã‚‹                                      | - Understand **MOS operation, reliability, and design rules** from a design perspective.            |
| - PDKã«å«ã¾ã‚Œã‚‹**ãƒ«ãƒ¼ãƒ«ãƒ»ãƒ¢ãƒ‡ãƒ«ãƒ»ä¿è¨¼å€¤**ãŒã€ã©ã®ã‚ˆã†ãªç‰©ç†çš„èƒŒæ™¯ã‹ã‚‰å°ã‹ã‚Œã‚‹ã‹ã‚’å­¦ã¶                              | - Learn how **PDK rules, models, and reliability guarantees** stem from physical effects.           |
| - **sky130ã‚„0.18Âµm**ã¨ã„ã£ãŸæ•™è‚²å‘ã‘ãƒ—ãƒ­ã‚»ã‚¹ã‚’é€šã˜ã¦ã€è¨­è¨ˆãƒ»è©•ä¾¡ã®æ¥ç¶šç‚¹ã‚’ä½“æ„Ÿã™ã‚‹                                  | - Use **sky130/0.18Âµm** educational processes to experience the design-evaluation link.             |
| - **å¯¿å‘½ã‚„é™ç•Œé›»åœ§ã®ç‰©ç†çš„èµ·æºï¼ˆTDDBã€Qbdãªã©ï¼‰**ã‚’ç†è§£ã—ã€è¨­è¨ˆé™ç•Œã®æ ¹æ‹ ã‚’ã¤ã‹ã‚€                                 | - Understand **physical origins of design limits** (e.g., TDDB, Qbd) for reliability.               |

---

## ğŸ“š ç¯€æ§‹æˆï½œChapter Structure

| No. | ã‚»ã‚¯ã‚·ãƒ§ãƒ³åï¼ˆæ—¥æœ¬èªï¼‰                                                                 | Section Title (English)                                                   | ãƒªãƒ³ã‚¯ |
|-----|-----------------------------------------------------------------------------------------|---------------------------------------------------------------------------|--------|
| 4.1 | æ•™æã¨ã—ã¦ã®MOSå¯¸æ³•ã¨å¯¾è±¡ãƒ—ãƒ­ã‚»ã‚¹<br>_MOS Dimensions and Target Processes_             | Meaning of device scaling in sky130 and 0.18Âµm educational processes      | [ğŸ“](4.1_mos_dimension_and_target.md) |
| 4.2 | MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã®å‹•ä½œåŸç†ã¨ç‰¹æ€§<br>_MOS Operation and Key Characteristics_             | Threshold voltage, Id-Vg, gm, subthreshold slope                          | [ğŸ“](4.2_mos_characteristics.md) |
| 4.3 | å€‹åˆ¥ä¿¡é ¼æ€§ï¼ˆBTI, HCIãªã©ï¼‰<br>_Device Reliability (BTI, HCI, etc.)_                    | Bias Temperature Instability, Hot Carrier Injection, aging effects       | [ğŸ“](4.3_reliability_effects.md) |
| 4.3a| ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œã®ä¿¡é ¼æ€§è©•ä¾¡ï¼ˆTDDBï¼Qbdï¼‰<br>_Gate Oxide Reliability (TDDB, Qbd, TZDB)_    | CDF, bathtub curves, breakdown modes (A/B/C), dielectric lifetime         | [ğŸ“](4.3a_gate_oxide_reliability.md) |
| 4.4 | ãƒ‡ã‚¶ã‚¤ãƒ³ãƒ«ãƒ¼ãƒ«ã¨å¯¸æ³•è¦å‰‡ã®æ„å‘³<br>_Meaning Behind Design Rules_                        | Why rules exist: process margin, lithography, yield limits               | [ğŸ“](4.4_design_rules.md) |
| 4.5 | PDKã¨è¨­è¨ˆåŸºç›¤ã®æ§‹ç¯‰ï¼ˆsky130ã‚’ä¸­å¿ƒã«ï¼‰<br>_PDK and Design Infrastructure (sky130)_     | Structure of PDK: models, rules, libraries, layout & DRC integration      | [ğŸ“](4.5_pdk_and_design_infra.md) |
4.6 | LDDæ§‹é€ ã¨çŸ­ãƒãƒ£ãƒãƒ«åŠ¹æœï¼ˆSCEï¼‰<br>_LDD Structure and Short Channel Effects (SCE)_      | Electric field relaxation, hot carrier suppression, Vth roll-off          | [ğŸ“](4.6_LDD_and_SCE.md) |
| 4.7 | ãƒ‘ãƒ³ãƒã‚¹ãƒ«ãƒ¼å¯¾ç­–æŠ€è¡“<br>_Punch-Through Suppression Techniques_                          | Halo implant, well design, Vbs control, lateral barrier reinforcement     | [ğŸ“](4.7_Punchthrough.md) |
| 4.8 | çŸ­ãƒãƒ£ãƒãƒ«MOSã®é™ç•Œã¨FinFETæ§‹é€ <br>_Scaling Limits of Short-Channel MOS and FinFET Architecture_ | Physical limits of planar CMOS, basic FinFET structure, control improvement | [ğŸ“](4.8_scaling_limits_and_finfet.md) |

---

## ğŸ”œ æ¬¡ç« ã¸ã®å°å…¥ï½œLead-in to Next Chapter

| æ—¥æœ¬èª â€“ Japanese                                                                                          | English â€“ English                                                                                             |
|-------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------|
| æ¬¡ç« ï¼ˆç¬¬5ç« ï¼‰ã§ã¯ã€æœ¬ç« ã§æ‰±ã£ãŸ**PDKã‚„è¨­è¨ˆãƒ«ãƒ¼ãƒ«ã®çŸ¥è­˜**ã‚’æ´»ç”¨ã—ã€**SoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã¨EDAãƒ„ãƒ¼ãƒ«**ã®å®Ÿè·µã«é€²ã¿ã¾ã™ã€‚ | Chapter 5 builds on this by applying **PDK knowledge and design rules** to **SoC design flows and EDA tools**. |
| PDKã®èª­ã¿è§£ãã‚„ã€ä¿¡é ¼æ€§ãƒ¢ãƒ‡ãƒ«ã®ç‰©ç†çš„è£ä»˜ã‘ã¯ã€ãƒ„ãƒ¼ãƒ«ã‚’ç”¨ã„ãŸè¨­è¨ˆã¨æ¤œè¨¼ã®å‰æã«ãªã‚Šã¾ã™ã€‚                        | Understanding **PDK structures and reliability modeling** is foundational for successful digital/analog design. |

â¡ï¸ [ğŸ“˜ **ç¬¬5ç« ï¼šSoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã¨EDAãƒ„ãƒ¼ãƒ«**](../chapter5_soc_design_flow/README.md) ã«é€²ã‚€  
â¡ï¸ [ğŸ“˜ **Chapter 5: SoC Design Flows and EDA Tools**](../chapter5_soc_design_flow/README.md) (EN)

---

## ğŸ§© ç« ã®ã‚­ãƒ¼ãƒ¯ãƒ¼ãƒ‰ï½œKeywords

```
MOSFET, Vth, Id-Vg, gm, Subthreshold, BTI, HCI, TDDB, Qbd, Design Rule, PDK, sky130, 0.18Âµm
```

---

## ğŸ“Œ è£œè¶³æƒ…å ±ï½œSupplement

- sky130 PDK: [https://skywater-pdk.readthedocs.io](https://skywater-pdk.readthedocs.io)  
- Open-source EDA tools: Magic, Xyce, KLayout, Ngspice, OpenROAD  
- Reliability references: JEDEC JESD 61-A, TDDB models, Weibull analysis  

---

### ğŸ‘¤ è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ï½œAuthor & License

| é …ç›®ï½œItem | å†…å®¹ï½œDetails |
|------------|----------------------------|
| **è‘—è€…ï½œAuthor** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰<br>ä¿¡å·å¤§å­¦å¤§å­¦é™¢ ä¿®äº†ï¼å…ƒ ã‚»ã‚¤ã‚³ãƒ¼ã‚¨ãƒ—ã‚½ãƒ³ |
| **GitHub** | [Samizo-AITL](https://github.com/Samizo-AITL) |
| **Email** | [shin3t72@gmail.com](mailto:shin3t72@gmail.com) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ï½œLicense** | MIT Licenseï¼ˆå†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”±ï¼‰<br>Redistribution and modification allowed |

---

#### ğŸ  [Edusemi-v4x ãƒˆãƒƒãƒ—ã¸æˆ»ã‚‹ï½œBack to Edusemi-v4x Top](../README.md)

---
