{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698391141419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698391141419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 15:19:01 2023 " "Processing started: Fri Oct 27 15:19:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698391141419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698391141419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cmos4 -c cmos4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cmos4 -c cmos4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698391141419 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1698391141831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth_ctrl/eth_trans_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth_ctrl/eth_trans_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_trans_slave " "Found entity 1: eth_trans_slave" {  } { { "rtl_code/eth_ctrl/eth_trans_slave.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/eth_trans_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ov9281/camera_config_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ov9281/camera_config_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_config_sel " "Found entity 1: camera_config_sel" {  } { { "rtl_code/OV9281/camera_config_sel.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/camera_config_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ov9281/camera_config_index.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ov9281/camera_config_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_config_index " "Found entity 1: camera_config_index" {  } { { "rtl_code/OV9281/camera_config_index.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/camera_config_index.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ddr_ctrl/ddr_wdisplay_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ddr_ctrl/ddr_wdisplay_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr_wdisplay_slave " "Found entity 1: ddr_wdisplay_slave" {  } { { "rtl_code/ddr_ctrl/ddr_wdisplay_slave.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wdisplay_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/function_rtl/vsync_pos_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/function_rtl/vsync_pos_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 vsync_pos_switch " "Found entity 1: vsync_pos_switch" {  } { { "rtl_code/function_rtl/vsync_pos_switch.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/function_rtl/vsync_pos_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/slave_arbitrate/slave_arbitrate_interface_sd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/slave_arbitrate/slave_arbitrate_interface_sd.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_arbitrate_interface_sd " "Found entity 1: slave_arbitrate_interface_sd" {  } { { "rtl_code/Slave_arbitrate/slave_arbitrate_interface_sd.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/slave_arbitrate_interface_sd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/sd/sd_rdaddr_slave1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/sd/sd_rdaddr_slave1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_rdaddr_slave1 " "Found entity 1: sd_rdaddr_slave1" {  } { { "rtl_code/sd/sd_rdaddr_slave1.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_rdaddr_slave1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/slave_arbitrate/slave_arbitrate_interface_rd_ddr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/slave_arbitrate/slave_arbitrate_interface_rd_ddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_arbitrate_interface_rd_ddr " "Found entity 1: slave_arbitrate_interface_rd_ddr" {  } { { "rtl_code/Slave_arbitrate/slave_arbitrate_interface_rd_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/slave_arbitrate_interface_rd_ddr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/slave_arbitrate/arbitrate_ctrl_rd_ddr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/slave_arbitrate/arbitrate_ctrl_rd_ddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbitrate_ctrl_rd_ddr " "Found entity 1: arbitrate_ctrl_rd_ddr" {  } { { "rtl_code/Slave_arbitrate/arbitrate_ctrl_rd_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/arbitrate_ctrl_rd_ddr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/function_rtl/slave_rd_bank_sel_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/function_rtl/slave_rd_bank_sel_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_rd_bank_sel_module " "Found entity 1: slave_rd_bank_sel_module" {  } { { "rtl_code/function_rtl/slave_rd_bank_sel_module.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/function_rtl/slave_rd_bank_sel_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/sd/top_sd_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/sd/top_sd_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sd_rw " "Found entity 1: top_sd_rw" {  } { { "rtl_code/sd/top_sd_rw.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/top_sd_rw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/sd/sd_write.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/sd/sd_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_write " "Found entity 1: sd_write" {  } { { "rtl_code/sd/sd_write.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/sd/sd_read.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/sd/sd_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_read " "Found entity 1: sd_read" {  } { { "rtl_code/sd/sd_read.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/sd/sd_init.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/sd/sd_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_init " "Found entity 1: sd_init" {  } { { "rtl_code/sd/sd_init.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_init.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/sd/sd_ctrl_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/sd/sd_ctrl_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_ctrl_top " "Found entity 1: sd_ctrl_top" {  } { { "rtl_code/sd/sd_ctrl_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_ctrl_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/sd/data_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/sd/data_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_gen " "Found entity 1: data_gen" {  } { { "rtl_code/sd/data_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth_ctrl/cmos_switch_mould.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth_ctrl/cmos_switch_mould.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_switch_mould " "Found entity 1: cmos_switch_mould" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth_ctrl/gmii_tx_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth_ctrl/gmii_tx_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 gmii_tx_ctrl " "Found entity 1: gmii_tx_ctrl" {  } { { "rtl_code/eth_ctrl/gmii_tx_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/gmii_tx_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth/arp/crc32_d8.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth/arp/crc32_d8.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_d8 " "Found entity 1: crc32_d8" {  } { { "rtl_code/eth/arp/crc32_d8.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/crc32_d8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth/arp/arp_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth/arp/arp_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_tx " "Found entity 1: arp_tx" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth/arp/arp_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth/arp/arp_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_top " "Found entity 1: arp_top" {  } { { "rtl_code/eth/arp/arp_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth/arp/arp_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth/arp/arp_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_rx " "Found entity 1: arp_rx" {  } { { "rtl_code/eth/arp/arp_rx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth/arp/arp_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth/arp/arp_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_ctrl " "Found entity 1: arp_ctrl" {  } { { "rtl_code/eth/arp/arp_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth/arp/arp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth/arp/arp.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp " "Found entity 1: arp" {  } { { "rtl_code/eth/arp/arp.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth/udp/udp_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth/udp/udp_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_tx " "Found entity 1: udp_tx" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth/udp/udp_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth/udp/udp_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_rx " "Found entity 1: udp_rx" {  } { { "rtl_code/eth/udp/udp_rx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth/udp/udp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth/udp/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "rtl_code/eth/udp/udp.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth/ethernet_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth/ethernet_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethernet_top " "Found entity 1: ethernet_top" {  } { { "rtl_code/eth/ethernet_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/ethernet_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth_ctrl/start_transfer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth_ctrl/start_transfer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 start_transfer_ctrl " "Found entity 1: start_transfer_ctrl" {  } { { "rtl_code/eth_ctrl/start_transfer_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/start_transfer_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/eth_ctrl/img_data_pkt.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/eth_ctrl/img_data_pkt.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data_pkt " "Found entity 1: img_data_pkt" {  } { { "rtl_code/eth_ctrl/img_data_pkt.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/img_data_pkt.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/include/myparam.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl_code/include/myparam.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/function_rtl/clear_function_asy.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/function_rtl/clear_function_asy.v" { { "Info" "ISGN_ENTITY_NAME" "1 clear_function_asy " "Found entity 1: clear_function_asy" {  } { { "rtl_code/function_rtl/clear_function_asy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/function_rtl/clear_function_asy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/function_rtl/switch_show.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/function_rtl/switch_show.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_show " "Found entity 1: switch_show" {  } { { "rtl_code/function_rtl/switch_show.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/function_rtl/switch_show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/key_sw/key_bank_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/key_sw/key_bank_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_bank_switch " "Found entity 1: key_bank_switch" {  } { { "rtl_code/key_sw/key_bank_switch.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/key_sw/key_bank_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/key_sw/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/key_sw/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "rtl_code/key_sw/debounce.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/key_sw/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/bank_switch/bank_switch_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/bank_switch/bank_switch_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 bank_switch_ctrl " "Found entity 1: bank_switch_ctrl" {  } { { "rtl_code/bank_switch/bank_switch_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/bank_switch/bank_switch_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/bank_switch/bank_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/bank_switch/bank_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 bank_switch " "Found entity 1: bank_switch" {  } { { "rtl_code/bank_switch/bank_switch.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/bank_switch/bank_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WR_BURST_LEN wr_burst_len mem_burst_ddr.v(11) " "Verilog HDL Declaration information at mem_burst_ddr.v(11): object \"WR_BURST_LEN\" differs only in case from object \"wr_burst_len\" in the same scope" {  } { { "rtl_code/ddr_ctrl/mem_burst_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/mem_burst_ddr.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ddr_ctrl/mem_burst_ddr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ddr_ctrl/mem_burst_ddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_burst_ddr " "Found entity 1: mem_burst_ddr" {  } { { "rtl_code/ddr_ctrl/mem_burst_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/mem_burst_ddr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ddr_ctrl/ddr2wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ddr_ctrl/ddr2wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2wr_fifo " "Found entity 1: ddr2wr_fifo" {  } { { "rtl_code/ddr_ctrl/ddr2wr_fifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr2wr_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ddr_ctrl/ddr_wr_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ddr_ctrl/ddr_wr_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr_wr_ctrl " "Found entity 1: ddr_wr_ctrl" {  } { { "rtl_code/ddr_ctrl/ddr_wr_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wr_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ddr_ctrl/ddr_wdisplayfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ddr_ctrl/ddr_wdisplayfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr_wdisplayfifo " "Found entity 1: ddr_wdisplayfifo" {  } { { "rtl_code/ddr_ctrl/ddr_wdisplayfifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wdisplayfifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ov9281/ov9281_config.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ov9281/ov9281_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov9281_config " "Found entity 1: ov9281_config" {  } { { "rtl_code/OV9281/ov9281_config.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/ov9281_config.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ov9281/ov9281_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ov9281/ov9281_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov9281_capture " "Found entity 1: ov9281_capture" {  } { { "rtl_code/OV9281/ov9281_capture.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/ov9281_capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ov9281/i2c_com.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ov9281/i2c_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_com " "Found entity 1: i2c_com" {  } { { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/ov9281/camera_ov9281.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/ov9281/camera_ov9281.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_ov9281 " "Found entity 1: camera_ov9281" {  } { { "rtl_code/OV9281/camera_ov9281.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/camera_ov9281.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/slave_arbitrate/slave_arbitrate_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/slave_arbitrate/slave_arbitrate_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_arbitrate_interface " "Found entity 1: slave_arbitrate_interface" {  } { { "rtl_code/Slave_arbitrate/slave_arbitrate_interface.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/slave_arbitrate_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/slave_arbitrate/arbitrate_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/slave_arbitrate/arbitrate_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbitrate_ctrl " "Found entity 1: arbitrate_ctrl" {  } { { "rtl_code/Slave_arbitrate/arbitrate_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/arbitrate_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/vga_display/vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/vga_display/vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Found entity 1: vga_display" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_code/top/top_sdv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_code/top/top_sdv.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sdv " "Found entity 1: top_sdv" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2 " "Found entity 1: ddr2" {  } { { "ddr2.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2_alt_mem_ddrx_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2_alt_mem_ddrx_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_alt_mem_ddrx_controller_top " "Found entity 1: ddr2_alt_mem_ddrx_controller_top" {  } { { "ddr2_alt_mem_ddrx_controller_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_alt_mem_ddrx_controller_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(30) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(30): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "alt_mem_ddrx_controller.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "alt_mem_ddrx_controller.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "alt_mem_ddrx_addr_cmd.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_addr_cmd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_addr_cmd_wrap.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(137) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(137): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 137 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(139) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(139): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(144) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(144): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 144 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(169) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(169): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 169 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(170) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(170): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 170 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(141) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(141): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 141 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(190) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(190): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 190 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(242) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(242): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 242 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(243) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(243): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 243 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(244) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(244): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 244 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(245) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(245): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 245 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(246) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(246): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 246 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(247) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(247): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 247 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(248) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(248): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 248 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(249) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(249): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 249 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(250) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(250): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 250 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(161) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(161): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 161 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(162) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(162): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(163) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(163): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(164) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(164): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(238) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(238): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 238 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(239) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(239): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 239 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(240) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(240): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(241) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(241): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 241 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(171) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(171): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 171 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(173) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(173): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 173 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(273) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(273): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 273 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(143) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(143): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 143 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(180) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(180): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 180 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(181) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(181): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 181 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(138) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(138): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 138 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(140) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(140): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 140 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(159) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(159): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 159 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391141990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "alt_mem_ddrx_controller_st_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ddr2_odt_gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ddr3_odt_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_lpddr2_addr_cmd.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "alt_mem_ddrx_odt_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_odt_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391141998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391141998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(101) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(101): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_rdwr_data_tmg.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_rdwr_data_tmg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "alt_mem_ddrx_arbiter.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_arbiter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "alt_mem_ddrx_burst_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_burst_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "alt_mem_ddrx_cmd_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_cmd_gen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(47) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(47): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(48) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(48): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(49) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(49): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(50) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(50): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(51) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(51): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(52) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(52): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(53) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(53): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(54) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(54): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(55) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(55): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(56) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(56): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(57) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(57): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(58) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(58): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(59) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(59): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(60) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(60): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(20): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(19) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(19): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(21) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(21): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(18) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(18): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(23) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(23): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(24) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(24): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(25) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(25): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "alt_mem_ddrx_csr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_csr.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "alt_mem_ddrx_buffer.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "alt_mem_ddrx_buffer_manager.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer_manager.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "alt_mem_ddrx_burst_tracking.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_burst_tracking.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "alt_mem_ddrx_dataid_manager.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_dataid_manager.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "alt_mem_ddrx_fifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "alt_mem_ddrx_list.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_list.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "alt_mem_ddrx_rdata_path.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_rdata_path.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "alt_mem_ddrx_wdata_path.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_wdata_path.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_define.iv 0 0 " "Found 0 design units, including 0 entities, in source file alt_mem_ddrx_define.iv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "alt_mem_ddrx_ecc_decoder.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder_32_syn.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142073 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder_32_syn.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142073 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder_32_syn.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder_64_syn.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142108 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder_64_syn.v" 377 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142108 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder_64_syn.v" 617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "alt_mem_ddrx_ecc_encoder.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder_32_syn.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142141 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder_32_syn.v" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder_64_syn.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142173 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder_64_syn.v" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(7) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(7): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(145) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(145): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 145 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698391142175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "alt_mem_ddrx_input_if.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_input_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "alt_mem_ddrx_mm_st_converter.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_mm_st_converter.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "alt_mem_ddrx_rank_timer.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_rank_timer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "alt_mem_ddrx_sideband.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_sideband.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "alt_mem_ddrx_tbp.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_tbp.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "alt_mem_ddrx_timing_param.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_timing_param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2_phy_alt_mem_phy_seq_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2_phy_alt_mem_phy_seq_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_seq_wrapper " "Found entity 1: ddr2_phy_alt_mem_phy_seq_wrapper" {  } { { "ddr2_phy_alt_mem_phy_seq_wrapper.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq_wrapper.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2_phy_alt_mem_phy_seq.vhd 25 8 " "Found 25 design units, including 8 entities, in source file ddr2_phy_alt_mem_phy_seq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddr2_phy_alt_mem_phy_constants_pkg " "Found design unit 1: ddr2_phy_alt_mem_phy_constants_pkg" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ddr2_phy_alt_mem_phy_record_pkg " "Found design unit 2: ddr2_phy_alt_mem_phy_record_pkg" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 189 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ddr2_phy_alt_mem_phy_record_pkg-body " "Found design unit 3: ddr2_phy_alt_mem_phy_record_pkg-body" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 619 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ddr2_phy_alt_mem_phy_addr_cmd_pkg " "Found design unit 4: ddr2_phy_alt_mem_phy_addr_cmd_pkg" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 1677 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ddr2_phy_alt_mem_phy_addr_cmd_pkg-body " "Found design unit 5: ddr2_phy_alt_mem_phy_addr_cmd_pkg-body" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 1984 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ddr2_phy_alt_mem_phy_iram_addr_pkg " "Found design unit 6: ddr2_phy_alt_mem_phy_iram_addr_pkg" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 3437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ddr2_phy_alt_mem_phy_iram_addr_pkg-body " "Found design unit 7: ddr2_phy_alt_mem_phy_iram_addr_pkg-body" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 3481 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ddr2_phy_alt_mem_phy_regs_pkg " "Found design unit 8: ddr2_phy_alt_mem_phy_regs_pkg" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 3643 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ddr2_phy_alt_mem_phy_regs_pkg-body " "Found design unit 9: ddr2_phy_alt_mem_phy_regs_pkg-body" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 3936 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 ddr2_phy_alt_mem_phy_mmi-struct " "Found design unit 10: ddr2_phy_alt_mem_phy_mmi-struct" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 4871 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ddr2_phy_alt_mem_phy_admin-struct " "Found design unit 11: ddr2_phy_alt_mem_phy_admin-struct" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 5420 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ddr2_phy_alt_mem_phy_iram_ram-struct " "Found design unit 12: ddr2_phy_alt_mem_phy_iram_ram-struct" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 6801 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ddr2_phy_alt_mem_phy_iram-struct " "Found design unit 13: ddr2_phy_alt_mem_phy_iram-struct" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 6945 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ddr2_phy_alt_mem_phy_dgrb-struct " "Found design unit 14: ddr2_phy_alt_mem_phy_dgrb-struct" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 7841 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ddr2_phy_alt_mem_phy_dgwb-rtl " "Found design unit 15: ddr2_phy_alt_mem_phy_dgwb-rtl" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 10974 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ddr2_phy_alt_mem_phy_ctrl-struct " "Found design unit 16: ddr2_phy_alt_mem_phy_ctrl-struct" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 11624 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ddr2_phy_alt_mem_phy_seq-struct " "Found design unit 17: ddr2_phy_alt_mem_phy_seq-struct" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 12890 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_mmi " "Found entity 1: ddr2_phy_alt_mem_phy_mmi" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 4763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr2_phy_alt_mem_phy_admin " "Found entity 2: ddr2_phy_alt_mem_phy_admin" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 5343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_ENTITY_NAME" "3 ddr2_phy_alt_mem_phy_iram_ram " "Found entity 3: ddr2_phy_alt_mem_phy_iram_ram" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 6784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_ENTITY_NAME" "4 ddr2_phy_alt_mem_phy_iram " "Found entity 4: ddr2_phy_alt_mem_phy_iram" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 6888 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_ENTITY_NAME" "5 ddr2_phy_alt_mem_phy_dgrb " "Found entity 5: ddr2_phy_alt_mem_phy_dgrb" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 7735 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_ENTITY_NAME" "6 ddr2_phy_alt_mem_phy_dgwb " "Found entity 6: ddr2_phy_alt_mem_phy_dgwb" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 10907 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_ENTITY_NAME" "7 ddr2_phy_alt_mem_phy_ctrl " "Found entity 7: ddr2_phy_alt_mem_phy_ctrl" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 11559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""} { "Info" "ISGN_ENTITY_NAME" "8 ddr2_phy_alt_mem_phy_seq " "Found entity 8: ddr2_phy_alt_mem_phy_seq" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 12667 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2_phy.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy " "Found entity 1: ddr2_phy" {  } { { "ddr2_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2_phy_alt_mem_phy.v 12 12 " "Found 12 design units, including 12 entities, in source file ddr2_phy_alt_mem_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy " "Found entity 1: ddr2_phy_alt_mem_phy" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142455 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr2_phy_alt_mem_phy_clk_reset " "Found entity 2: ddr2_phy_alt_mem_phy_clk_reset" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142455 ""} { "Info" "ISGN_ENTITY_NAME" "3 ddr2_phy_alt_mem_phy_ac " "Found entity 3: ddr2_phy_alt_mem_phy_ac" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1782 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142455 ""} { "Info" "ISGN_ENTITY_NAME" "4 ddr2_phy_alt_mem_phy_addr_cmd " "Found entity 4: ddr2_phy_alt_mem_phy_addr_cmd" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142455 ""} { "Info" "ISGN_ENTITY_NAME" "5 ddr2_phy_alt_mem_phy_dp_io " "Found entity 5: ddr2_phy_alt_mem_phy_dp_io" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142455 ""} { "Info" "ISGN_ENTITY_NAME" "6 ddr2_phy_alt_mem_phy_read_dp " "Found entity 6: ddr2_phy_alt_mem_phy_read_dp" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2942 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142455 ""} { "Info" "ISGN_ENTITY_NAME" "7 ddr2_phy_alt_mem_phy_write_dp_fr " "Found entity 7: ddr2_phy_alt_mem_phy_write_dp_fr" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142455 ""} { "Info" "ISGN_ENTITY_NAME" "8 ddr2_phy_alt_mem_phy_rdata_valid " "Found entity 8: ddr2_phy_alt_mem_phy_rdata_valid" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3724 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142455 ""} { "Info" "ISGN_ENTITY_NAME" "9 ddr2_phy_alt_mem_phy_mux " "Found entity 9: ddr2_phy_alt_mem_phy_mux" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142455 ""} { "Info" "ISGN_ENTITY_NAME" "10 ddr2_phy_alt_mem_phy_mimic " "Found entity 10: ddr2_phy_alt_mem_phy_mimic" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 4271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142455 ""} { "Info" "ISGN_ENTITY_NAME" "11 ddr2_phy_alt_mem_phy_mimic_debug " "Found entity 11: ddr2_phy_alt_mem_phy_mimic_debug" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 4526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142455 ""} { "Info" "ISGN_ENTITY_NAME" "12 ddr2_phy_alt_mem_phy_reset_pipe " "Found entity 12: ddr2_phy_alt_mem_phy_reset_pipe" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 4758 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2_phy_alt_mem_phy_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2_phy_alt_mem_phy_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_pll " "Found entity 1: ddr2_phy_alt_mem_phy_pll" {  } { { "ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_32w32r.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_32w32r.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_32w32r " "Found entity 1: fifo_32w32r" {  } { { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_32w8r.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_32w8r.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_32w8r " "Found entity 1: fifo_32w8r" {  } { { "fifo_32w8r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w8r.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_u0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_u0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_u0 " "Found entity 1: pll_u0" {  } { { "pll_u0.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_eth_8w32r.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_eth_8w32r.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_eth_8w32r " "Found entity 1: fifo_eth_8w32r" {  } { { "fifo_eth_8w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_eth_8w32r.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_v1 " "Found entity 1: pll_v1" {  } { { "pll_v1.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_v1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_pll " "Found entity 1: sd_pll" {  } { { "sd_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/sd_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_32w16r.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_32w16r.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_32w16r " "Found entity 1: fifo_32w16r" {  } { { "fifo_32w16r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w16r.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391142470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391142470 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_sdv " "Elaborating entity \"top_sdv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698391143101 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m6_camera_xclk top_sdv.v(168) " "Verilog HDL or VHDL warning at top_sdv.v(168): object \"m6_camera_xclk\" assigned a value but never read" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698391143108 "|top_sdv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m7_camera_xclk top_sdv.v(176) " "Verilog HDL or VHDL warning at top_sdv.v(176): object \"m7_camera_xclk\" assigned a value but never read" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698391143108 "|top_sdv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m8_camera_xclk top_sdv.v(184) " "Verilog HDL or VHDL warning at top_sdv.v(184): object \"m8_camera_xclk\" assigned a value but never read" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698391143108 "|top_sdv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_sd_save_key " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_sd_save_key\"" {  } { { "rtl_code/top/top_sdv.v" "debounce_sd_save_key" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync_pos_switch vsync_pos_switch:sd_channal_sw " "Elaborating entity \"vsync_pos_switch\" for hierarchy \"vsync_pos_switch:sd_channal_sw\"" {  } { { "rtl_code/top/top_sdv.v" "sd_channal_sw" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_config_sel camera_config_sel:u_camera_config_sel " "Elaborating entity \"camera_config_sel\" for hierarchy \"camera_config_sel:u_camera_config_sel\"" {  } { { "rtl_code/top/top_sdv.v" "u_camera_config_sel" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_config_index camera_config_sel:u_camera_config_sel\|camera_config_index:camera_config_index_lab " "Elaborating entity \"camera_config_index\" for hierarchy \"camera_config_sel:u_camera_config_sel\|camera_config_index:camera_config_index_lab\"" {  } { { "rtl_code/OV9281/camera_config_sel.v" "camera_config_index_lab" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/camera_config_sel.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_ov9281 camera_ov9281:camera_m0 " "Elaborating entity \"camera_ov9281\" for hierarchy \"camera_ov9281:camera_m0\"" {  } { { "rtl_code/top/top_sdv.v" "camera_m0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov9281_capture camera_ov9281:camera_m0\|ov9281_capture:camera_capture_m0 " "Elaborating entity \"ov9281_capture\" for hierarchy \"camera_ov9281:camera_m0\|ov9281_capture:camera_capture_m0\"" {  } { { "rtl_code/OV9281/camera_ov9281.v" "camera_capture_m0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/camera_ov9281.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov9281_config camera_ov9281:camera_m0\|ov9281_config:ov9281_config_m0 " "Elaborating entity \"ov9281_config\" for hierarchy \"camera_ov9281:camera_m0\|ov9281_config:ov9281_config_m0\"" {  } { { "rtl_code/OV9281/camera_ov9281.v" "ov9281_config_m0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/camera_ov9281.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_com camera_ov9281:camera_m0\|ov9281_config:ov9281_config_m0\|i2c_com:u1 " "Elaborating entity \"i2c_com\" for hierarchy \"camera_ov9281:camera_m0\|ov9281_config:ov9281_config_m0\|i2c_com:u1\"" {  } { { "rtl_code/OV9281/ov9281_config.v" "u1" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/ov9281_config.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143122 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(19) " "Verilog HDL assignment warning at i2c_com.v(19): truncated value with size 32 to match size of target (1)" {  } { { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698391143122 "|top_sdv|camera_ov9281:camera_m0|ov9281_config:ov9281_config_m0|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(20) " "Verilog HDL assignment warning at i2c_com.v(20): truncated value with size 32 to match size of target (1)" {  } { { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698391143122 "|top_sdv|camera_ov9281:camera_m0|ov9281_config:ov9281_config_m0|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_com.v(31) " "Verilog HDL assignment warning at i2c_com.v(31): truncated value with size 32 to match size of target (6)" {  } { { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698391143122 "|top_sdv|camera_ov9281:camera_m0|ov9281_config:ov9281_config_m0|i2c_com:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_32w32r fifo_32w32r:fifo_camera_m0 " "Elaborating entity \"fifo_32w32r\" for hierarchy \"fifo_32w32r:fifo_camera_m0\"" {  } { { "rtl_code/top/top_sdv.v" "fifo_camera_m0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\"" {  } { { "fifo_32w32r.v" "dcfifo_component" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\"" {  } { { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391143182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143183 ""}  } { { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391143183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_1tk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_1tk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_1tk1 " "Found entity 1: dcfifo_1tk1" {  } { { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391143229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391143229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_1tk1 fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated " "Elaborating entity \"dcfifo_1tk1\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391143246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391143246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_1tk1.tdf" "rdptr_g_gray2bin" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_877.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_877.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_877 " "Found entity 1: a_graycounter_877" {  } { { "db/a_graycounter_877.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_877.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391143292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391143292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_877 fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|a_graycounter_877:rdptr_g1p " "Elaborating entity \"a_graycounter_877\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|a_graycounter_877:rdptr_g1p\"" {  } { { "db/dcfifo_1tk1.tdf" "rdptr_g1p" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391143338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391143338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_1tk1.tdf" "wrptr_g1p" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qj31 " "Found entity 1: altsyncram_qj31" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391143386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391143386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qj31 fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram " "Elaborating entity \"altsyncram_qj31\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\"" {  } { { "db/dcfifo_1tk1.tdf" "fifo_ram" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391143403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391143403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_1tk1.tdf" "rs_brp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_amd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_amd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_amd " "Found entity 1: alt_synch_pipe_amd" {  } { { "db/alt_synch_pipe_amd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_amd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391143419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391143419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_amd fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|alt_synch_pipe_amd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_amd\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|alt_synch_pipe_amd:rs_dgwp\"" {  } { { "db/dcfifo_1tk1.tdf" "rs_dgwp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gf9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gf9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gf9 " "Found entity 1: dffpipe_gf9" {  } { { "db/dffpipe_gf9.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_gf9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391143434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391143434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gf9 fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|alt_synch_pipe_amd:rs_dgwp\|dffpipe_gf9:dffpipe5 " "Elaborating entity \"dffpipe_gf9\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|alt_synch_pipe_amd:rs_dgwp\|dffpipe_gf9:dffpipe5\"" {  } { { "db/alt_synch_pipe_amd.tdf" "dffpipe5" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_amd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391143449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391143449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_1tk1.tdf" "wraclr" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bmd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bmd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bmd " "Found entity 1: alt_synch_pipe_bmd" {  } { { "db/alt_synch_pipe_bmd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_bmd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391143464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391143464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bmd fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|alt_synch_pipe_bmd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bmd\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|alt_synch_pipe_bmd:ws_dgrp\"" {  } { { "db/dcfifo_1tk1.tdf" "ws_dgrp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hf9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hf9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hf9 " "Found entity 1: dffpipe_hf9" {  } { { "db/dffpipe_hf9.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_hf9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391143479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391143479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hf9 fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|alt_synch_pipe_bmd:ws_dgrp\|dffpipe_hf9:dffpipe8 " "Elaborating entity \"dffpipe_hf9\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|alt_synch_pipe_bmd:ws_dgrp\|dffpipe_hf9:dffpipe8\"" {  } { { "db/alt_synch_pipe_bmd.tdf" "dffpipe8" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_bmd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_n76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391143526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391143526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"fifo_32w32r:fifo_camera_m0\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_1tk1.tdf" "rdempty_eq_comp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_arbitrate_interface slave_arbitrate_interface:slave_m0 " "Elaborating entity \"slave_arbitrate_interface\" for hierarchy \"slave_arbitrate_interface:slave_m0\"" {  } { { "rtl_code/top/top_sdv.v" "slave_m0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_arbitrate_interface slave_arbitrate_interface:slave_m1 " "Elaborating entity \"slave_arbitrate_interface\" for hierarchy \"slave_arbitrate_interface:slave_m1\"" {  } { { "rtl_code/top/top_sdv.v" "slave_m1" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_arbitrate_interface slave_arbitrate_interface:slave_m2 " "Elaborating entity \"slave_arbitrate_interface\" for hierarchy \"slave_arbitrate_interface:slave_m2\"" {  } { { "rtl_code/top/top_sdv.v" "slave_m2" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_arbitrate_interface slave_arbitrate_interface:slave_m3 " "Elaborating entity \"slave_arbitrate_interface\" for hierarchy \"slave_arbitrate_interface:slave_m3\"" {  } { { "rtl_code/top/top_sdv.v" "slave_m3" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_arbitrate_interface slave_arbitrate_interface:slave_m4 " "Elaborating entity \"slave_arbitrate_interface\" for hierarchy \"slave_arbitrate_interface:slave_m4\"" {  } { { "rtl_code/top/top_sdv.v" "slave_m4" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_arbitrate_interface slave_arbitrate_interface:slave_m5 " "Elaborating entity \"slave_arbitrate_interface\" for hierarchy \"slave_arbitrate_interface:slave_m5\"" {  } { { "rtl_code/top/top_sdv.v" "slave_m5" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_arbitrate_interface slave_arbitrate_interface:slave_m6 " "Elaborating entity \"slave_arbitrate_interface\" for hierarchy \"slave_arbitrate_interface:slave_m6\"" {  } { { "rtl_code/top/top_sdv.v" "slave_m6" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_arbitrate_interface slave_arbitrate_interface:slave_m7 " "Elaborating entity \"slave_arbitrate_interface\" for hierarchy \"slave_arbitrate_interface:slave_m7\"" {  } { { "rtl_code/top/top_sdv.v" "slave_m7" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_arbitrate_interface slave_arbitrate_interface:slave_m8 " "Elaborating entity \"slave_arbitrate_interface\" for hierarchy \"slave_arbitrate_interface:slave_m8\"" {  } { { "rtl_code/top/top_sdv.v" "slave_m8" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_switch_mould cmos_switch_mould:cmos_sd_sel " "Elaborating entity \"cmos_switch_mould\" for hierarchy \"cmos_switch_mould:cmos_sd_sel\"" {  } { { "rtl_code/top/top_sdv.v" "cmos_sd_sel" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_arbitrate_interface_sd slave_arbitrate_interface_sd:slave_sel_sd " "Elaborating entity \"slave_arbitrate_interface_sd\" for hierarchy \"slave_arbitrate_interface_sd:slave_sel_sd\"" {  } { { "rtl_code/top/top_sdv.v" "slave_sel_sd" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbitrate_ctrl arbitrate_ctrl:arbitrate_ctrl_u0 " "Elaborating entity \"arbitrate_ctrl\" for hierarchy \"arbitrate_ctrl:arbitrate_ctrl_u0\"" {  } { { "rtl_code/top/top_sdv.v" "arbitrate_ctrl_u0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143921 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbitrate_ctrl.v(129) " "Verilog HDL Case Statement information at arbitrate_ctrl.v(129): all case item expressions in this case statement are onehot" {  } { { "rtl_code/Slave_arbitrate/arbitrate_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/arbitrate_ctrl.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1698391143924 "|top_sdv|arbitrate_ctrl:arbitrate_ctrl_u0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbitrate_ctrl.v(174) " "Verilog HDL Case Statement information at arbitrate_ctrl.v(174): all case item expressions in this case statement are onehot" {  } { { "rtl_code/Slave_arbitrate/arbitrate_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/arbitrate_ctrl.v" 174 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1698391143924 "|top_sdv|arbitrate_ctrl:arbitrate_ctrl_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bank_switch_ctrl bank_switch_ctrl:bank_switch_ctrl_u0 " "Elaborating entity \"bank_switch_ctrl\" for hierarchy \"bank_switch_ctrl:bank_switch_ctrl_u0\"" {  } { { "rtl_code/top/top_sdv.v" "bank_switch_ctrl_u0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bank_switch bank_switch_ctrl:bank_switch_ctrl_u0\|bank_switch:bank_switch0 " "Elaborating entity \"bank_switch\" for hierarchy \"bank_switch_ctrl:bank_switch_ctrl_u0\|bank_switch:bank_switch0\"" {  } { { "rtl_code/bank_switch/bank_switch_ctrl.v" "bank_switch0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/bank_switch/bank_switch_ctrl.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_rd_bank_sel_module slave_rd_bank_sel_module:sel_mod " "Elaborating entity \"slave_rd_bank_sel_module\" for hierarchy \"slave_rd_bank_sel_module:sel_mod\"" {  } { { "rtl_code/top/top_sdv.v" "sel_mod" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr_wr_ctrl ddr_wr_ctrl:ddr_wr_ctrl " "Elaborating entity \"ddr_wr_ctrl\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\"" {  } { { "rtl_code/top/top_sdv.v" "ddr_wr_ctrl" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_burst_ddr ddr_wr_ctrl:ddr_wr_ctrl\|mem_burst_ddr:mem_burst_m1 " "Elaborating entity \"mem_burst_ddr\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|mem_burst_ddr:mem_burst_m1\"" {  } { { "rtl_code/ddr_ctrl/ddr_wr_ctrl.v" "mem_burst_m1" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wr_ctrl.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143936 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mem_burst_ddr.v(130) " "Verilog HDL Case Statement information at mem_burst_ddr.v(130): all case item expressions in this case statement are onehot" {  } { { "rtl_code/ddr_ctrl/mem_burst_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/mem_burst_ddr.v" 130 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1698391143938 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|mem_burst_ddr:mem_burst_m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 mem_burst_ddr.v(217) " "Verilog HDL assignment warning at mem_burst_ddr.v(217): truncated value with size 10 to match size of target (3)" {  } { { "rtl_code/ddr_ctrl/mem_burst_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/mem_burst_ddr.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698391143938 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|mem_burst_ddr:mem_burst_m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 mem_burst_ddr.v(220) " "Verilog HDL assignment warning at mem_burst_ddr.v(220): truncated value with size 10 to match size of target (3)" {  } { { "rtl_code/ddr_ctrl/mem_burst_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/mem_burst_ddr.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698391143938 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|mem_burst_ddr:mem_burst_m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mem_burst_ddr.v(223) " "Verilog HDL assignment warning at mem_burst_ddr.v(223): truncated value with size 32 to match size of target (3)" {  } { { "rtl_code/ddr_ctrl/mem_burst_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/mem_burst_ddr.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698391143938 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|mem_burst_ddr:mem_burst_m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 mem_burst_ddr.v(227) " "Verilog HDL assignment warning at mem_burst_ddr.v(227): truncated value with size 10 to match size of target (3)" {  } { { "rtl_code/ddr_ctrl/mem_burst_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/mem_burst_ddr.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698391143938 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|mem_burst_ddr:mem_burst_m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mem_burst_ddr.v(230) " "Verilog HDL assignment warning at mem_burst_ddr.v(230): truncated value with size 32 to match size of target (3)" {  } { { "rtl_code/ddr_ctrl/mem_burst_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/mem_burst_ddr.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698391143938 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|mem_burst_ddr:mem_burst_m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 mem_burst_ddr.v(235) " "Verilog HDL assignment warning at mem_burst_ddr.v(235): truncated value with size 10 to match size of target (3)" {  } { { "rtl_code/ddr_ctrl/mem_burst_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/mem_burst_ddr.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698391143938 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|mem_burst_ddr:mem_burst_m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mem_burst_ddr.v(238) " "Verilog HDL assignment warning at mem_burst_ddr.v(238): truncated value with size 32 to match size of target (3)" {  } { { "rtl_code/ddr_ctrl/mem_burst_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/mem_burst_ddr.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698391143938 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|mem_burst_ddr:mem_burst_m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0 " "Elaborating entity \"ddr2\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\"" {  } { { "rtl_code/ddr_ctrl/ddr_wr_ctrl.v" "ddr_m0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wr_ctrl.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143940 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ddr2_controller_phy.v 1 1 " "Using design file ddr2_controller_phy.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_controller_phy " "Found entity 1: ddr2_controller_phy" {  } { { "ddr2_controller_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_controller_phy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391143955 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698391143955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst " "Elaborating entity \"ddr2_controller_phy\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\"" {  } { { "ddr2.v" "ddr2_controller_phy_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_alt_mem_ddrx_controller_top ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst " "Elaborating entity \"ddr2_alt_mem_ddrx_controller_top\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\"" {  } { { "ddr2_controller_phy.v" "ddr2_alt_mem_ddrx_controller_top_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_controller_phy.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst\"" {  } { { "ddr2_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143962 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_burstbegin_reg alt_mem_ddrx_mm_st_converter.v(141) " "Verilog HDL or VHDL warning at alt_mem_ddrx_mm_st_converter.v(141): object \"avl_burstbegin_reg\" assigned a value but never read" {  } { { "alt_mem_ddrx_mm_st_converter.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_mm_st_converter.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698391143963 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\"" {  } { { "ddr2_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller_st_top.v" 1190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143969 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_mem_ddrx_controller.v(1009) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1009): truncated value with size 32 to match size of target (2)" {  } { { "alt_mem_ddrx_controller.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 1009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698391143976 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_mem_ddrx_controller.v(1010) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1010): truncated value with size 32 to match size of target (2)" {  } { { "alt_mem_ddrx_controller.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698391143976 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "alt_mem_ddrx_controller.v" "input_if_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 1259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "alt_mem_ddrx_controller.v" "tbp_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "alt_mem_ddrx_controller.v" "arbiter_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391143998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 1709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_addr_cmd_wrap.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_addr_cmd_wrap.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_odt_gen.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_odt_gen.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 1969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_wdata_path.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_wdata_path.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_wdata_path.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_wdata_path.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list\"" {  } { { "alt_mem_ddrx_dataid_manager.v" "burstcount_list" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_dataid_manager.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_wdata_path.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "alt_mem_ddrx_buffer.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391144082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144082 ""}  } { { "alt_mem_ddrx_buffer.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391144082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vll1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vll1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vll1 " "Found entity 1: altsyncram_vll1" {  } { { "db/altsyncram_vll1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_vll1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391144131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391144131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vll1 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_vll1:auto_generated " "Elaborating entity \"altsyncram_vll1\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_vll1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_wdata_path.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "alt_mem_ddrx_buffer.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391144145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144145 ""}  } { { "alt_mem_ddrx_buffer.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391144145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lil1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lil1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lil1 " "Found entity 1: altsyncram_lil1" {  } { { "db/altsyncram_lil1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_lil1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391144192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391144192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lil1 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_lil1:auto_generated " "Elaborating entity \"altsyncram_lil1\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_lil1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_wdata_path.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "alt_mem_ddrx_fifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391144255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 50 " "Parameter \"lpm_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144255 ""}  } { { "alt_mem_ddrx_fifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391144255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5841 " "Found entity 1: scfifo_5841" {  } { { "db/scfifo_5841.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/scfifo_5841.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391144301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391144301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5841 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated " "Elaborating entity \"scfifo_5841\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ej31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ej31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ej31 " "Found entity 1: a_dpfifo_ej31" {  } { { "db/a_dpfifo_ej31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_ej31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391144319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391144319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ej31 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo " "Elaborating entity \"a_dpfifo_ej31\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\"" {  } { { "db/scfifo_5841.tdf" "dpfifo" { Text "F:/old_Quartus_File/cmos_eth_v2/db/scfifo_5841.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jrd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jrd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jrd1 " "Found entity 1: altsyncram_jrd1" {  } { { "db/altsyncram_jrd1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_jrd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391144373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391144373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jrd1 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|altsyncram_jrd1:FIFOram " "Elaborating entity \"altsyncram_jrd1\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|altsyncram_jrd1:FIFOram\"" {  } { { "db/a_dpfifo_ej31.tdf" "FIFOram" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_ej31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391144421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391144421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ej31.tdf" "almost_full_comparer" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_ej31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cmpr_gs8:three_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cmpr_gs8:three_comparison\"" {  } { { "db/a_dpfifo_ej31.tdf" "three_comparison" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_ej31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391144471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391144471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ej31.tdf" "rd_ptr_msb" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_ej31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391144518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391144518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_ej31.tdf" "usedw_counter" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_ej31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391144565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391144565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_ej31.tdf" "wr_ptr" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_ej31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 2068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_rdata_path.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "alt_mem_ddrx_fifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391144595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 45 " "Parameter \"lpm_width\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144595 ""}  } { { "alt_mem_ddrx_fifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391144595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p941 " "Found entity 1: scfifo_p941" {  } { { "db/scfifo_p941.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/scfifo_p941.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391144641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391144641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p941 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated " "Elaborating entity \"scfifo_p941\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2l31 " "Found entity 1: a_dpfifo_2l31" {  } { { "db/a_dpfifo_2l31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_2l31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391144657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391144657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2l31 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo " "Elaborating entity \"a_dpfifo_2l31\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\"" {  } { { "db/scfifo_p941.tdf" "dpfifo" { Text "F:/old_Quartus_File/cmos_eth_v2/db/scfifo_p941.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rud1 " "Found entity 1: altsyncram_rud1" {  } { { "db/altsyncram_rud1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_rud1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391144709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391144709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rud1 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_rud1:FIFOram " "Elaborating entity \"altsyncram_rud1\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_rud1:FIFOram\"" {  } { { "db/a_dpfifo_2l31.tdf" "FIFOram" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_2l31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hs8 " "Found entity 1: cmpr_hs8" {  } { { "db/cmpr_hs8.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_hs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391144759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391144759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_hs8:almost_full_comparer " "Elaborating entity \"cmpr_hs8\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_hs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_2l31.tdf" "almost_full_comparer" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_2l31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_hs8:three_comparison " "Elaborating entity \"cmpr_hs8\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_hs8:three_comparison\"" {  } { { "db/a_dpfifo_2l31.tdf" "three_comparison" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_2l31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391144810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391144810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_bo7:usedw_counter " "Elaborating entity \"cntr_bo7\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_bo7:usedw_counter\"" {  } { { "db/a_dpfifo_2l31.tdf" "usedw_counter" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_2l31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391144858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391144858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_vnb:wr_ptr " "Elaborating entity \"cntr_vnb\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_vnb:wr_ptr\"" {  } { { "db/a_dpfifo_2l31.tdf" "wr_ptr" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_2l31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_rdata_path.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "alt_mem_ddrx_fifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391144884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 39 " "Parameter \"lpm_width\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144884 ""}  } { { "alt_mem_ddrx_fifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391144884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_c841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_c841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_c841 " "Found entity 1: scfifo_c841" {  } { { "db/scfifo_c841.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/scfifo_c841.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391144929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391144929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_c841 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated " "Elaborating entity \"scfifo_c841\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lj31 " "Found entity 1: a_dpfifo_lj31" {  } { { "db/a_dpfifo_lj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_lj31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391144947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391144947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lj31 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\|a_dpfifo_lj31:dpfifo " "Elaborating entity \"a_dpfifo_lj31\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\|a_dpfifo_lj31:dpfifo\"" {  } { { "db/scfifo_c841.tdf" "dpfifo" { Text "F:/old_Quartus_File/cmos_eth_v2/db/scfifo_c841.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sd1 " "Found entity 1: altsyncram_1sd1" {  } { { "db/altsyncram_1sd1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_1sd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391144998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391144998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sd1 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\|a_dpfifo_lj31:dpfifo\|altsyncram_1sd1:FIFOram " "Elaborating entity \"altsyncram_1sd1\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\|a_dpfifo_lj31:dpfifo\|altsyncram_1sd1:FIFOram\"" {  } { { "db/a_dpfifo_lj31.tdf" "FIFOram" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_lj31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391144999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst\"" {  } { { "alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_freeid_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_rdata_path.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst\"" {  } { { "alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_allocated_id_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_rdata_path.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\"" {  } { { "alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.inordr_info_fifo_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_rdata_path.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "alt_mem_ddrx_fifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391145041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145041 ""}  } { { "alt_mem_ddrx_fifo.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391145041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_j941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_j941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_j941 " "Found entity 1: scfifo_j941" {  } { { "db/scfifo_j941.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/scfifo_j941.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391145087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391145087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_j941 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated " "Elaborating entity \"scfifo_j941\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sk31 " "Found entity 1: a_dpfifo_sk31" {  } { { "db/a_dpfifo_sk31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_sk31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391145103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391145103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sk31 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo " "Elaborating entity \"a_dpfifo_sk31\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo\"" {  } { { "db/scfifo_j941.tdf" "dpfifo" { Text "F:/old_Quartus_File/cmos_eth_v2/db/scfifo_j941.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fud1 " "Found entity 1: altsyncram_fud1" {  } { { "db/altsyncram_fud1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_fud1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391145153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391145153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fud1 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo\|altsyncram_fud1:FIFOram " "Elaborating entity \"altsyncram_fud1\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo\|altsyncram_fud1:FIFOram\"" {  } { { "db/a_dpfifo_sk31.tdf" "FIFOram" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_dpfifo_sk31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\"" {  } { { "alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.in_order_buffer_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_rdata_path.v" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "alt_mem_ddrx_buffer.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391145177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 33 " "Parameter \"width_a\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 33 " "Parameter \"width_b\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145177 ""}  } { { "alt_mem_ddrx_buffer.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391145177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pl1 " "Found entity 1: altsyncram_7pl1" {  } { { "db/altsyncram_7pl1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_7pl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391145227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391145227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pl1 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_7pl1:auto_generated " "Elaborating entity \"altsyncram_7pl1\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_7pl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alt_mem_ddrx_ecc_encoder.v(190) " "Verilog HDL assignment warning at alt_mem_ddrx_ecc_encoder.v(190): truncated value with size 32 to match size of target (8)" {  } { { "alt_mem_ddrx_ecc_encoder.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698391145238 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\"" {  } { { "alt_mem_ddrx_ecc_encoder.v" "encoder_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32_altecc_encoder\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component\"" {  } { { "alt_mem_ddrx_ecc_encoder_32_syn.v" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder_32_syn.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\"" {  } { { "alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_altecc_decoder\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\"" {  } { { "alt_mem_ddrx_ecc_decoder_32_syn.v" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder_32_syn.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_decode ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_decode\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder\"" {  } { { "alt_mem_ddrx_ecc_decoder_32_syn.v" "error_bit_decoder" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder_32_syn.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "alt_mem_ddrx_controller.v" "sideband_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 2245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "alt_mem_ddrx_controller.v" "timing_param_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_controller.v" 2497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst " "Elaborating entity \"ddr2_phy\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\"" {  } { { "ddr2_controller_phy.v" "ddr2_phy_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_controller_phy.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst " "Elaborating entity \"ddr2_phy_alt_mem_phy\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\"" {  } { { "ddr2_phy.v" "ddr2_phy_alt_mem_phy_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145312 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_mem_dqs ddr2_phy_alt_mem_phy.v(462) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(462): object \"ctl_mem_dqs\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698391145314 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_dp_io ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio " "Elaborating entity \"ddr2_phy_alt_mem_phy_dp_io\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\"" {  } { { "ddr2_phy_alt_mem_phy.v" "dpio" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Elaborating entity \"altddio_in\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\"" {  } { { "ddr2_phy_alt_mem_phy.v" "dqs_group\[0\].dq\[0\].dqi" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\"" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391145340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145340 ""}  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391145340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_9gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_9gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_9gd " "Found entity 1: ddio_in_9gd" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391145385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391145385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_9gd ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated " "Elaborating entity \"ddio_in_9gd\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_read_dp ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp " "Elaborating entity \"ddr2_phy_alt_mem_phy_read_dp\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\"" {  } { { "ddr2_phy_alt_mem_phy.v" "rdp" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "ddr2_phy_alt_mem_phy.v" "full_rate_ram_gen.altsyncram_component" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391145457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145458 ""}  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391145458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_reh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_reh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_reh1 " "Found entity 1: altsyncram_reh1" {  } { { "db/altsyncram_reh1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_reh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391145510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391145510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_reh1 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_reh1:auto_generated " "Elaborating entity \"altsyncram_reh1\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_reh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_write_dp_fr ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp " "Elaborating entity \"ddr2_phy_alt_mem_phy_write_dp_fr\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp\"" {  } { { "ddr2_phy_alt_mem_phy.v" "full_rate_wdp_gen.wdp" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ddr2_phy_alt_mem_phy.v(3585) " "Verilog HDL assignment warning at ddr2_phy_alt_mem_phy.v(3585): truncated value with size 2 to match size of target (1)" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698391145517 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_addr_cmd ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc " "Elaborating entity \"ddr2_phy_alt_mem_phy_addr_cmd\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\"" {  } { { "ddr2_phy_alt_mem_phy.v" "full_rate_adc_gen.adc" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_ac ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct " "Elaborating entity \"ddr2_phy_alt_mem_phy_ac\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\"" {  } { { "ddr2_phy_alt_mem_phy.v" "addr\[0\].addr_struct" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145521 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r ddr2_phy_alt_mem_phy.v(1818) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1818): object \"ac_h_r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698391145522 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r ddr2_phy_alt_mem_phy.v(1819) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1819): object \"ac_l_r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698391145522 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r ddr2_phy_alt_mem_phy.v(1820) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1820): object \"ac_h_2r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698391145522 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r ddr2_phy_alt_mem_phy.v(1821) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1821): object \"ac_l_2r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698391145522 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime ddr2_phy_alt_mem_phy.v(1828) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1828): object \"ac_2x_retime\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698391145522 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r ddr2_phy_alt_mem_phy.v(1829) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1829): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698391145522 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Elaborating entity \"altddio_out\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ddr2_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391145547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high ON " "Parameter \"power_up_high\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145547 ""}  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391145547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_nhd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_nhd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_nhd " "Found entity 1: ddio_out_nhd" {  } { { "db/ddio_out_nhd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_out_nhd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391145593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391145593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_nhd ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_nhd:auto_generated " "Elaborating entity \"ddio_out_nhd\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_nhd:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_ac ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct " "Elaborating entity \"ddr2_phy_alt_mem_phy_ac\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\"" {  } { { "ddr2_phy_alt_mem_phy.v" "ba\[0\].ba_struct" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145670 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r ddr2_phy_alt_mem_phy.v(1818) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1818): object \"ac_h_r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698391145671 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r ddr2_phy_alt_mem_phy.v(1819) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1819): object \"ac_l_r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698391145671 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r ddr2_phy_alt_mem_phy.v(1820) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1820): object \"ac_h_2r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698391145671 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r ddr2_phy_alt_mem_phy.v(1821) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1821): object \"ac_l_2r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698391145671 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime ddr2_phy_alt_mem_phy.v(1828) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1828): object \"ac_2x_retime\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698391145671 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r ddr2_phy_alt_mem_phy.v(1829) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1829): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698391145671 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Elaborating entity \"altddio_out\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ddr2_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391145675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145675 ""}  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391145675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_akd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_akd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_akd " "Found entity 1: ddio_out_akd" {  } { { "db/ddio_out_akd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_out_akd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391145720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391145720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_akd ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_akd:auto_generated " "Elaborating entity \"ddio_out_akd\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_akd:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_seq_wrapper ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper " "Elaborating entity \"ddr2_phy_alt_mem_phy_seq_wrapper\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\"" {  } { { "ddr2_phy_alt_mem_phy.v" "seq_wrapper" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_seq ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst " "Elaborating entity \"ddr2_phy_alt_mem_phy_seq\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\"" {  } { { "ddr2_phy_alt_mem_phy_seq_wrapper.v" "seq_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq_wrapper.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145777 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "static_rst_offset ddr2_phy_alt_mem_phy_seq.vhd(14100) " "VHDL Process Statement warning at ddr2_phy_alt_mem_phy_seq.vhd(14100): inferring latch(es) for signal or variable \"static_rst_offset\", which holds its previous value in one or more paths through the process" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 14100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1698391145780 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "phs_shft_busy_1r ddr2_phy_alt_mem_phy_seq.vhd(14100) " "VHDL Process Statement warning at ddr2_phy_alt_mem_phy_seq.vhd(14100): inferring latch(es) for signal or variable \"phs_shft_busy_1r\", which holds its previous value in one or more paths through the process" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 14100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1698391145780 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_admin ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_admin:admin " "Elaborating entity \"ddr2_phy_alt_mem_phy_admin\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_admin:admin\"" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "admin" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 13079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_dgrb ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgrb:dgrb " "Elaborating entity \"ddr2_phy_alt_mem_phy_dgrb\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgrb:dgrb\"" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "dgrb" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 13375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145789 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_iram_wds_req ddr2_phy_alt_mem_phy_seq.vhd(9404) " "VHDL Process Statement warning at ddr2_phy_alt_mem_phy_seq.vhd(9404): inferring latch(es) for signal or variable \"sig_iram_wds_req\", which holds its previous value in one or more paths through the process" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 9404 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1698391145797 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_dgwb ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgwb:dgwb " "Elaborating entity \"ddr2_phy_alt_mem_phy_dgwb\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgwb:dgwb\"" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "dgwb" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 13437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_ctrl ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_ctrl:ctrl " "Elaborating entity \"ddr2_phy_alt_mem_phy_ctrl\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_ctrl:ctrl\"" {  } { { "ddr2_phy_alt_mem_phy_seq.vhd" "ctrl" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 13475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_rdata_valid ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe " "Elaborating entity \"ddr2_phy_alt_mem_phy_rdata_valid\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\"" {  } { { "ddr2_phy_alt_mem_phy.v" "rdv_pipe" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145811 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdv_pipe_ip_beat2_r ddr2_phy_alt_mem_phy.v(3772) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(3772): object \"rdv_pipe_ip_beat2_r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3772 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698391145812 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "ddr2_phy_alt_mem_phy.v" "altsyncram_component" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391145820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145820 ""}  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391145820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_boi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_boi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_boi1 " "Found entity 1: altsyncram_boi1" {  } { { "db/altsyncram_boi1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_boi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391145868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391145868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_boi1 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_boi1:auto_generated " "Elaborating entity \"altsyncram_boi1\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_boi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_clk_reset ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk " "Elaborating entity \"ddr2_phy_alt_mem_phy_clk_reset\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\"" {  } { { "ddr2_phy_alt_mem_phy.v" "clk" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145874 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_reset_ams_n ddr2_phy_alt_mem_phy.v(1222) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1222): object \"global_reset_ams_n\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698391145875 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_reset_ams_n_r ddr2_phy_alt_mem_phy.v(1223) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1223): object \"global_reset_ams_n_r\" assigned a value but never read" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698391145875 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_pll ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll " "Elaborating entity \"ddr2_phy_alt_mem_phy_pll\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\"" {  } { { "ddr2_phy_alt_mem_phy.v" "pll" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\"" {  } { { "ddr2_phy_alt_mem_phy_pll.v" "altpll_component" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\"" {  } { { "ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391145914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1000 " "Parameter \"clk0_divide_by\" = \"1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1667 " "Parameter \"clk0_multiply_by\" = \"1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1667 " "Parameter \"clk1_multiply_by\" = \"1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 500 " "Parameter \"clk2_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1667 " "Parameter \"clk2_multiply_by\" = \"1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -1500 " "Parameter \"clk2_phase_shift\" = \"-1500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 500 " "Parameter \"clk3_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1667 " "Parameter \"clk3_multiply_by\" = \"1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 500 " "Parameter \"clk4_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1667 " "Parameter \"clk4_multiply_by\" = \"1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_USED " "Parameter \"port_phasecounterselect\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_USED " "Parameter \"port_phasedone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_USED " "Parameter \"port_phasestep\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_USED " "Parameter \"port_phaseupdown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_frequency_control MANUAL_PHASE " "Parameter \"vco_frequency_control\" = \"MANUAL_PHASE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_phase_shift_step 107 " "Parameter \"vco_phase_shift_step\" = \"107\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 3 " "Parameter \"width_phasecounterselect\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145915 ""}  } { { "ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391145915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_2il3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_2il3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_2il3 " "Found entity 1: altpll_2il3" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391145976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391145976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_2il3 ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated " "Elaborating entity \"altpll_2il3\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_4ho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_4ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_4ho " "Found entity 1: altpll_dyn_phase_le_4ho" {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_dyn_phase_le_4ho.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391145994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391145994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_4ho ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2 " "Elaborating entity \"altpll_dyn_phase_le_4ho\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\"" {  } { { "db/altpll_2il3.tdf" "altpll_dyn_phase_le2" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391145996 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_dyn_phase_le_4ho.tdf" 33 2 0 } } { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 52 2 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ddr2_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_controller_phy.v" 381 0 0 } } { "ddr2.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2.v" 209 0 0 } } { "rtl_code/ddr_ctrl/ddr_wr_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wr_ctrl.v" 552 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1701 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1698391145996 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_5ho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_5ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_5ho " "Found entity 1: altpll_dyn_phase_le_5ho" {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_dyn_phase_le_5ho.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391146013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391146013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_5ho ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4 " "Elaborating entity \"altpll_dyn_phase_le_5ho\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\"" {  } { { "db/altpll_2il3.tdf" "altpll_dyn_phase_le4" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146014 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_dyn_phase_le_5ho.tdf" 33 2 0 } } { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 53 2 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ddr2_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_controller_phy.v" 381 0 0 } } { "ddr2.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2.v" 209 0 0 } } { "rtl_code/ddr_ctrl/ddr_wr_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wr_ctrl.v" 552 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1701 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1698391146015 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_6ho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_6ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_6ho " "Found entity 1: altpll_dyn_phase_le_6ho" {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_dyn_phase_le_6ho.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391146033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391146033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_6ho ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5 " "Elaborating entity \"altpll_dyn_phase_le_6ho\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\"" {  } { { "db/altpll_2il3.tdf" "altpll_dyn_phase_le5" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146035 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_dyn_phase_le_6ho.tdf" 33 2 0 } } { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 54 2 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ddr2_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_controller_phy.v" 381 0 0 } } { "ddr2.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2.v" 209 0 0 } } { "rtl_code/ddr_ctrl/ddr_wr_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wr_ctrl.v" 552 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1701 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1698391146036 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22e " "Found entity 1: cntr_22e" {  } { { "db/cntr_22e.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_22e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391146083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391146083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_22e ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_22e:phasestep_counter " "Elaborating entity \"cntr_22e\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_22e:phasestep_counter\"" {  } { { "db/altpll_2il3.tdf" "phasestep_counter" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391146131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391146131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ogc ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_22e:phasestep_counter\|cmpr_ogc:cmpr12 " "Elaborating entity \"cmpr_ogc\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_22e:phasestep_counter\|cmpr_ogc:cmpr12\"" {  } { { "db/cntr_22e.tdf" "cmpr12" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_22e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8ge.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8ge.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8ge " "Found entity 1: cntr_8ge" {  } { { "db/cntr_8ge.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_8ge.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391146183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391146183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8ge ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_8ge:pll_internal_phasestep " "Elaborating entity \"cntr_8ge\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_8ge:pll_internal_phasestep\"" {  } { { "db/altpll_2il3.tdf" "pll_internal_phasestep" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391146232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391146232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pgc ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_8ge:pll_internal_phasestep\|cmpr_pgc:cmpr14 " "Elaborating entity \"cmpr_pgc\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|cntr_8ge:pll_internal_phasestep\|cmpr_pgc:cmpr14\"" {  } { { "db/cntr_8ge.tdf" "cmpr14" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_8ge.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Elaborating entity \"altddio_bidir\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\"" {  } { { "ddr2_phy_alt_mem_phy.v" "DDR_CLK_OUT\[0\].ddr_clk_out_p" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146263 ""}
{ "Warning" "WTDFX_ASSERTION" "oe input port is not connected " "Assertion warning: oe input port is not connected" {  } { { "altddio_bidir.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altddio_bidir.tdf" 227 2 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1611 0 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ddr2_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_controller_phy.v" 381 0 0 } } { "ddr2.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2.v" 209 0 0 } } { "rtl_code/ddr_ctrl/ddr_wr_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wr_ctrl.v" 552 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1701 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1698391146264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\"" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391146264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell UNUSED " "Parameter \"implement_input_in_lcell\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146264 ""}  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391146264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_n5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_bidir_n5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_n5h " "Found entity 1: ddio_bidir_n5h" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_bidir_n5h.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391146311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391146311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_n5h ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated " "Elaborating entity \"ddio_bidir_n5h\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altddio_bidir.tdf" 115 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Elaborating entity \"altddio_bidir\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\"" {  } { { "ddr2_phy_alt_mem_phy.v" "DDR_CLK_OUT\[0\].ddr_clk_out_n" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146318 ""}
{ "Warning" "WTDFX_ASSERTION" "oe input port is not connected " "Assertion warning: oe input port is not connected" {  } { { "altddio_bidir.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altddio_bidir.tdf" 227 2 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1642 0 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ddr2_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_controller_phy.v" 381 0 0 } } { "ddr2.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2.v" 209 0 0 } } { "rtl_code/ddr_ctrl/ddr_wr_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wr_ctrl.v" 552 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1701 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1698391146319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Elaborated megafunction instantiation \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\"" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391146319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Instantiated megafunction \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell UNUSED " "Parameter \"implement_input_in_lcell\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146319 ""}  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391146319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_ref.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_bidir_ref.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_ref " "Found entity 1: ddio_bidir_ref" {  } { { "db/ddio_bidir_ref.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_bidir_ref.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391146365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391146365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_ref ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated " "Elaborating entity \"ddio_bidir_ref\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altddio_bidir.tdf" 115 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_reset_pipe ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe " "Elaborating entity \"ddr2_phy_alt_mem_phy_reset_pipe\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe\"" {  } { { "ddr2_phy_alt_mem_phy.v" "reset_rdp_phy_clk_pipe" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_reset_pipe ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_reset_pipe:mem_clk_pipe " "Elaborating entity \"ddr2_phy_alt_mem_phy_reset_pipe\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_reset_pipe:mem_clk_pipe\"" {  } { { "ddr2_phy_alt_mem_phy.v" "mem_clk_pipe" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_mimic ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_mimic:mmc " "Elaborating entity \"ddr2_phy_alt_mem_phy_mimic\" for hierarchy \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_mimic:mmc\"" {  } { { "ddr2_phy_alt_mem_phy.v" "mmc" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_bank_switch key_bank_switch:key_bank_sw " "Elaborating entity \"key_bank_switch\" for hierarchy \"key_bank_switch:key_bank_sw\"" {  } { { "rtl_code/top/top_sdv.v" "key_bank_sw" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_show switch_show:sw_show " "Elaborating entity \"switch_show\" for hierarchy \"switch_show:sw_show\"" {  } { { "rtl_code/top/top_sdv.v" "sw_show" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbitrate_ctrl_rd_ddr arbitrate_ctrl_rd_ddr:arbitrate_ctrl_rd_ddr_m " "Elaborating entity \"arbitrate_ctrl_rd_ddr\" for hierarchy \"arbitrate_ctrl_rd_ddr:arbitrate_ctrl_rd_ddr_m\"" {  } { { "rtl_code/top/top_sdv.v" "arbitrate_ctrl_rd_ddr_m" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146390 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbitrate_ctrl_rd_ddr.v(107) " "Verilog HDL Case Statement information at arbitrate_ctrl_rd_ddr.v(107): all case item expressions in this case statement are onehot" {  } { { "rtl_code/Slave_arbitrate/arbitrate_ctrl_rd_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/arbitrate_ctrl_rd_ddr.v" 107 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1698391146392 "|top_sdv|arbitrate_ctrl_rd_ddr:arbitrate_ctrl_rd_ddr_m"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbitrate_ctrl_rd_ddr.v(140) " "Verilog HDL Case Statement information at arbitrate_ctrl_rd_ddr.v(140): all case item expressions in this case statement are onehot" {  } { { "rtl_code/Slave_arbitrate/arbitrate_ctrl_rd_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/arbitrate_ctrl_rd_ddr.v" 140 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1698391146392 "|top_sdv|arbitrate_ctrl_rd_ddr:arbitrate_ctrl_rd_ddr_m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr_wdisplay_slave ddr_wdisplay_slave:Rslave0 " "Elaborating entity \"ddr_wdisplay_slave\" for hierarchy \"ddr_wdisplay_slave:Rslave0\"" {  } { { "rtl_code/top/top_sdv.v" "Rslave0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_32w8r fifo_32w8r:fifo_ddr2vga " "Elaborating entity \"fifo_32w8r\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\"" {  } { { "rtl_code/top/top_sdv.v" "fifo_ddr2vga" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "fifo_32w8r.v" "dcfifo_mixed_widths_component" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w8r.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "fifo_32w8r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w8r.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391146439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 11 " "Parameter \"lpm_widthu_r\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146439 ""}  } { { "fifo_32w8r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w8r.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391146439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_kuk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_kuk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_kuk1 " "Found entity 1: dcfifo_kuk1" {  } { { "db/dcfifo_kuk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 48 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391146491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391146491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_kuk1 fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated " "Elaborating entity \"dcfifo_kuk1\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_477.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_477.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_477 " "Found entity 1: a_graycounter_477" {  } { { "db/a_graycounter_477.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_477.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391146543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391146543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_477 fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|a_graycounter_477:rdptr_g1p " "Elaborating entity \"a_graycounter_477\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|a_graycounter_477:rdptr_g1p\"" {  } { { "db/dcfifo_kuk1.tdf" "rdptr_g1p" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mj31 " "Found entity 1: altsyncram_mj31" {  } { { "db/altsyncram_mj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_mj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391146595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391146595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mj31 fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|altsyncram_mj31:fifo_ram " "Elaborating entity \"altsyncram_mj31\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|altsyncram_mj31:fifo_ram\"" {  } { { "db/dcfifo_kuk1.tdf" "fifo_ram" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d98 " "Found entity 1: alt_synch_pipe_d98" {  } { { "db/alt_synch_pipe_d98.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_d98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391146613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391146613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d98 fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|alt_synch_pipe_d98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_d98\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|alt_synch_pipe_d98:rs_dgwp\"" {  } { { "db/dcfifo_kuk1.tdf" "rs_dgwp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2e8 " "Found entity 1: alt_synch_pipe_2e8" {  } { { "db/alt_synch_pipe_2e8.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_2e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391146636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391146636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2e8 fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_2e8\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\"" {  } { { "db/dcfifo_kuk1.tdf" "ws_dgrp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_if9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_if9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_if9 " "Found entity 1: dffpipe_if9" {  } { { "db/dffpipe_if9.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_if9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391146655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391146655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_if9 fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\|dffpipe_if9:dffpipe4 " "Elaborating entity \"dffpipe_if9\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\|dffpipe_if9:dffpipe4\"" {  } { { "db/alt_synch_pipe_2e8.tdf" "dffpipe4" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_2e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391146704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391146704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_kuk1.tdf" "rdempty_eq_comp1_lsb" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_64e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_64e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_64e " "Found entity 1: cntr_64e" {  } { { "db/cntr_64e.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_64e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391146759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391146759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_64e fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|cntr_64e:cntr_b " "Elaborating entity \"cntr_64e\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|cntr_64e:cntr_b\"" {  } { { "db/dcfifo_kuk1.tdf" "cntr_b" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391146807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391146807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_kuk1.tdf" "rdemp_eq_comp_lsb_mux" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display vga_display:vga_m0 " "Elaborating entity \"vga_display\" for hierarchy \"vga_display:vga_m0\"" {  } { { "rtl_code/top/top_sdv.v" "vga_m0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_rdaddr_slave1 sd_rdaddr_slave1:Rslave1 " "Elaborating entity \"sd_rdaddr_slave1\" for hierarchy \"sd_rdaddr_slave1:Rslave1\"" {  } { { "rtl_code/top/top_sdv.v" "Rslave1" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_transfer_ctrl start_transfer_ctrl:u_start_transfer_ctrl " "Elaborating entity \"start_transfer_ctrl\" for hierarchy \"start_transfer_ctrl:u_start_transfer_ctrl\"" {  } { { "rtl_code/top/top_sdv.v" "u_start_transfer_ctrl" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_trans_slave eth_trans_slave:Rslave2 " "Elaborating entity \"eth_trans_slave\" for hierarchy \"eth_trans_slave:Rslave2\"" {  } { { "rtl_code/top/top_sdv.v" "Rslave2" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146819 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "slave_sel_rd_bank eth_trans_slave.v(129) " "Verilog HDL Always Construct warning at eth_trans_slave.v(129): variable \"slave_sel_rd_bank\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl_code/eth_ctrl/eth_trans_slave.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/eth_trans_slave.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1698391146820 "|top_sdv|eth_trans_slave:Rslave2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data_pkt img_data_pkt:eth_img_pkt " "Elaborating entity \"img_data_pkt\" for hierarchy \"img_data_pkt:eth_img_pkt\"" {  } { { "rtl_code/top/top_sdv.v" "eth_img_pkt" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_eth_8w32r img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle " "Elaborating entity \"fifo_eth_8w32r\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\"" {  } { { "rtl_code/eth_ctrl/img_data_pkt.v" "async_fifo_2048x32b_sigle" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/img_data_pkt.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\"" {  } { { "fifo_eth_8w32r.v" "dcfifo_component" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_eth_8w32r.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\"" {  } { { "fifo_eth_8w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_eth_8w32r.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391146867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component " "Instantiated megafunction \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146867 ""}  } { { "fifo_eth_8w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_eth_8w32r.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391146867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bul1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bul1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bul1 " "Found entity 1: dcfifo_bul1" {  } { { "db/dcfifo_bul1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_bul1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391146916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391146916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bul1 img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated " "Elaborating entity \"dcfifo_bul1\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_8ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_8ib " "Found entity 1: a_gray2bin_8ib" {  } { { "db/a_gray2bin_8ib.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_gray2bin_8ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391146934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391146934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_8ib img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_8ib\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_bul1.tdf" "rdptr_g_gray2bin" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_bul1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_777.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_777 " "Found entity 1: a_graycounter_777" {  } { { "db/a_graycounter_777.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_777.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391146985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391146985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_777 img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|a_graycounter_777:rdptr_g1p " "Elaborating entity \"a_graycounter_777\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|a_graycounter_777:rdptr_g1p\"" {  } { { "db/dcfifo_bul1.tdf" "rdptr_g1p" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_bul1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391146987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3lc " "Found entity 1: a_graycounter_3lc" {  } { { "db/a_graycounter_3lc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_3lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391147035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391147035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3lc img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|a_graycounter_3lc:wrptr_g1p " "Elaborating entity \"a_graycounter_3lc\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|a_graycounter_3lc:wrptr_g1p\"" {  } { { "db/dcfifo_bul1.tdf" "wrptr_g1p" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_bul1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cm31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cm31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cm31 " "Found entity 1: altsyncram_cm31" {  } { { "db/altsyncram_cm31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_cm31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391147090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391147090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cm31 img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|altsyncram_cm31:fifo_ram " "Elaborating entity \"altsyncram_cm31\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|altsyncram_cm31:fifo_ram\"" {  } { { "db/dcfifo_bul1.tdf" "fifo_ram" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_bul1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391147108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391147108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|dffpipe_qe9:rs_brp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|dffpipe_qe9:rs_brp\"" {  } { { "db/dcfifo_bul1.tdf" "rs_brp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_bul1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cmd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cmd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cmd " "Found entity 1: alt_synch_pipe_cmd" {  } { { "db/alt_synch_pipe_cmd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_cmd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391147129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391147129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cmd img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_cmd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_cmd\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_cmd:rs_dgwp\"" {  } { { "db/dcfifo_bul1.tdf" "rs_dgwp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_bul1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jf9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jf9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jf9 " "Found entity 1: dffpipe_jf9" {  } { { "db/dffpipe_jf9.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_jf9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391147146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391147146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jf9 img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_cmd:rs_dgwp\|dffpipe_jf9:dffpipe5 " "Elaborating entity \"dffpipe_jf9\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_cmd:rs_dgwp\|dffpipe_jf9:dffpipe5\"" {  } { { "db/alt_synch_pipe_cmd.tdf" "dffpipe5" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_cmd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dmd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dmd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dmd " "Found entity 1: alt_synch_pipe_dmd" {  } { { "db/alt_synch_pipe_dmd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_dmd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391147170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391147170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dmd img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_dmd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_dmd\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_dmd:ws_dgrp\"" {  } { { "db/dcfifo_bul1.tdf" "ws_dgrp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_bul1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kf9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kf9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kf9 " "Found entity 1: dffpipe_kf9" {  } { { "db/dffpipe_kf9.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_kf9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391147189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391147189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kf9 img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_dmd:ws_dgrp\|dffpipe_kf9:dffpipe8 " "Elaborating entity \"dffpipe_kf9\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_dmd:ws_dgrp\|dffpipe_kf9:dffpipe8\"" {  } { { "db/alt_synch_pipe_dmd.tdf" "dffpipe8" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_dmd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p76 " "Found entity 1: cmpr_p76" {  } { { "db/cmpr_p76.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_p76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391147240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391147240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p76 img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|cmpr_p76:rdempty_eq_comp " "Elaborating entity \"cmpr_p76\" for hierarchy \"img_data_pkt:eth_img_pkt\|fifo_eth_8w32r:async_fifo_2048x32b_sigle\|dcfifo:dcfifo_component\|dcfifo_bul1:auto_generated\|cmpr_p76:rdempty_eq_comp\"" {  } { { "db/dcfifo_bul1.tdf" "rdempty_eq_comp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_bul1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ethernet_top ethernet_top:eth_top " "Elaborating entity \"ethernet_top\" for hierarchy \"ethernet_top:eth_top\"" {  } { { "rtl_code/top/top_sdv.v" "eth_top" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147291 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "e_mdc ethernet_top.v(15) " "Output port \"e_mdc\" at ethernet_top.v(15) has no driver" {  } { { "rtl_code/eth/ethernet_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/ethernet_top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1698391147292 "|top_sdv|ethernet_top:eth_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_top ethernet_top:eth_top\|arp_top:arp_m0 " "Elaborating entity \"arp_top\" for hierarchy \"ethernet_top:eth_top\|arp_top:arp_m0\"" {  } { { "rtl_code/eth/ethernet_top.v" "arp_m0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/ethernet_top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp ethernet_top:eth_top\|arp_top:arp_m0\|arp:arp_m0 " "Elaborating entity \"arp\" for hierarchy \"ethernet_top:eth_top\|arp_top:arp_m0\|arp:arp_m0\"" {  } { { "rtl_code/eth/arp/arp_top.v" "arp_m0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_rx ethernet_top:eth_top\|arp_top:arp_m0\|arp:arp_m0\|arp_rx:arp_rx_u0 " "Elaborating entity \"arp_rx\" for hierarchy \"ethernet_top:eth_top\|arp_top:arp_m0\|arp:arp_m0\|arp_rx:arp_rx_u0\"" {  } { { "rtl_code/eth/arp/arp.v" "arp_rx_u0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_tx ethernet_top:eth_top\|arp_top:arp_m0\|arp:arp_m0\|arp_tx:arp_tx_u0 " "Elaborating entity \"arp_tx\" for hierarchy \"ethernet_top:eth_top\|arp_top:arp_m0\|arp:arp_m0\|arp_tx:arp_tx_u0\"" {  } { { "rtl_code/eth/arp/arp.v" "arp_tx_u0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147304 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[0\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[0\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[0\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[0\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[0\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[0\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[0\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[0\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[1\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[1\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[1\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[1\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[1\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[1\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[1\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[1\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[2\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[2\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[2\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[2\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[2\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[2\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[2\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[2\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147307 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[3\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[3\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[3\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[3\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[3\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[3\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[3\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[3\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[4\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[4\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[4\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[4\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[4\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[4\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[4\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[4\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[5\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[5\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[5\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[5\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[5\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[5\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[5\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[5\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[6\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[6\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[6\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[6\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[6\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[6\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[6\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[6\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147308 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[8\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[8\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[8\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[8\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[8\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[8\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[8\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[8\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[9\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[9\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[9\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[9\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[9\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[9\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[9\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[9\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[10\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[10\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[10\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[10\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[10\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[10\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[10\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[10\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[11\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[11\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[11\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[11\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[11\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[11\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[11\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147309 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[11\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[12\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[12\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[12\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[12\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[12\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[12\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[12\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[12\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[13\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[13\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[13\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[13\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[13\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[13\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[13\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[13\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[14\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[14\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[14\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[14\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[14\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[14\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[14\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[14\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[15\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[15\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[15\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[15\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[15\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[15\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147310 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[15\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[15\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[16\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[16\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[16\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[16\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[16\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[16\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[16\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[16\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[0\] arp_tx.v(130) " "Inferred latch for \"arp_data\[17\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[1\] arp_tx.v(130) " "Inferred latch for \"arp_data\[17\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[2\] arp_tx.v(130) " "Inferred latch for \"arp_data\[17\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[3\] arp_tx.v(130) " "Inferred latch for \"arp_data\[17\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[4\] arp_tx.v(130) " "Inferred latch for \"arp_data\[17\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[5\] arp_tx.v(130) " "Inferred latch for \"arp_data\[17\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[6\] arp_tx.v(130) " "Inferred latch for \"arp_data\[17\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[7\] arp_tx.v(130) " "Inferred latch for \"arp_data\[17\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[0\] arp_tx.v(130) " "Inferred latch for \"eth_head\[6\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[1\] arp_tx.v(130) " "Inferred latch for \"eth_head\[6\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[2\] arp_tx.v(130) " "Inferred latch for \"eth_head\[6\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[3\] arp_tx.v(130) " "Inferred latch for \"eth_head\[6\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[4\] arp_tx.v(130) " "Inferred latch for \"eth_head\[6\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[5\] arp_tx.v(130) " "Inferred latch for \"eth_head\[6\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[6\] arp_tx.v(130) " "Inferred latch for \"eth_head\[6\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[7\] arp_tx.v(130) " "Inferred latch for \"eth_head\[6\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[0\] arp_tx.v(130) " "Inferred latch for \"eth_head\[7\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[1\] arp_tx.v(130) " "Inferred latch for \"eth_head\[7\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[2\] arp_tx.v(130) " "Inferred latch for \"eth_head\[7\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[3\] arp_tx.v(130) " "Inferred latch for \"eth_head\[7\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[4\] arp_tx.v(130) " "Inferred latch for \"eth_head\[7\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147311 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[5\] arp_tx.v(130) " "Inferred latch for \"eth_head\[7\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[6\] arp_tx.v(130) " "Inferred latch for \"eth_head\[7\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[7\] arp_tx.v(130) " "Inferred latch for \"eth_head\[7\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[0\] arp_tx.v(130) " "Inferred latch for \"eth_head\[8\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[1\] arp_tx.v(130) " "Inferred latch for \"eth_head\[8\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[2\] arp_tx.v(130) " "Inferred latch for \"eth_head\[8\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[3\] arp_tx.v(130) " "Inferred latch for \"eth_head\[8\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[4\] arp_tx.v(130) " "Inferred latch for \"eth_head\[8\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[5\] arp_tx.v(130) " "Inferred latch for \"eth_head\[8\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[6\] arp_tx.v(130) " "Inferred latch for \"eth_head\[8\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[7\] arp_tx.v(130) " "Inferred latch for \"eth_head\[8\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[0\] arp_tx.v(130) " "Inferred latch for \"eth_head\[9\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[1\] arp_tx.v(130) " "Inferred latch for \"eth_head\[9\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[2\] arp_tx.v(130) " "Inferred latch for \"eth_head\[9\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[3\] arp_tx.v(130) " "Inferred latch for \"eth_head\[9\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[4\] arp_tx.v(130) " "Inferred latch for \"eth_head\[9\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[5\] arp_tx.v(130) " "Inferred latch for \"eth_head\[9\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[6\] arp_tx.v(130) " "Inferred latch for \"eth_head\[9\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[7\] arp_tx.v(130) " "Inferred latch for \"eth_head\[9\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[0\] arp_tx.v(130) " "Inferred latch for \"eth_head\[10\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[1\] arp_tx.v(130) " "Inferred latch for \"eth_head\[10\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[2\] arp_tx.v(130) " "Inferred latch for \"eth_head\[10\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[3\] arp_tx.v(130) " "Inferred latch for \"eth_head\[10\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[4\] arp_tx.v(130) " "Inferred latch for \"eth_head\[10\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[5\] arp_tx.v(130) " "Inferred latch for \"eth_head\[10\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[6\] arp_tx.v(130) " "Inferred latch for \"eth_head\[10\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[7\] arp_tx.v(130) " "Inferred latch for \"eth_head\[10\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[0\] arp_tx.v(130) " "Inferred latch for \"eth_head\[11\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[1\] arp_tx.v(130) " "Inferred latch for \"eth_head\[11\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[2\] arp_tx.v(130) " "Inferred latch for \"eth_head\[11\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147312 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[3\] arp_tx.v(130) " "Inferred latch for \"eth_head\[11\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[4\] arp_tx.v(130) " "Inferred latch for \"eth_head\[11\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[5\] arp_tx.v(130) " "Inferred latch for \"eth_head\[11\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[6\] arp_tx.v(130) " "Inferred latch for \"eth_head\[11\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[7\] arp_tx.v(130) " "Inferred latch for \"eth_head\[11\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[0\] arp_tx.v(130) " "Inferred latch for \"eth_head\[12\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[1\] arp_tx.v(130) " "Inferred latch for \"eth_head\[12\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[2\] arp_tx.v(130) " "Inferred latch for \"eth_head\[12\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[3\] arp_tx.v(130) " "Inferred latch for \"eth_head\[12\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[4\] arp_tx.v(130) " "Inferred latch for \"eth_head\[12\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[5\] arp_tx.v(130) " "Inferred latch for \"eth_head\[12\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[6\] arp_tx.v(130) " "Inferred latch for \"eth_head\[12\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[7\] arp_tx.v(130) " "Inferred latch for \"eth_head\[12\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[0\] arp_tx.v(130) " "Inferred latch for \"eth_head\[13\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[1\] arp_tx.v(130) " "Inferred latch for \"eth_head\[13\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[2\] arp_tx.v(130) " "Inferred latch for \"eth_head\[13\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[3\] arp_tx.v(130) " "Inferred latch for \"eth_head\[13\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[4\] arp_tx.v(130) " "Inferred latch for \"eth_head\[13\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[5\] arp_tx.v(130) " "Inferred latch for \"eth_head\[13\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[6\] arp_tx.v(130) " "Inferred latch for \"eth_head\[13\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[7\] arp_tx.v(130) " "Inferred latch for \"eth_head\[13\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[0\] arp_tx.v(130) " "Inferred latch for \"preamble\[0\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[1\] arp_tx.v(130) " "Inferred latch for \"preamble\[0\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[2\] arp_tx.v(130) " "Inferred latch for \"preamble\[0\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[3\] arp_tx.v(130) " "Inferred latch for \"preamble\[0\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[4\] arp_tx.v(130) " "Inferred latch for \"preamble\[0\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[5\] arp_tx.v(130) " "Inferred latch for \"preamble\[0\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[6\] arp_tx.v(130) " "Inferred latch for \"preamble\[0\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[7\] arp_tx.v(130) " "Inferred latch for \"preamble\[0\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[0\] arp_tx.v(130) " "Inferred latch for \"preamble\[1\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[1\] arp_tx.v(130) " "Inferred latch for \"preamble\[1\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147313 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[2\] arp_tx.v(130) " "Inferred latch for \"preamble\[1\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[3\] arp_tx.v(130) " "Inferred latch for \"preamble\[1\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[4\] arp_tx.v(130) " "Inferred latch for \"preamble\[1\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[5\] arp_tx.v(130) " "Inferred latch for \"preamble\[1\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[6\] arp_tx.v(130) " "Inferred latch for \"preamble\[1\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[7\] arp_tx.v(130) " "Inferred latch for \"preamble\[1\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[0\] arp_tx.v(130) " "Inferred latch for \"preamble\[2\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[1\] arp_tx.v(130) " "Inferred latch for \"preamble\[2\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[2\] arp_tx.v(130) " "Inferred latch for \"preamble\[2\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[3\] arp_tx.v(130) " "Inferred latch for \"preamble\[2\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[4\] arp_tx.v(130) " "Inferred latch for \"preamble\[2\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[5\] arp_tx.v(130) " "Inferred latch for \"preamble\[2\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[6\] arp_tx.v(130) " "Inferred latch for \"preamble\[2\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[7\] arp_tx.v(130) " "Inferred latch for \"preamble\[2\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[0\] arp_tx.v(130) " "Inferred latch for \"preamble\[3\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[1\] arp_tx.v(130) " "Inferred latch for \"preamble\[3\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[2\] arp_tx.v(130) " "Inferred latch for \"preamble\[3\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[3\] arp_tx.v(130) " "Inferred latch for \"preamble\[3\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[4\] arp_tx.v(130) " "Inferred latch for \"preamble\[3\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[5\] arp_tx.v(130) " "Inferred latch for \"preamble\[3\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[6\] arp_tx.v(130) " "Inferred latch for \"preamble\[3\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[7\] arp_tx.v(130) " "Inferred latch for \"preamble\[3\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[0\] arp_tx.v(130) " "Inferred latch for \"preamble\[4\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[1\] arp_tx.v(130) " "Inferred latch for \"preamble\[4\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[2\] arp_tx.v(130) " "Inferred latch for \"preamble\[4\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[3\] arp_tx.v(130) " "Inferred latch for \"preamble\[4\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[4\] arp_tx.v(130) " "Inferred latch for \"preamble\[4\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[5\] arp_tx.v(130) " "Inferred latch for \"preamble\[4\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[6\] arp_tx.v(130) " "Inferred latch for \"preamble\[4\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[7\] arp_tx.v(130) " "Inferred latch for \"preamble\[4\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[0\] arp_tx.v(130) " "Inferred latch for \"preamble\[5\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[1\] arp_tx.v(130) " "Inferred latch for \"preamble\[5\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147314 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[2\] arp_tx.v(130) " "Inferred latch for \"preamble\[5\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[3\] arp_tx.v(130) " "Inferred latch for \"preamble\[5\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[4\] arp_tx.v(130) " "Inferred latch for \"preamble\[5\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[5\] arp_tx.v(130) " "Inferred latch for \"preamble\[5\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[6\] arp_tx.v(130) " "Inferred latch for \"preamble\[5\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[7\] arp_tx.v(130) " "Inferred latch for \"preamble\[5\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[0\] arp_tx.v(130) " "Inferred latch for \"preamble\[6\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[1\] arp_tx.v(130) " "Inferred latch for \"preamble\[6\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[2\] arp_tx.v(130) " "Inferred latch for \"preamble\[6\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[3\] arp_tx.v(130) " "Inferred latch for \"preamble\[6\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[4\] arp_tx.v(130) " "Inferred latch for \"preamble\[6\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[5\] arp_tx.v(130) " "Inferred latch for \"preamble\[6\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[6\] arp_tx.v(130) " "Inferred latch for \"preamble\[6\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[7\] arp_tx.v(130) " "Inferred latch for \"preamble\[6\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[0\] arp_tx.v(130) " "Inferred latch for \"preamble\[7\]\[0\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[1\] arp_tx.v(130) " "Inferred latch for \"preamble\[7\]\[1\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[2\] arp_tx.v(130) " "Inferred latch for \"preamble\[7\]\[2\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[3\] arp_tx.v(130) " "Inferred latch for \"preamble\[7\]\[3\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[4\] arp_tx.v(130) " "Inferred latch for \"preamble\[7\]\[4\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[5\] arp_tx.v(130) " "Inferred latch for \"preamble\[7\]\[5\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[6\] arp_tx.v(130) " "Inferred latch for \"preamble\[7\]\[6\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[7\] arp_tx.v(130) " "Inferred latch for \"preamble\[7\]\[7\]\" at arp_tx.v(130)" {  } { { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147315 "|top_sdv|ethernet_top:eth_top|arp_top:arp_m0|arp:arp_m0|arp_tx:arp_tx_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_d8 ethernet_top:eth_top\|arp_top:arp_m0\|arp:arp_m0\|crc32_d8:u_crc32_d8 " "Elaborating entity \"crc32_d8\" for hierarchy \"ethernet_top:eth_top\|arp_top:arp_m0\|arp:arp_m0\|crc32_d8:u_crc32_d8\"" {  } { { "rtl_code/eth/arp/arp.v" "u_crc32_d8" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_ctrl ethernet_top:eth_top\|arp_top:arp_m0\|arp_ctrl:arp_ctrl_m1 " "Elaborating entity \"arp_ctrl\" for hierarchy \"ethernet_top:eth_top\|arp_top:arp_m0\|arp_ctrl:arp_ctrl_m1\"" {  } { { "rtl_code/eth/arp/arp_top.v" "arp_ctrl_m1" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp ethernet_top:eth_top\|udp:udp_m1 " "Elaborating entity \"udp\" for hierarchy \"ethernet_top:eth_top\|udp:udp_m1\"" {  } { { "rtl_code/eth/ethernet_top.v" "udp_m1" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/ethernet_top.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_rx ethernet_top:eth_top\|udp:udp_m1\|udp_rx:rx_u0 " "Elaborating entity \"udp_rx\" for hierarchy \"ethernet_top:eth_top\|udp:udp_m1\|udp_rx:rx_u0\"" {  } { { "rtl_code/eth/udp/udp.v" "rx_u0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_tx ethernet_top:eth_top\|udp:udp_m1\|udp_tx:tx_u1 " "Elaborating entity \"udp_tx\" for hierarchy \"ethernet_top:eth_top\|udp:udp_m1\|udp_tx:tx_u1\"" {  } { { "rtl_code/eth/udp/udp.v" "tx_u1" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147328 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[0\] udp_tx.v(158) " "Inferred latch for \"eth_head\[6\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147332 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[1\] udp_tx.v(158) " "Inferred latch for \"eth_head\[6\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147332 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[2\] udp_tx.v(158) " "Inferred latch for \"eth_head\[6\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147332 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[3\] udp_tx.v(158) " "Inferred latch for \"eth_head\[6\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147332 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[4\] udp_tx.v(158) " "Inferred latch for \"eth_head\[6\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147332 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[5\] udp_tx.v(158) " "Inferred latch for \"eth_head\[6\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147332 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[6\] udp_tx.v(158) " "Inferred latch for \"eth_head\[6\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147332 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[7\] udp_tx.v(158) " "Inferred latch for \"eth_head\[6\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147332 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[0\] udp_tx.v(158) " "Inferred latch for \"eth_head\[7\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147332 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[1\] udp_tx.v(158) " "Inferred latch for \"eth_head\[7\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147332 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[2\] udp_tx.v(158) " "Inferred latch for \"eth_head\[7\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147332 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[3\] udp_tx.v(158) " "Inferred latch for \"eth_head\[7\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147332 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[4\] udp_tx.v(158) " "Inferred latch for \"eth_head\[7\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147332 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[5\] udp_tx.v(158) " "Inferred latch for \"eth_head\[7\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147332 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[6\] udp_tx.v(158) " "Inferred latch for \"eth_head\[7\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147332 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[7\] udp_tx.v(158) " "Inferred latch for \"eth_head\[7\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147332 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[0\] udp_tx.v(158) " "Inferred latch for \"eth_head\[8\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147332 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[1\] udp_tx.v(158) " "Inferred latch for \"eth_head\[8\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[2\] udp_tx.v(158) " "Inferred latch for \"eth_head\[8\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[3\] udp_tx.v(158) " "Inferred latch for \"eth_head\[8\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[4\] udp_tx.v(158) " "Inferred latch for \"eth_head\[8\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[5\] udp_tx.v(158) " "Inferred latch for \"eth_head\[8\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[6\] udp_tx.v(158) " "Inferred latch for \"eth_head\[8\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[7\] udp_tx.v(158) " "Inferred latch for \"eth_head\[8\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[0\] udp_tx.v(158) " "Inferred latch for \"eth_head\[9\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[1\] udp_tx.v(158) " "Inferred latch for \"eth_head\[9\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[2\] udp_tx.v(158) " "Inferred latch for \"eth_head\[9\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[3\] udp_tx.v(158) " "Inferred latch for \"eth_head\[9\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[4\] udp_tx.v(158) " "Inferred latch for \"eth_head\[9\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[5\] udp_tx.v(158) " "Inferred latch for \"eth_head\[9\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[6\] udp_tx.v(158) " "Inferred latch for \"eth_head\[9\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[7\] udp_tx.v(158) " "Inferred latch for \"eth_head\[9\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[0\] udp_tx.v(158) " "Inferred latch for \"eth_head\[10\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[1\] udp_tx.v(158) " "Inferred latch for \"eth_head\[10\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[2\] udp_tx.v(158) " "Inferred latch for \"eth_head\[10\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[3\] udp_tx.v(158) " "Inferred latch for \"eth_head\[10\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[4\] udp_tx.v(158) " "Inferred latch for \"eth_head\[10\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[5\] udp_tx.v(158) " "Inferred latch for \"eth_head\[10\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[6\] udp_tx.v(158) " "Inferred latch for \"eth_head\[10\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[7\] udp_tx.v(158) " "Inferred latch for \"eth_head\[10\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[0\] udp_tx.v(158) " "Inferred latch for \"eth_head\[11\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[1\] udp_tx.v(158) " "Inferred latch for \"eth_head\[11\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[2\] udp_tx.v(158) " "Inferred latch for \"eth_head\[11\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[3\] udp_tx.v(158) " "Inferred latch for \"eth_head\[11\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[4\] udp_tx.v(158) " "Inferred latch for \"eth_head\[11\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[5\] udp_tx.v(158) " "Inferred latch for \"eth_head\[11\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147333 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[6\] udp_tx.v(158) " "Inferred latch for \"eth_head\[11\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[7\] udp_tx.v(158) " "Inferred latch for \"eth_head\[11\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[0\] udp_tx.v(158) " "Inferred latch for \"eth_head\[12\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[1\] udp_tx.v(158) " "Inferred latch for \"eth_head\[12\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[2\] udp_tx.v(158) " "Inferred latch for \"eth_head\[12\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[3\] udp_tx.v(158) " "Inferred latch for \"eth_head\[12\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[4\] udp_tx.v(158) " "Inferred latch for \"eth_head\[12\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[5\] udp_tx.v(158) " "Inferred latch for \"eth_head\[12\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[6\] udp_tx.v(158) " "Inferred latch for \"eth_head\[12\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[7\] udp_tx.v(158) " "Inferred latch for \"eth_head\[12\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[0\] udp_tx.v(158) " "Inferred latch for \"eth_head\[13\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[1\] udp_tx.v(158) " "Inferred latch for \"eth_head\[13\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[2\] udp_tx.v(158) " "Inferred latch for \"eth_head\[13\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[3\] udp_tx.v(158) " "Inferred latch for \"eth_head\[13\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[4\] udp_tx.v(158) " "Inferred latch for \"eth_head\[13\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[5\] udp_tx.v(158) " "Inferred latch for \"eth_head\[13\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[6\] udp_tx.v(158) " "Inferred latch for \"eth_head\[13\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[7\] udp_tx.v(158) " "Inferred latch for \"eth_head\[13\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[0\] udp_tx.v(158) " "Inferred latch for \"preamble\[0\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[1\] udp_tx.v(158) " "Inferred latch for \"preamble\[0\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[2\] udp_tx.v(158) " "Inferred latch for \"preamble\[0\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[3\] udp_tx.v(158) " "Inferred latch for \"preamble\[0\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[4\] udp_tx.v(158) " "Inferred latch for \"preamble\[0\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[5\] udp_tx.v(158) " "Inferred latch for \"preamble\[0\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[6\] udp_tx.v(158) " "Inferred latch for \"preamble\[0\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[7\] udp_tx.v(158) " "Inferred latch for \"preamble\[0\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[0\] udp_tx.v(158) " "Inferred latch for \"preamble\[1\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[1\] udp_tx.v(158) " "Inferred latch for \"preamble\[1\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[2\] udp_tx.v(158) " "Inferred latch for \"preamble\[1\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[3\] udp_tx.v(158) " "Inferred latch for \"preamble\[1\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147334 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[4\] udp_tx.v(158) " "Inferred latch for \"preamble\[1\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[5\] udp_tx.v(158) " "Inferred latch for \"preamble\[1\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[6\] udp_tx.v(158) " "Inferred latch for \"preamble\[1\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[7\] udp_tx.v(158) " "Inferred latch for \"preamble\[1\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[0\] udp_tx.v(158) " "Inferred latch for \"preamble\[2\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[1\] udp_tx.v(158) " "Inferred latch for \"preamble\[2\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[2\] udp_tx.v(158) " "Inferred latch for \"preamble\[2\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[3\] udp_tx.v(158) " "Inferred latch for \"preamble\[2\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[4\] udp_tx.v(158) " "Inferred latch for \"preamble\[2\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[5\] udp_tx.v(158) " "Inferred latch for \"preamble\[2\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[6\] udp_tx.v(158) " "Inferred latch for \"preamble\[2\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[7\] udp_tx.v(158) " "Inferred latch for \"preamble\[2\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[0\] udp_tx.v(158) " "Inferred latch for \"preamble\[3\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[1\] udp_tx.v(158) " "Inferred latch for \"preamble\[3\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[2\] udp_tx.v(158) " "Inferred latch for \"preamble\[3\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[3\] udp_tx.v(158) " "Inferred latch for \"preamble\[3\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[4\] udp_tx.v(158) " "Inferred latch for \"preamble\[3\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[5\] udp_tx.v(158) " "Inferred latch for \"preamble\[3\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[6\] udp_tx.v(158) " "Inferred latch for \"preamble\[3\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[7\] udp_tx.v(158) " "Inferred latch for \"preamble\[3\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[0\] udp_tx.v(158) " "Inferred latch for \"preamble\[4\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[1\] udp_tx.v(158) " "Inferred latch for \"preamble\[4\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[2\] udp_tx.v(158) " "Inferred latch for \"preamble\[4\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[3\] udp_tx.v(158) " "Inferred latch for \"preamble\[4\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[4\] udp_tx.v(158) " "Inferred latch for \"preamble\[4\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[5\] udp_tx.v(158) " "Inferred latch for \"preamble\[4\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[6\] udp_tx.v(158) " "Inferred latch for \"preamble\[4\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[7\] udp_tx.v(158) " "Inferred latch for \"preamble\[4\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[0\] udp_tx.v(158) " "Inferred latch for \"preamble\[5\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[1\] udp_tx.v(158) " "Inferred latch for \"preamble\[5\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[2\] udp_tx.v(158) " "Inferred latch for \"preamble\[5\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[3\] udp_tx.v(158) " "Inferred latch for \"preamble\[5\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147335 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[4\] udp_tx.v(158) " "Inferred latch for \"preamble\[5\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147336 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[5\] udp_tx.v(158) " "Inferred latch for \"preamble\[5\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147336 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[6\] udp_tx.v(158) " "Inferred latch for \"preamble\[5\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147336 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[7\] udp_tx.v(158) " "Inferred latch for \"preamble\[5\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147336 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[0\] udp_tx.v(158) " "Inferred latch for \"preamble\[6\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147336 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[1\] udp_tx.v(158) " "Inferred latch for \"preamble\[6\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147336 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[2\] udp_tx.v(158) " "Inferred latch for \"preamble\[6\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147336 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[3\] udp_tx.v(158) " "Inferred latch for \"preamble\[6\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147336 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[4\] udp_tx.v(158) " "Inferred latch for \"preamble\[6\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147336 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[5\] udp_tx.v(158) " "Inferred latch for \"preamble\[6\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147336 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[6\] udp_tx.v(158) " "Inferred latch for \"preamble\[6\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147336 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[7\] udp_tx.v(158) " "Inferred latch for \"preamble\[6\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147336 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[0\] udp_tx.v(158) " "Inferred latch for \"preamble\[7\]\[0\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147336 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[1\] udp_tx.v(158) " "Inferred latch for \"preamble\[7\]\[1\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147336 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[2\] udp_tx.v(158) " "Inferred latch for \"preamble\[7\]\[2\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147336 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[3\] udp_tx.v(158) " "Inferred latch for \"preamble\[7\]\[3\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147336 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[4\] udp_tx.v(158) " "Inferred latch for \"preamble\[7\]\[4\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147336 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[5\] udp_tx.v(158) " "Inferred latch for \"preamble\[7\]\[5\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147336 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[6\] udp_tx.v(158) " "Inferred latch for \"preamble\[7\]\[6\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147336 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[7\] udp_tx.v(158) " "Inferred latch for \"preamble\[7\]\[7\]\" at udp_tx.v(158)" {  } { { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698391147336 "|top_sdv|ethernet_top:eth_top|udp:udp_m1|udp_tx:tx_u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gmii_tx_ctrl ethernet_top:eth_top\|gmii_tx_ctrl:gmii_tx_ctrlm2 " "Elaborating entity \"gmii_tx_ctrl\" for hierarchy \"ethernet_top:eth_top\|gmii_tx_ctrl:gmii_tx_ctrlm2\"" {  } { { "rtl_code/eth/ethernet_top.v" "gmii_tx_ctrlm2" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/ethernet_top.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_32w16r fifo_32w16r:cmos_sd_fifo " "Elaborating entity \"fifo_32w16r\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\"" {  } { { "rtl_code/top/top_sdv.v" "cmos_sd_fifo" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "fifo_32w16r.v" "dcfifo_mixed_widths_component" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w16r.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "fifo_32w16r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w16r.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391147367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147367 ""}  } { { "fifo_32w16r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w16r.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391147367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_g7n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_g7n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_g7n1 " "Found entity 1: dcfifo_g7n1" {  } { { "db/dcfifo_g7n1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_g7n1.tdf" 48 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391147417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391147417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_g7n1 fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated " "Elaborating entity \"dcfifo_g7n1\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4l31 " "Found entity 1: altsyncram_4l31" {  } { { "db/altsyncram_4l31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_4l31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391147477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391147477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4l31 fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|altsyncram_4l31:fifo_ram " "Elaborating entity \"altsyncram_4l31\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|altsyncram_4l31:fifo_ram\"" {  } { { "db/dcfifo_g7n1.tdf" "fifo_ram" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_g7n1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391147496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391147496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_g7n1.tdf" "rs_brp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_g7n1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_4md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_4md " "Found entity 1: alt_synch_pipe_4md" {  } { { "db/alt_synch_pipe_4md.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_4md.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391147515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391147515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_4md fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|alt_synch_pipe_4md:rs_dgwp " "Elaborating entity \"alt_synch_pipe_4md\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|alt_synch_pipe_4md:rs_dgwp\"" {  } { { "db/dcfifo_g7n1.tdf" "rs_dgwp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_g7n1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_af9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_af9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_af9 " "Found entity 1: dffpipe_af9" {  } { { "db/dffpipe_af9.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_af9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391147533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391147533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_af9 fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|alt_synch_pipe_4md:rs_dgwp\|dffpipe_af9:dffpipe5 " "Elaborating entity \"dffpipe_af9\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|alt_synch_pipe_4md:rs_dgwp\|dffpipe_af9:dffpipe5\"" {  } { { "db/alt_synch_pipe_4md.tdf" "dffpipe5" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_4md.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_5md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_5md " "Found entity 1: alt_synch_pipe_5md" {  } { { "db/alt_synch_pipe_5md.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_5md.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391147554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391147554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_5md fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|alt_synch_pipe_5md:ws_dgrp " "Elaborating entity \"alt_synch_pipe_5md\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|alt_synch_pipe_5md:ws_dgrp\"" {  } { { "db/dcfifo_g7n1.tdf" "ws_dgrp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_g7n1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_bf9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_bf9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_bf9 " "Found entity 1: dffpipe_bf9" {  } { { "db/dffpipe_bf9.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dffpipe_bf9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391147572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391147572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_bf9 fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|alt_synch_pipe_5md:ws_dgrp\|dffpipe_bf9:dffpipe8 " "Elaborating entity \"dffpipe_bf9\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|alt_synch_pipe_5md:ws_dgrp\|dffpipe_bf9:dffpipe8\"" {  } { { "db/alt_synch_pipe_5md.tdf" "dffpipe8" { Text "F:/old_Quartus_File/cmos_eth_v2/db/alt_synch_pipe_5md.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391147622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391147622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|cmpr_o76:rdfull_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|cmpr_o76:rdfull_eq_comp\"" {  } { { "db/dcfifo_g7n1.tdf" "rdfull_eq_comp" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_g7n1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_54e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391147673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391147673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"fifo_32w16r:cmos_sd_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_g7n1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_g7n1.tdf" "cntr_b" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_g7n1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_sd_rw top_sd_rw:sd_rw " "Elaborating entity \"top_sd_rw\" for hierarchy \"top_sd_rw:sd_rw\"" {  } { { "rtl_code/top/top_sdv.v" "sd_rw" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147677 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd_sd_wfifo_data top_sd_rw.v(21) " "Output port \"rd_sd_wfifo_data\" at top_sd_rw.v(21) has no driver" {  } { { "rtl_code/sd/top_sd_rw.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/top_sd_rw.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1698391147678 "|top_sdv|top_sd_rw:sd_rw"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd_sd_wfifo_clk top_sd_rw.v(18) " "Output port \"rd_sd_wfifo_clk\" at top_sd_rw.v(18) has no driver" {  } { { "rtl_code/sd/top_sd_rw.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/top_sd_rw.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1698391147678 "|top_sdv|top_sd_rw:sd_rw"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd_sd_wfifo_rst_n top_sd_rw.v(19) " "Output port \"rd_sd_wfifo_rst_n\" at top_sd_rw.v(19) has no driver" {  } { { "rtl_code/sd/top_sd_rw.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/top_sd_rw.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1698391147678 "|top_sdv|top_sd_rw:sd_rw"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd_sd_wfifo_req_en top_sd_rw.v(20) " "Output port \"rd_sd_wfifo_req_en\" at top_sd_rw.v(20) has no driver" {  } { { "rtl_code/sd/top_sd_rw.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/top_sd_rw.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1698391147678 "|top_sdv|top_sd_rw:sd_rw"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd_sd_image_done_n top_sd_rw.v(22) " "Output port \"rd_sd_image_done_n\" at top_sd_rw.v(22) has no driver" {  } { { "rtl_code/sd/top_sd_rw.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/top_sd_rw.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1698391147678 "|top_sdv|top_sd_rw:sd_rw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_gen top_sd_rw:sd_rw\|data_gen:u_data_gen " "Elaborating entity \"data_gen\" for hierarchy \"top_sd_rw:sd_rw\|data_gen:u_data_gen\"" {  } { { "rtl_code/sd/top_sd_rw.v" "u_data_gen" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/top_sd_rw.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147680 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd_image_done data_gen.v(45) " "Verilog HDL or VHDL warning at data_gen.v(45): object \"sd_image_done\" assigned a value but never read" {  } { { "rtl_code/sd/data_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698391147681 "|top_sdv|top_sd_rw:sd_rw|data_gen:u_data_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_ctrl_top top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top " "Elaborating entity \"sd_ctrl_top\" for hierarchy \"top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\"" {  } { { "rtl_code/sd/top_sd_rw.v" "u_sd_ctrl_top" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/top_sd_rw.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_init top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init " "Elaborating entity \"sd_init\" for hierarchy \"top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\"" {  } { { "rtl_code/sd/sd_ctrl_top.v" "u_sd_init" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_ctrl_top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_write top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_write:u_sd_write " "Elaborating entity \"sd_write\" for hierarchy \"top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_write:u_sd_write\"" {  } { { "rtl_code/sd/sd_ctrl_top.v" "u_sd_write" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_ctrl_top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_read top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_read:u_sd_read " "Elaborating entity \"sd_read\" for hierarchy \"top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_read:u_sd_read\"" {  } { { "rtl_code/sd/sd_ctrl_top.v" "u_sd_read" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_ctrl_top.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_pll sd_pll:pll_sd " "Elaborating entity \"sd_pll\" for hierarchy \"sd_pll:pll_sd\"" {  } { { "rtl_code/top/top_sdv.v" "pll_sd" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sd_pll:pll_sd\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sd_pll:pll_sd\|altpll:altpll_component\"" {  } { { "sd_pll.v" "altpll_component" { Text "F:/old_Quartus_File/cmos_eth_v2/sd_pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sd_pll:pll_sd\|altpll:altpll_component " "Elaborated megafunction instantiation \"sd_pll:pll_sd\|altpll:altpll_component\"" {  } { { "sd_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/sd_pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sd_pll:pll_sd\|altpll:altpll_component " "Instantiated megafunction \"sd_pll:pll_sd\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 20000 " "Parameter \"clk1_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sd_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sd_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147701 ""}  } { { "sd_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/sd_pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391147701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sd_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sd_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_pll_altpll " "Found entity 1: sd_pll_altpll" {  } { { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391147752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391147752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_pll_altpll sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated " "Elaborating entity \"sd_pll_altpll\" for hierarchy \"sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_u0 pll_u0:pll_sdvga " "Elaborating entity \"pll_u0\" for hierarchy \"pll_u0:pll_sdvga\"" {  } { { "rtl_code/top/top_sdv.v" "pll_sdvga" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_u0:pll_sdvga\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_u0:pll_sdvga\|altpll:altpll_component\"" {  } { { "pll_u0.v" "altpll_component" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_u0:pll_sdvga\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_u0:pll_sdvga\|altpll:altpll_component\"" {  } { { "pll_u0.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_u0:pll_sdvga\|altpll:altpll_component " "Instantiated megafunction \"pll_u0:pll_sdvga\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 831 " "Parameter \"clk1_multiply_by\" = \"831\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2500 " "Parameter \"clk2_divide_by\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_u0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_u0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147766 ""}  } { { "pll_u0.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391147766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_u0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_u0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_u0_altpll " "Found entity 1: pll_u0_altpll" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391147817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391147817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_u0_altpll pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated " "Elaborating entity \"pll_u0_altpll\" for hierarchy \"pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391147818 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q decoder_inst 33 32 " "Port \"q\" on the entity instantiation of \"decoder_inst\" is connected to a signal of width 33. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder.v" 329 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1698391148639 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q decoder_inst 33 32 " "Port \"q\" on the entity instantiation of \"decoder_inst\" is connected to a signal of width 33. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_ecc_decoder.v" 329 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1698391148640 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bg_to_lmr gen_bg_afi_signal_decode\[1\].alt_mem_ddrx_addr_cmd_inst 8 3 " "Port \"bg_to_lmr\" on the entity instantiation of \"gen_bg_afi_signal_decode\[1\].alt_mem_ddrx_addr_cmd_inst\" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[1\].alt_mem_ddrx_addr_cmd_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_addr_cmd_wrap.v" 571 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1698391148659 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bg_to_lmr gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst 8 3 " "Port \"bg_to_lmr\" on the entity instantiation of \"gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_addr_cmd_wrap.v" 571 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1698391148660 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "itf_cmd_id controller_inst 1 8 " "Port \"itf_cmd_id\" on the entity instantiation of \"controller_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "ddr2_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1698391148682 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "itf_rd_data_error controller_inst 2 1 " "Port \"itf_rd_data_error\" on the entity instantiation of \"controller_inst\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "ddr2_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1698391148682 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "itf_cmd_id mm_st_converter_inst 1 8 " "Port \"itf_cmd_id\" on the entity instantiation of \"mm_st_converter_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "ddr2_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1698391148684 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "itf_rd_data_error mm_st_converter_inst 2 1 " "Port \"itf_rd_data_error\" on the entity instantiation of \"mm_st_converter_inst\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "ddr2_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1698391148684 "|top_sdv|ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\] " "Net \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\]\" is missing source, defaulting to GND" {  } { { "ddr2_alt_mem_ddrx_controller_top.v" "itf_rd_data_error\[1\]" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_alt_mem_ddrx_controller_top.v" 487 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148686 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148686 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148714 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148714 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148714 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148715 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148715 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148717 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148717 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148718 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148718 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148719 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148719 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148719 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148721 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148721 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148721 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148721 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148721 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148723 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148723 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148724 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148724 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148724 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148724 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148724 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148724 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148724 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148726 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148726 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148726 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148728 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148728 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148729 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148729 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148729 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148729 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148729 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148729 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148729 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148732 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148732 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148732 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148732 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148732 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148732 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148732 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148733 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148733 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148734 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148734 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148734 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148734 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148734 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148734 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148734 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148736 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148736 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148736 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148736 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148736 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148736 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148736 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148738 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148738 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148739 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148739 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148739 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148739 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148739 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148739 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148739 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148742 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148742 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148742 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148742 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148742 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148742 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148742 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148743 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148743 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148745 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148745 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148747 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148747 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148749 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148749 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148749 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148749 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148749 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148749 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148749 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148750 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148750 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148750 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148750 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148750 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148750 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148750 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148753 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148753 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148753 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148753 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148753 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148753 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148753 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148755 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148755 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148755 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148755 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148755 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148755 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148755 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148758 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148758 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148758 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148758 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148758 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148758 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148758 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148759 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148759 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148759 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148759 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148759 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148759 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148759 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_pclk " "Net \"m6_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 169 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148760 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m6_camera_vsync " "Net \"m6_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m6_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148760 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_pclk " "Net \"m7_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 177 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148760 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m7_camera_vsync " "Net \"m7_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m7_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 179 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148760 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_pclk " "Net \"m8_camera_pclk\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_pclk" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 185 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148760 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m8_camera_vsync " "Net \"m8_camera_vsync\" is missing source, defaulting to GND" {  } { { "rtl_code/top/top_sdv.v" "m8_camera_vsync" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148760 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1698391148760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4024.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4024.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4024 " "Found entity 1: altsyncram_4024" {  } { { "db/altsyncram_4024.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_4024.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391149370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391149370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qsc " "Found entity 1: mux_qsc" {  } { { "db/mux_qsc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/mux_qsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391149493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391149493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391149568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391149568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hhi " "Found entity 1: cntr_hhi" {  } { { "db/cntr_hhi.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_hhi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391149687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391149687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391149734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391149734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_05j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_05j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_05j " "Found entity 1: cntr_05j" {  } { { "db/cntr_05j.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_05j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391149819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391149819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fii " "Found entity 1: cntr_fii" {  } { { "db/cntr_fii.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_fii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391149921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391149921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391149969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391149969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391150054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391150054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391150102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391150102 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391150176 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_mj31.tdf" 41 2 0 } } { "db/dcfifo_kuk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 66 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "fifo_32w8r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w8r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1816 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391150978 "|top_sdv|fifo_32w8r:fifo_ddr2vga|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kuk1:auto_generated|altsyncram_mj31:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo_32w8r:fifo_ddr2vga\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kuk1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_mj31.tdf" 75 2 0 } } { "db/dcfifo_kuk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 66 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "fifo_32w8r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w8r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1816 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391150978 "|top_sdv|fifo_32w8r:fifo_ddr2vga|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kuk1:auto_generated|altsyncram_mj31:fifo_ram|ram_block5a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1698391150978 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1698391150978 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~0 " "Found clock multiplexer cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~0" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698391151281 "|top_sdv|cmos_switch_mould:cmos_eth_sel|o_cmos_sel_pclk~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~1 " "Found clock multiplexer cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~1" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698391151281 "|top_sdv|cmos_switch_mould:cmos_eth_sel|o_cmos_sel_pclk~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~2 " "Found clock multiplexer cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~2" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698391151281 "|top_sdv|cmos_switch_mould:cmos_eth_sel|o_cmos_sel_pclk~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~3 " "Found clock multiplexer cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~3" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698391151281 "|top_sdv|cmos_switch_mould:cmos_eth_sel|o_cmos_sel_pclk~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~4 " "Found clock multiplexer cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~4" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698391151281 "|top_sdv|cmos_switch_mould:cmos_eth_sel|o_cmos_sel_pclk~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~5 " "Found clock multiplexer cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~5" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698391151281 "|top_sdv|cmos_switch_mould:cmos_eth_sel|o_cmos_sel_pclk~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~0 " "Found clock multiplexer cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~0" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698391151281 "|top_sdv|cmos_switch_mould:cmos_sd_sel|o_cmos_sel_pclk~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~1 " "Found clock multiplexer cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~1" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698391151281 "|top_sdv|cmos_switch_mould:cmos_sd_sel|o_cmos_sel_pclk~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~2 " "Found clock multiplexer cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~2" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698391151281 "|top_sdv|cmos_switch_mould:cmos_sd_sel|o_cmos_sel_pclk~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~3 " "Found clock multiplexer cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~3" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698391151281 "|top_sdv|cmos_switch_mould:cmos_sd_sel|o_cmos_sel_pclk~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~4 " "Found clock multiplexer cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~4" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698391151281 "|top_sdv|cmos_switch_mould:cmos_sd_sel|o_cmos_sel_pclk~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~5 " "Found clock multiplexer cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~5" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698391151281 "|top_sdv|cmos_switch_mould:cmos_sd_sel|o_cmos_sel_pclk~5"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1698391151281 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~6 " "Found clock multiplexer cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~6" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698391162086 "|top_sdv|cmos_switch_mould:cmos_eth_sel|o_cmos_sel_pclk~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~6 " "Found clock multiplexer cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk~6" {  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1698391162086 "|top_sdv|cmos_switch_mould:cmos_sd_sel|o_cmos_sel_pclk~6"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1698391162086 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "top_sd_rw:sd_rw\|data_gen:u_data_gen\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|Mult0\"" {  } { { "rtl_code/sd/data_gen.v" "Mult0" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 258 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391163162 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1698391163162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\"" {  } { { "rtl_code/sd/data_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 258 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391163201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0 " "Instantiated megafunction \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391163201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391163201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391163201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391163201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391163201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391163201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391163201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391163201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391163201 ""}  } { { "rtl_code/sd/data_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 258 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698391163201 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|multcore:mult_core top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "rtl_code/sd/data_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 258 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391163237 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "rtl_code/sd/data_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 258 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391163260 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rtl_code/sd/data_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 258 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391163289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391163336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391163336 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "rtl_code/sd/data_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 258 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391163346 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rtl_code/sd/data_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 258 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391163351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sgh " "Found entity 1: add_sub_sgh" {  } { { "db/add_sub_sgh.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/add_sub_sgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698391163395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698391163395 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|altshift:external_latency_ffs top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"top_sd_rw:sd_rw\|data_gen:u_data_gen\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "rtl_code/sd/data_gen.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/data_gen.v" 258 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698391163416 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "23 " "23 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1698391164555 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "e_mdio " "Bidir \"e_mdio\" has no driver" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698391164751 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1698391164751 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl_code/sd/sd_init.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_init.v" 29 -1 0 } } { "rtl_code/sd/sd_read.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_read.v" 7 -1 0 } } { "rtl_code/sd/sd_write.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_write.v" 7 -1 0 } } { "rtl_code/sd/sd_init.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_init.v" 30 -1 0 } } { "rtl_code/sd/sd_read.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_read.v" 8 -1 0 } } { "rtl_code/sd/sd_write.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_write.v" 8 -1 0 } } { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 15 -1 0 } } { "db/dcfifo_kuk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 68 2 0 } } { "db/dcfifo_kuk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_kuk1.tdf" 72 2 0 } } { "rtl_code/ddr_ctrl/ddr_wdisplay_slave.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wdisplay_slave.v" 23 -1 0 } } { "rtl_code/eth/arp/crc32_d8.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/crc32_d8.v" 92 -1 0 } } { "rtl_code/eth/udp/udp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/udp/udp_tx.v" 202 -1 0 } } { "rtl_code/eth/arp/arp_tx.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth/arp/arp_tx.v" 191 -1 0 } } { "rtl_code/eth_ctrl/img_data_pkt.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/img_data_pkt.v" 42 -1 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 5383 -1 0 } } { "alt_mem_ddrx_addr_cmd.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_addr_cmd.v" 182 -1 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 13702 -1 0 } } { "alt_mem_ddrx_addr_cmd.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_addr_cmd.v" 284 -1 0 } } { "alt_mem_ddrx_addr_cmd.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_addr_cmd.v" 181 -1 0 } } { "alt_mem_ddrx_addr_cmd.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_addr_cmd.v" 183 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_1lc.tdf" 32 2 0 } } { "rtl_code/function_rtl/switch_show.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/function_rtl/switch_show.v" 14 -1 0 } } { "rtl_code/Slave_arbitrate/arbitrate_ctrl_rd_ddr.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/arbitrate_ctrl_rd_ddr.v" 58 -1 0 } } { "db/a_graycounter_777.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_777.tdf" 32 2 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 11165 -1 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 5917 -1 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 10552 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_1lc.tdf" 45 2 0 } } { "alt_mem_ddrx_list.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_list.v" 124 -1 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3048 -1 0 } } { "db/a_graycounter_477.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_477.tdf" 37 2 0 } } { "rtl_code/eth_ctrl/start_transfer_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/start_transfer_ctrl.v" 38 -1 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_3lc.tdf" 32 2 0 } } { "db/a_graycounter_777.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_777.tdf" 47 2 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 12783 -1 0 } } { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 14 -1 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 8508 -1 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 5506 -1 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 3898 -1 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_3lc.tdf" 47 2 0 } } { "alt_mem_ddrx_sideband.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/alt_mem_ddrx_sideband.v" 1086 -1 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 8394 -1 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 8379 -1 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 8344 -1 0 } } { "rtl_code/Slave_arbitrate/arbitrate_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/Slave_arbitrate/arbitrate_ctrl.v" 82 -1 0 } } { "db/a_graycounter_877.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_877.tdf" 32 2 0 } } { "ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_seq.vhd" 8339 -1 0 } } { "db/a_graycounter_877.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/a_graycounter_877.tdf" 45 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1698391164805 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1698391164805 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|tri_buf1a\[0\] " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_bidir_n5h.tdf" 51 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391170056 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\|tri_buf1a\[0\] " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_ref.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_bidir_ref.tdf" 45 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391170056 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1698391170056 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "m0_camera_pwdn VCC " "Pin \"m0_camera_pwdn\" is stuck at VCC" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698391170056 "|top_sdv|m0_camera_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "m1_camera_pwdn VCC " "Pin \"m1_camera_pwdn\" is stuck at VCC" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698391170056 "|top_sdv|m1_camera_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "m2_camera_pwdn VCC " "Pin \"m2_camera_pwdn\" is stuck at VCC" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698391170056 "|top_sdv|m2_camera_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "m3_camera_pwdn VCC " "Pin \"m3_camera_pwdn\" is stuck at VCC" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698391170056 "|top_sdv|m3_camera_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "m4_camera_pwdn VCC " "Pin \"m4_camera_pwdn\" is stuck at VCC" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698391170056 "|top_sdv|m4_camera_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "m5_camera_pwdn VCC " "Pin \"m5_camera_pwdn\" is stuck at VCC" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698391170056 "|top_sdv|m5_camera_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_mdc GND " "Pin \"e_mdc\" is stuck at GND" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698391170056 "|top_sdv|e_mdc"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_txer GND " "Pin \"e_txer\" is stuck at GND" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698391170056 "|top_sdv|e_txer"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1698391170056 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "camera_ov9281:camera_m0\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en High " "Register camera_ov9281:camera_m0\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en will power up to High" {  } { { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1698391170153 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "camera_ov9281:camera_m1\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en High " "Register camera_ov9281:camera_m1\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en will power up to High" {  } { { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1698391170153 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "camera_ov9281:camera_m2\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en High " "Register camera_ov9281:camera_m2\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en will power up to High" {  } { { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1698391170153 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "camera_ov9281:camera_m3\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en High " "Register camera_ov9281:camera_m3\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en will power up to High" {  } { { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1698391170153 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "camera_ov9281:camera_m4\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en High " "Register camera_ov9281:camera_m4\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en will power up to High" {  } { { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1698391170153 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "camera_ov9281:camera_m5\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en High " "Register camera_ov9281:camera_m5\|ov9281_config:ov9281_config_m0\|i2c_com:u1\|reg_sdat~en will power up to High" {  } { { "rtl_code/OV9281/i2c_com.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/OV9281/i2c_com.v" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1698391170153 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1698391170153 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391171054 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1129 " "1129 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1698391178834 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\|combout " "Logic cell \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\|combout\"" {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "le_comb8" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_dyn_phase_le_4ho.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391178883 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\|combout " "Logic cell \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\|combout\"" {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "le_comb9" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_dyn_phase_le_5ho.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391178883 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\|combout " "Logic cell \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\|combout\"" {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "le_comb10" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_dyn_phase_le_6ho.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391178883 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|remap_decoy_le3a\[0\] " "Logic cell \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|remap_decoy_le3a\[0\]\"" {  } { { "db/altpll_2il3.tdf" "remap_decoy_le3a\[0\]" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 59 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391178883 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|remap_decoy_le3a\[1\] " "Logic cell \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|remap_decoy_le3a\[1\]\"" {  } { { "db/altpll_2il3.tdf" "remap_decoy_le3a\[1\]" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 59 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391178883 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|remap_decoy_le3a\[2\] " "Logic cell \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|remap_decoy_le3a\[2\]\"" {  } { { "db/altpll_2il3.tdf" "remap_decoy_le3a\[2\]" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 59 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391178883 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1698391178883 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1698391179116 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1698391179116 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698391179152 "|top_sdv|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1698391179152 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391179339 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/old_Quartus_File/cmos_eth_v2/output_files/cmos4.map.smsg " "Generated suppressed messages file F:/old_Quartus_File/cmos_eth_v2/output_files/cmos4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1698391179910 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 51 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 51 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1698391181087 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 3 0 6 " "Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 6 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698391181277 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391181277 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 42 2 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ddr2_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_controller_phy.v" 381 0 0 } } { "ddr2.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2.v" 209 0 0 } } { "rtl_code/ddr_ctrl/ddr_wr_ctrl.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/ddr_ctrl/ddr_wr_ctrl.v" 552 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1701 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1698391181713 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181830 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181830 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181830 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181831 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181831 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181831 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181832 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181832 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181832 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181833 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181833 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181833 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181834 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181834 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181835 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181835 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181836 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181836 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181836 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181837 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181837 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181838 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181838 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181838 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181839 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181839 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181839 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181840 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181840 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181840 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181841 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181841 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181841 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181842 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181842 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181842 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181843 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181843 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181843 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181844 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181844 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181845 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181845 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181845 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181846 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181846 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181847 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181847 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181848 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181848 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181848 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181849 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181849 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181849 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181850 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181850 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181850 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181851 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181851 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181851 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181852 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181852 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181852 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181853 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181853 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181854 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181854 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181854 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181855 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181855 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181856 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181856 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181856 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181857 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181857 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181858 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181858 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181858 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181859 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181859 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181859 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181860 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181860 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181860 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181861 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181861 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181861 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181862 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181862 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181862 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181863 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181863 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181863 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181864 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181864 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1698391181864 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxer " "No output dependent on input pin \"e_rxer\"" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391183307 "|top_sdv|e_rxer"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_txc " "No output dependent on input pin \"e_txc\"" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 157 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698391183307 "|top_sdv|e_txc"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1698391183307 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15511 " "Implemented 15511 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "88 " "Implemented 88 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698391183309 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698391183309 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "27 " "Implemented 27 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1698391183309 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14727 " "Implemented 14727 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698391183309 ""} { "Info" "ICUT_CUT_TM_RAMS" "542 " "Implemented 542 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1698391183309 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1698391183309 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698391183309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 383 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 383 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5045 " "Peak virtual memory: 5045 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698391183464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 15:19:43 2023 " "Processing ended: Fri Oct 27 15:19:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698391183464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698391183464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698391183464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698391183464 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698391184926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698391184927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 15:19:44 2023 " "Processing started: Fri Oct 27 15:19:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698391184927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698391184927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cmos4 -c cmos4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cmos4 -c cmos4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698391184928 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698391185006 ""}
{ "Info" "0" "" "Project  = cmos4" {  } {  } 0 0 "Project  = cmos4" 0 0 "Fitter" 0 0 1698391185007 ""}
{ "Info" "0" "" "Revision = cmos4" {  } {  } 0 0 "Revision = cmos4" 0 0 "Fitter" 0 0 1698391185007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698391185295 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cmos4 EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"cmos4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698391185379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698391185410 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698391185410 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698391185410 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 962 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698391185447 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 180 20000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 180 degrees (20000 ps) for sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 963 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698391185447 ""}  } { { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 962 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1698391185447 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 940 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698391185448 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[1\] 108 65 0 0 " "Implementing clock multiplication of 108, clock division of 65, and phase shift of 0 degrees (0 ps) for pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 941 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698391185448 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2500 0 0 " "Implementing clock multiplication of 1, clock division of 2500, and phase shift of 0 degrees (0 ps) for pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 942 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698391185448 ""}  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 940 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1698391185448 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[1\] 10 3 0 0 " "Implementing clock multiplication of 10, clock division of 3, and phase shift of 0 degrees (0 ps) for ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 42 2 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3749 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698391185449 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[2\] 10 3 -90 -1500 " "Implementing clock multiplication of 10, clock division of 3, and phase shift of -90 degrees (-1500 ps) for ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 42 2 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3750 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698391185449 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[3\] 10 3 0 0 " "Implementing clock multiplication of 10, clock division of 3, and phase shift of 0 degrees (0 ps) for ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 42 2 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3751 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698391185449 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[4\] 10 3 0 0 " "Implementing clock multiplication of 10, clock division of 3, and phase shift of 0 degrees (0 ps) for ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[4\] port" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 42 2 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3752 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698391185449 ""}  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 42 2 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1698391185449 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698391185452 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a15"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1698391185452 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185636 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185636 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185636 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185637 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185637 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185637 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185638 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185638 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185638 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185639 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185639 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185639 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185640 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185640 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185640 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185641 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185641 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185641 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185642 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185642 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185642 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185643 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185643 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185643 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185644 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185644 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185644 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185645 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185645 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185645 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185646 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185646 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185646 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185647 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185647 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185647 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185648 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185648 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185648 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185649 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185649 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185649 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185650 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185650 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185650 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185651 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185651 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185651 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185652 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185652 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185652 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185652 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185653 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185653 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185653 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185654 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185654 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185654 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185655 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185655 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185655 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185656 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185656 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185656 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185657 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185657 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185657 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185657 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185658 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185658 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185658 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185659 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185659 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185659 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185660 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185660 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185660 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185661 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185661 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185661 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185661 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185662 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185662 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185662 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185663 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185663 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185663 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185664 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185664 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185664 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185665 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185665 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185665 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185666 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185666 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698391185666 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a15"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698391186337 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698391186515 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698391186515 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698391186515 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698391186515 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698391186515 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698391186515 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 40207 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698391186527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 40209 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698391186527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 40211 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698391186527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 40213 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698391186527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 40215 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698391186527 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698391186527 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698391186530 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1698391186557 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 " "The parameters of the PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 and the PLL sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 108 " "The value of the parameter \"M\" for the PLL atom pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 is 108" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 10000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 is 10000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "VCO POST SCALE sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 " "The values of the parameter \"VCO POST SCALE\" do not match for the PLL atoms sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 2 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 1 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min VCO Period sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 " "The values of the parameter \"Min VCO Period\" do not match for the PLL atoms sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Min VCO Period\" for the PLL atom sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Min VCO Period\" for the PLL atom pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max VCO Period sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 " "The values of the parameter \"Max VCO Period\" do not match for the PLL atoms sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 3333 " "The value of the parameter \"Max VCO Period\" for the PLL atom sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 is 3333" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 1666 " "The value of the parameter \"Max VCO Period\" for the PLL atom pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 is 1666" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Center VCO Period sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 " "The values of the parameter \"Center VCO Period\" do not match for the PLL atoms sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Center VCO Period\" for the PLL atom sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Center VCO Period\" for the PLL atom pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 16610 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 is 16610" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 35714 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 is 35714" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1698391187258 ""}  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 940 9662 10382 0} { 0 { 0 ""} 0 962 9662 10382 0}  }  } } { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1698391187258 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 " "The input ports of the PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and the PLL sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 ARESET " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0} { 0 { 0 ""} 0 962 9662 10382 0}  }  } } { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698391187260 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 PHASEUPDOWN " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 have different input signals for input port PHASEUPDOWN" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0} { 0 { 0 ""} 0 962 9662 10382 0}  }  } } { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698391187260 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 PHASESTEP " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 have different input signals for input port PHASESTEP" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0} { 0 { 0 ""} 0 962 9662 10382 0}  }  } } { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698391187260 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 SCANCLK " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 have different input signals for input port SCANCLK" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0} { 0 { 0 ""} 0 962 9662 10382 0}  }  } } { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698391187260 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 PHASECOUNTERSELECT " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0} { 0 { 0 ""} 0 962 9662 10382 0}  }  } } { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698391187260 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 PHASECOUNTERSELECT " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0} { 0 { 0 ""} 0 962 9662 10382 0}  }  } } { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698391187260 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 PHASECOUNTERSELECT " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0} { 0 { 0 ""} 0 962 9662 10382 0}  }  } } { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698391187260 ""}  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0} { 0 { 0 ""} 0 962 9662 10382 0}  }  } } { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1698391187260 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 " "The input ports of the PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and the PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 ARESET " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0} { 0 { 0 ""} 0 940 9662 10382 0}  }  } } { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698391187261 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 PHASEUPDOWN " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 have different input signals for input port PHASEUPDOWN" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0} { 0 { 0 ""} 0 940 9662 10382 0}  }  } } { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698391187261 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 PHASESTEP " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 have different input signals for input port PHASESTEP" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0} { 0 { 0 ""} 0 940 9662 10382 0}  }  } } { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698391187261 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 SCANCLK " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 have different input signals for input port SCANCLK" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0} { 0 { 0 ""} 0 940 9662 10382 0}  }  } } { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698391187261 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 PHASECOUNTERSELECT " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0} { 0 { 0 ""} 0 940 9662 10382 0}  }  } } { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698391187261 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 PHASECOUNTERSELECT " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0} { 0 { 0 ""} 0 940 9662 10382 0}  }  } } { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698391187261 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 PHASECOUNTERSELECT " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0} { 0 { 0 ""} 0 940 9662 10382 0}  }  } } { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698391187261 ""}  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0} { 0 { 0 ""} 0 940 9662 10382 0}  }  } } { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1698391187261 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 0 Pin_T21 " "PLL \"pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_T21\"" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2162 0 0 } } { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 940 9662 10382 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1698391187314 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_2il3 " "Entity altpll_2il3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188374 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698391188374 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_1tk1 " "Entity dcfifo_1tk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hf9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hf9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gf9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gf9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188374 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698391188374 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bul1 " "Entity dcfifo_bul1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kf9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kf9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jf9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jf9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188374 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698391188374 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_g7n1 " "Entity dcfifo_g7n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_bf9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_bf9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_af9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_af9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188374 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698391188374 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_kuk1 " "Entity dcfifo_kuk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_if9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_if9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188374 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698391188374 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188374 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698391188374 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1698391188374 ""}
{ "Info" "ISTA_SDC_FOUND" "ethernet_test.sdc " "Reading SDC File: 'ethernet_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698391188470 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name source_clk source_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name source_clk source_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 65 -multiply_by 108 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 65 -multiply_by 108 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2500 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2500 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sd\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_sd\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sd\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_sd\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -phase -90.00 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -phase -90.00 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188483 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188483 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1698391188483 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1698391188484 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr2_example_top.sdc " "Reading SDC File: 'ddr2_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698391188491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 1 pnf port " "Ignored filter at ddr2_example_top.sdc(1): pnf could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698391188492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188493 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698391188493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 2 test_complete port " "Ignored filter at ddr2_example_top.sdc(2): test_complete could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698391188493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188493 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698391188493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 3 pnf_per_byte\[*\] port " "Ignored filter at ddr2_example_top.sdc(3): pnf_per_byte\[*\] could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698391188493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188494 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698391188494 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr2_phy_ddr_timing.sdc " "Reading SDC File: 'ddr2_phy_ddr_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698391188497 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1698391188596 ""}
{ "Info" "ISTA_SDC_FOUND" "cmos4.sdc " "Reading SDC File: 'cmos4.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698391188742 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188743 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "e_rxc " "Overwriting existing clock: e_rxc" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188743 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "source_clk " "Overwriting existing clock: source_clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188743 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188743 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188743 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188743 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 53 m6_camera_pclk port " "Ignored filter at cmos4.sdc(53): m6_camera_pclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698391188744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cmos4.sdc 53 Argument <targets> is an empty collection " "Ignored create_clock at cmos4.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{cmos6_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m6_camera_pclk\}\] " "create_clock -name \{cmos6_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m6_camera_pclk\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188745 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698391188745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 54 m7_camera_pclk port " "Ignored filter at cmos4.sdc(54): m7_camera_pclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698391188745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cmos4.sdc 54 Argument <targets> is an empty collection " "Ignored create_clock at cmos4.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{cmos7_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m7_camera_pclk\}\] " "create_clock -name \{cmos7_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m7_camera_pclk\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188745 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698391188745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 55 m8_camera_pclk port " "Ignored filter at cmos4.sdc(55): m8_camera_pclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698391188745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cmos4.sdc 55 Argument <targets> is an empty collection " "Ignored create_clock at cmos4.sdc(55): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{cmos8_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m8_camera_pclk\}\] " "create_clock -name \{cmos8_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m8_camera_pclk\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188745 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698391188745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 56 m6_camera_xclk port " "Ignored filter at cmos4.sdc(56): m6_camera_xclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698391188745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 56 m7_camera_xclk port " "Ignored filter at cmos4.sdc(56): m7_camera_xclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698391188745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 56 m8_camera_xclk port " "Ignored filter at cmos4.sdc(56): m8_camera_xclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698391188745 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188746 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188746 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188746 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188746 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Overwriting existing clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188746 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Overwriting existing clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188746 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188746 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188746 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188746 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188747 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188747 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188747 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188747 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188747 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188747 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188747 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188747 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188747 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188747 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188747 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188748 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188748 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188748 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188748 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188748 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188748 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188748 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188748 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188748 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188748 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188748 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188748 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188749 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188749 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188749 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188749 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188749 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188749 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188749 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188749 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188749 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188749 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188749 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188750 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188750 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188750 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188750 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188750 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698391188750 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 868 *ws_dgrp\|dffpipe_1f9:dffpipe8\|dffe9a* keeper " "Ignored filter at cmos4.sdc(868): *ws_dgrp\|dffpipe_1f9:dffpipe8\|dffe9a* could not be matched with a keeper" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 868 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698391188761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cmos4.sdc 868 Argument <to> is an empty collection " "Ignored set_false_path at cmos4.sdc(868): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_1f9:dffpipe8\|dffe9a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_1f9:dffpipe8\|dffe9a*\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 868 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188762 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 868 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698391188762 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 869 *rs_dgwp\|dffpipe_0f9:dffpipe5\|dffe6a* keeper " "Ignored filter at cmos4.sdc(869): *rs_dgwp\|dffpipe_0f9:dffpipe5\|dffe6a* could not be matched with a keeper" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 869 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698391188765 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cmos4.sdc 869 Argument <to> is an empty collection " "Ignored set_false_path at cmos4.sdc(869): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_0f9:dffpipe5\|dffe6a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_0f9:dffpipe5\|dffe6a*\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 869 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188765 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 869 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698391188765 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 872 *ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a* keeper " "Ignored filter at cmos4.sdc(872): *ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a* could not be matched with a keeper" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 872 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698391188767 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cmos4.sdc 872 Argument <to> is an empty collection " "Ignored set_false_path at cmos4.sdc(872): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a*\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 872 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188767 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 872 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698391188767 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 873 *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* keeper " "Ignored filter at cmos4.sdc(873): *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* could not be matched with a keeper" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 873 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698391188770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cmos4.sdc 873 Argument <to> is an empty collection " "Ignored set_false_path at cmos4.sdc(873): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 873 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188771 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 873 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698391188771 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 874 *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a* keeper " "Ignored filter at cmos4.sdc(874): *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a* could not be matched with a keeper" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 874 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698391188772 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cmos4.sdc 874 Argument <to> is an empty collection " "Ignored set_false_path at cmos4.sdc(874): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a*\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 874 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188772 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 874 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698391188772 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Node: top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698391188804 "|top_sdv|top_sd_rw:sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188822 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1698391188822 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1698391188976 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1698391188976 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 12, found: 229), -divide_by (expected: 25, found: 477) " "-multiply_by (expected: 12, found: 229), -divide_by (expected: 25, found: 477)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188981 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188981 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1698391188981 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup source_clk (Rise) source_clk (Rise) 0.020 0.080 " "Setup clock transfer from source_clk (Rise) to source_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold source_clk (Rise) source_clk (Rise) 0.020 0.080 " "Hold clock transfer from source_clk (Rise) to source_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.020 0.130 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.020 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.020 0.130 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.020 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS (Rise) 0.110 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS (Rise) has uncertainty 0.110 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS (Rise) 0.110 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS (Rise) has uncertainty 0.110 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall (Rise) 0.110 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall (Rise) has uncertainty 0.110 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS (Fall) 0.110 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS (Fall) has uncertainty 0.110 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS (Fall) 0.110 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS (Fall) has uncertainty 0.110 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall (Fall) 0.110 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall (Fall) has uncertainty 0.110 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) 0.020 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) 0.020 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) 0.030 0.200 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) has uncertainty 0.030 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) 0.030 0.200 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) has uncertainty 0.030 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) 0.030 0.200 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) has uncertainty 0.030 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) 0.030 0.200 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) has uncertainty 0.030 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) 0.030 0.200 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) has uncertainty 0.030 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) 0.030 0.200 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) has uncertainty 0.030 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391188983 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1698391188983 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1698391188985 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 65 clocks " "Found 65 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666   cmos0_pclk " "  41.666   cmos0_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666   cmos1_pclk " "  41.666   cmos1_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666   cmos2_pclk " "  41.666   cmos2_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666   cmos3_pclk " "  41.666   cmos3_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666   cmos4_pclk " "  41.666   cmos4_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666   cmos5_pclk " "  41.666   cmos5_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666    cmos_xclk " "  41.666    cmos_xclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " "  12.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        e_rxc " "   8.000        e_rxc" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.659 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  41.659 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.037 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  12.037 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "50000.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "50000.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  40.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   source_clk " "  20.000   source_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698391188986 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1698391188986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[1\] (placed in counter C3 of PLL_2) " "Automatically promoted node ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[1\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698391189599 ""}  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698391189599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[2\] (placed in counter C2 of PLL_2) " "Automatically promoted node ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[2\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698391189599 ""}  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698391189599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[3\] (placed in counter C0 of PLL_2) " "Automatically promoted node ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[3\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698391189599 ""}  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698391189599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[4\] (placed in counter C1 of PLL_2) " "Automatically promoted node ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[4\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698391189599 ""}  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698391189599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698391189599 ""}  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 940 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698391189599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698391189599 ""}  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 940 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698391189599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_4) " "Automatically promoted node pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698391189600 ""}  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 940 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698391189600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698391189600 ""}  } { { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 962 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698391189600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698391189600 ""}  } { { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 962 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698391189600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "source_clk~input (placed in PIN T21 (CLK6, DIFFCLK_3p)) " "Automatically promoted node source_clk~input (placed in PIN T21 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698391189600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Destination node top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk" {  } { { "rtl_code/sd/sd_init.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_init.v" 66 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_sd_rw:sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 1298 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189600 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698391189600 ""}  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 11 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { source_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 40093 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698391189600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~0  " "Automatically promoted node cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698391189600 ""}  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos_switch_mould:cmos_eth_sel|o_cmos_sel_pclk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 13742 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698391189600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698391189600 ""}  } { { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 37969 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698391189600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk  " "Automatically promoted node top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698391189600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_clk~0 " "Destination node top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_clk~0" {  } { { "rtl_code/sd/sd_ctrl_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_ctrl_top.v" 8 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_sd_rw:sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 14753 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk~0 " "Destination node top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk~0" {  } { { "rtl_code/sd/sd_init.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_init.v" 66 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_sd_rw:sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 14808 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189600 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698391189600 ""}  } { { "rtl_code/sd/sd_init.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_init.v" 66 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_sd_rw:sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 1298 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698391189600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk  " "Automatically promoted node cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698391189600 ""}  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos_switch_mould:cmos_sd_sel|o_cmos_sel_pclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 8776 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698391189600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk  " "Automatically promoted node ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698391189601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0 " "Destination node ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1219 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 16428 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189601 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698391189601 ""}  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1219 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3796 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698391189601 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n  " "Automatically promoted node ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698391189601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:mmc_seq_value_r " "Destination node ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:mmc_seq_value_r" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mmc_seq_value_r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 4541 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189601 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698391189601 ""}  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1130 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3813 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698391189601 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n  " "Automatically promoted node rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698391189601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:vga_m0\|hsync_r " "Destination node vga_display:vga_m0\|hsync_r" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 129 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:vga_m0|hsync_r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3399 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:vga_m0\|vsync_r " "Destination node vga_display:vga_m0\|vsync_r" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 151 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:vga_m0|vsync_r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3406 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:vga_m0\|hsync_de " "Destination node vga_display:vga_m0\|hsync_de" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 113 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:vga_m0|hsync_de } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3401 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:vga_m0\|vsync_de " "Destination node vga_display:vga_m0\|vsync_de" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 114 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:vga_m0|vsync_de } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3407 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:vga_m0\|y_cnt\[1\] " "Destination node vga_display:vga_m0\|y_cnt\[1\]" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 143 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:vga_m0|y_cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3375 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:vga_m0\|y_cnt\[4\] " "Destination node vga_display:vga_m0\|y_cnt\[4\]" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 143 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:vga_m0|y_cnt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3371 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:vga_m0\|y_cnt\[3\] " "Destination node vga_display:vga_m0\|y_cnt\[3\]" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 143 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:vga_m0|y_cnt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3372 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:vga_m0\|y_cnt\[2\] " "Destination node vga_display:vga_m0\|y_cnt\[2\]" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 143 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:vga_m0|y_cnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3374 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:vga_m0\|y_cnt\[5\] " "Destination node vga_display:vga_m0\|y_cnt\[5\]" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 143 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:vga_m0|y_cnt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3377 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:vga_m0\|y_cnt\[8\] " "Destination node vga_display:vga_m0\|y_cnt\[8\]" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 143 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:vga_m0|y_cnt[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3380 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1698391189601 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698391189601 ""}  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 200 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 9541 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698391189601 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "img_data_pkt:eth_img_pkt\|ddr_write_pre_first_flag_ready  " "Automatically promoted node img_data_pkt:eth_img_pkt\|ddr_write_pre_first_flag_ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698391189602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "img_data_pkt:eth_img_pkt\|r_all_frame_trans_state " "Destination node img_data_pkt:eth_img_pkt\|r_all_frame_trans_state" {  } { { "rtl_code/eth_ctrl/img_data_pkt.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/img_data_pkt.v" 81 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "img_data_pkt:eth_img_pkt\|r_all_frame_trans_state" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { img_data_pkt:eth_img_pkt|r_all_frame_trans_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 636 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "img_data_pkt:eth_img_pkt\|ddr_write_pre_first_flag_d0~0 " "Destination node img_data_pkt:eth_img_pkt\|ddr_write_pre_first_flag_d0~0" {  } { { "rtl_code/eth_ctrl/img_data_pkt.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/img_data_pkt.v" 267 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { img_data_pkt:eth_img_pkt|ddr_write_pre_first_flag_d0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 16429 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_trans_slave:Rslave2\|slave_req~2 " "Destination node eth_trans_slave:Rslave2\|slave_req~2" {  } { { "rtl_code/eth_ctrl/eth_trans_slave.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/eth_trans_slave.v" 25 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_trans_slave:Rslave2|slave_req~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 17039 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_trans_slave:Rslave2\|slave_req_t2~2 " "Destination node eth_trans_slave:Rslave2\|slave_req_t2~2" {  } { { "rtl_code/eth_ctrl/eth_trans_slave.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/eth_trans_slave.v" 62 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_trans_slave:Rslave2|slave_req_t2~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 18793 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_trans_slave:Rslave2\|slave_req_t0~0 " "Destination node eth_trans_slave:Rslave2\|slave_req_t0~0" {  } { { "rtl_code/eth_ctrl/eth_trans_slave.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/eth_trans_slave.v" 60 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_trans_slave:Rslave2|slave_req_t0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 22852 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_trans_slave:Rslave2\|ddr_write_pre_first_flag_valid~2 " "Destination node eth_trans_slave:Rslave2\|ddr_write_pre_first_flag_valid~2" {  } { { "rtl_code/eth_ctrl/eth_trans_slave.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/eth_trans_slave.v" 12 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_trans_slave:Rslave2|ddr_write_pre_first_flag_valid~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 26458 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_trans_slave:Rslave2\|r_rd_cyc_flag~4 " "Destination node eth_trans_slave:Rslave2\|r_rd_cyc_flag~4" {  } { { "rtl_code/eth_ctrl/eth_trans_slave.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/eth_trans_slave.v" 190 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_trans_slave:Rslave2|r_rd_cyc_flag~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 26469 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[8\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[8\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 289 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 38946 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[8\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[8\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 289 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 38971 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189602 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698391189602 ""}  } { { "rtl_code/eth_ctrl/img_data_pkt.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/img_data_pkt.v" 21 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "img_data_pkt:eth_img_pkt\|ddr_write_pre_first_flag_ready" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { img_data_pkt:eth_img_pkt|ddr_write_pre_first_flag_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 637 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698391189602 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698391189603 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 39442 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189603 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 38456 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698391189603 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698391189603 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 38914 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698391189603 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "img_data_pkt:eth_img_pkt\|pos_vsync  " "Automatically promoted node img_data_pkt:eth_img_pkt\|pos_vsync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698391189603 ""}  } { { "rtl_code/eth_ctrl/img_data_pkt.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/img_data_pkt.v" 72 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { img_data_pkt:eth_img_pkt|pos_vsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3253 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698391189603 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X16_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5100 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5101 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5102 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf IOIBUF_X16_Y0_N22 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X16_Y0_N22 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[0\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5243 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[0\] PIN AB8 " "Node \"mem_dq\[0\]\" is constrained to location PIN AB8 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[0] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[0\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 692 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10540 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10542 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10544 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf IOIBUF_X11_Y0_N1 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X11_Y0_N1 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[1\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5242 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[1\] PIN Y8 " "Node \"mem_dq\[1\]\" is constrained to location PIN Y8 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[1] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[1\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 693 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X16_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10534 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10536 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10538 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf IOIBUF_X16_Y0_N8 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X16_Y0_N8 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[2\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5241 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[2\] PIN AA9 " "Node \"mem_dq\[2\]\" is constrained to location PIN AA9 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[2] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[2\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 694 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X19_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10528 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X19_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10530 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X19_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10532 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf IOIBUF_X19_Y0_N15 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X19_Y0_N15 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[3\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5240 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[3\] PIN W10 " "Node \"mem_dq\[3\]\" is constrained to location PIN W10 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[3] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[3\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 695 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X19_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10522 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X19_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10524 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X19_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10526 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf IOIBUF_X19_Y0_N22 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X19_Y0_N22 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[4\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5239 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[4\] PIN V11 " "Node \"mem_dq\[4\]\" is constrained to location PIN V11 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[4] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[4\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 696 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X19_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10516 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X19_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10518 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X19_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10520 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf IOIBUF_X19_Y0_N8 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X19_Y0_N8 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[5\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5238 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[5\] PIN Y10 " "Node \"mem_dq\[5\]\" is constrained to location PIN Y10 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[5] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[5\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 697 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10510 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10512 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10514 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf IOIBUF_X11_Y0_N8 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X11_Y0_N8 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[6\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5237 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[6\] PIN AB7 " "Node \"mem_dq\[6\]\" is constrained to location PIN AB7 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[6] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[6\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 698 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X16_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10504 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10506 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10508 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf IOIBUF_X16_Y0_N29 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X16_Y0_N29 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[7\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5236 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[7\] PIN AA8 " "Node \"mem_dq\[7\]\" is constrained to location PIN AA8 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[7] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[7\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 699 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10498 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10500 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10502 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf IOIBUF_X9_Y0_N8 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X9_Y0_N8 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[8\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5235 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[8\] PIN Y7 " "Node \"mem_dq\[8\]\" is constrained to location PIN Y7 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[8] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[8\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 700 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10492 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10494 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10496 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf IOIBUF_X9_Y0_N1 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X9_Y0_N1 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[9\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5234 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[9\] PIN U9 " "Node \"mem_dq\[9\]\" is constrained to location PIN U9 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[9] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[9\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 701 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10486 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10488 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10490 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf IOIBUF_X11_Y0_N29 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X11_Y0_N29 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[10\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5233 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[10\] PIN V8 " "Node \"mem_dq\[10\]\" is constrained to location PIN V8 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[10] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[10\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 702 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X7_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10480 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X7_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10482 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X7_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10484 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf IOIBUF_X7_Y0_N22 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X7_Y0_N22 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[11\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5232 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[11\] PIN W6 " "Node \"mem_dq\[11\]\" is constrained to location PIN W6 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[11] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[11\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 703 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10474 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10476 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10478 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf IOIBUF_X9_Y0_N15 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X9_Y0_N15 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[12\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5231 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[12\] PIN W7 " "Node \"mem_dq\[12\]\" is constrained to location PIN W7 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[12] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[12\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 704 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10468 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10470 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10472 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf IOIBUF_X11_Y0_N22 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X11_Y0_N22 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[13\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5230 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[13\] PIN W8 " "Node \"mem_dq\[13\]\" is constrained to location PIN W8 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[13] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[13\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 705 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X5_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10462 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X5_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10464 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X5_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10466 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf IOIBUF_X5_Y0_N22 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X5_Y0_N22 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[14\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5229 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[14\] PIN Y3 " "Node \"mem_dq\[14\]\" is constrained to location PIN Y3 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[14] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[14\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 706 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10456 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10458 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10460 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf IOIBUF_X9_Y0_N29 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X9_Y0_N29 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[15\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5228 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[15\] PIN AA5 " "Node \"mem_dq\[15\]\" is constrained to location PIN AA5 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[15] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[15\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 707 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|input_cell_h\[0\] LAB_X28_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X28_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_bidir_n5h.tdf" 41 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3720 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_clk\[0\]~input IOIBUF_X28_Y0_N8 " "Node \"mem_clk\[0\]~input\" is constrained to location IOIBUF_X28_Y0_N8 to improve DDIO timing" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 23 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_clk[0]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 40080 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_clk\[0\] PIN AA17 " "Node \"mem_clk\[0\]\" is constrained to location PIN AA17 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_clk[0] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_clk\[0\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 23 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 687 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698391189696 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1698391189696 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698391191457 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698391191472 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698391191473 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698391191489 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698391191511 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698391191525 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698391191526 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698391191539 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698391193852 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "34 EC " "Packed 34 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1698391193871 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Output Buffer " "Packed 16 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1698391193871 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698391193871 ""}
{ "Info" "IFCUDA_DQ_PLACEMENT_OP_INFO" "" "altmemphy pin placement was successful" {  } {  } 0 165008 "altmemphy pin placement was successful" 0 0 "Fitter" 0 -1 1698391194040 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 0 " "PLL \"sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 driven by source_clk~inputclkctrl which is OUTCLK output port of Clock control block type node source_clk~inputclkctrl " "Input port INCLK\[0\] of node \"sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1\" is driven by source_clk~inputclkctrl which is OUTCLK output port of Clock control block type node source_clk~inputclkctrl" {  } { { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sd_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/sd_pll.v" 107 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2152 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 11 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1698391194048 ""}  } { { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sd_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/sd_pll.v" 107 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2152 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1698391194048 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_u0.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 111 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2162 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1698391194053 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 clk\[0\] m5_camera_xclk~output " "PLL \"pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"m5_camera_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_u0.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 111 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2162 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 107 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1698391194053 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 clk\[0\] m4_camera_xclk~output " "PLL \"pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"m4_camera_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_u0.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 111 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2162 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 97 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1698391194053 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 clk\[0\] m3_camera_xclk~output " "PLL \"pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"m3_camera_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_u0.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 111 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2162 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 87 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1698391194053 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 clk\[0\] m2_camera_xclk~output " "PLL \"pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"m2_camera_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_u0.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 111 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2162 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 77 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1698391194053 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 clk\[0\] m1_camera_xclk~output " "PLL \"pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"m1_camera_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_u0.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 111 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2162 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 66 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1698391194053 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 clk\[0\] m0_camera_xclk~output " "PLL \"pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"m0_camera_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_u0.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 111 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2162 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 56 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1698391194053 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr_initial_done " "Node \"ddr_initial_done\" is assigned to location or region, but does not exist in design" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_initial_done" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698391195301 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1698391195301 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698391195302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698391197141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698391201587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698391201665 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698391220355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698391220355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698391222672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.25 " "Router is attempting to preserve 0.25 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1698391223307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 5.1% " "2e+03 ns of routing delay (approximately 5.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1698391237514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "29 " "Router estimated average interconnect usage is 29% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "46 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 1 { 0 "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1698391238338 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698391238338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:38 " "Fitter routing operations ending: elapsed time is 00:00:38" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698391260797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1698391260802 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698391260802 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "37.55 " "Total time spent on timing analysis during the Fitter is 37.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1698391261129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698391261187 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698391261955 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698391262001 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698391263132 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698391266218 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1698391267958 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_clk\[0\] a permanently enabled " "Pin mem_clk\[0\] has a permanently enabled output enable" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_clk[0] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_clk\[0\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 23 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 687 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698391268047 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_clk_n\[0\] a permanently enabled " "Pin mem_clk_n\[0\] has a permanently enabled output enable" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_clk_n[0] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_clk_n\[0\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 24 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_clk_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 688 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698391268047 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "e_mdio a permanently disabled " "Pin e_mdio has a permanently disabled output enable" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { e_mdio } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_mdio" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 150 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_mdio } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 850 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698391268047 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1698391268047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/old_Quartus_File/cmos_eth_v2/output_files/cmos4.fit.smsg " "Generated suppressed messages file F:/old_Quartus_File/cmos_eth_v2/output_files/cmos4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698391268944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 211 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 211 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6467 " "Peak virtual memory: 6467 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698391271137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 15:21:11 2023 " "Processing ended: Fri Oct 27 15:21:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698391271137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698391271137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:15 " "Total CPU time (on all processors): 00:02:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698391271137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698391271137 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698391272299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698391272299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 15:21:12 2023 " "Processing started: Fri Oct 27 15:21:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698391272299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698391272299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cmos4 -c cmos4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cmos4 -c cmos4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698391272299 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1698391273435 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698391273456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698391273744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 15:21:13 2023 " "Processing ended: Fri Oct 27 15:21:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698391273744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698391273744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698391273744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698391273744 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698391274387 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698391275052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698391275053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 15:21:14 2023 " "Processing started: Fri Oct 27 15:21:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698391275053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698391275053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cmos4 -c cmos4 " "Command: quartus_sta cmos4 -c cmos4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698391275053 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1698391275137 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1698391275530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698391275530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698391275563 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698391275563 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_2il3 " "Entity altpll_2il3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276373 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698391276373 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_1tk1 " "Entity dcfifo_1tk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hf9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hf9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gf9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gf9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276373 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698391276373 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bul1 " "Entity dcfifo_bul1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kf9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kf9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jf9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jf9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276373 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698391276373 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_g7n1 " "Entity dcfifo_g7n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_bf9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_bf9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_af9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_af9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276373 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698391276373 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_kuk1 " "Entity dcfifo_kuk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_if9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_if9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276373 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698391276373 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276373 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698391276373 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1698391276373 ""}
{ "Info" "ISTA_SDC_FOUND" "ethernet_test.sdc " "Reading SDC File: 'ethernet_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1698391276459 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name source_clk source_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name source_clk source_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276463 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276463 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 65 -multiply_by 108 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 65 -multiply_by 108 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276463 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2500 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2500 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276463 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sd\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_sd\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276463 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sd\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_sd\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276463 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276463 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -phase -90.00 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -phase -90.00 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276463 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276463 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276463 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276463 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1698391276464 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr2_example_top.sdc " "Reading SDC File: 'ddr2_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1698391276466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 1 pnf port " "Ignored filter at ddr2_example_top.sdc(1): pnf could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698391276467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276468 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698391276468 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 2 test_complete port " "Ignored filter at ddr2_example_top.sdc(2): test_complete could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698391276468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276468 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698391276468 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 3 pnf_per_byte\[*\] port " "Ignored filter at ddr2_example_top.sdc(3): pnf_per_byte\[*\] could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698391276468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276468 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698391276468 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr2_phy_ddr_timing.sdc " "Reading SDC File: 'ddr2_phy_ddr_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1698391276471 ""}
{ "Info" "0" "" "Adding SDC requirements for ddr2_phy instance ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst" {  } {  } 0 0 "Adding SDC requirements for ddr2_phy instance ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst" 0 0 "Quartus II" 0 0 1698391276520 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1698391276581 ""}
{ "Info" "0" "" "Creating scan clock ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" {  } {  } 0 0 "Creating scan clock ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" 0 0 "Quartus II" 0 0 1698391276628 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1698391276730 ""}
{ "Info" "ISTA_SDC_FOUND" "cmos4.sdc " "Reading SDC File: 'cmos4.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1698391276731 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276732 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "e_rxc " "Overwriting existing clock: e_rxc" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276732 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "source_clk " "Overwriting existing clock: source_clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276733 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276733 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276733 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 53 m6_camera_pclk port " "Ignored filter at cmos4.sdc(53): m6_camera_pclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698391276734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cmos4.sdc 53 Argument <targets> is an empty collection " "Ignored create_clock at cmos4.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{cmos6_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m6_camera_pclk\}\] " "create_clock -name \{cmos6_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m6_camera_pclk\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276734 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698391276734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 54 m7_camera_pclk port " "Ignored filter at cmos4.sdc(54): m7_camera_pclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698391276734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cmos4.sdc 54 Argument <targets> is an empty collection " "Ignored create_clock at cmos4.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{cmos7_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m7_camera_pclk\}\] " "create_clock -name \{cmos7_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m7_camera_pclk\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276734 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698391276734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 55 m8_camera_pclk port " "Ignored filter at cmos4.sdc(55): m8_camera_pclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698391276734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cmos4.sdc 55 Argument <targets> is an empty collection " "Ignored create_clock at cmos4.sdc(55): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{cmos8_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m8_camera_pclk\}\] " "create_clock -name \{cmos8_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m8_camera_pclk\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276734 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698391276734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 56 m6_camera_xclk port " "Ignored filter at cmos4.sdc(56): m6_camera_xclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698391276734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 56 m7_camera_xclk port " "Ignored filter at cmos4.sdc(56): m7_camera_xclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698391276734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 56 m8_camera_xclk port " "Ignored filter at cmos4.sdc(56): m8_camera_xclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698391276734 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276735 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276735 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276735 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276735 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Overwriting existing clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276735 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Overwriting existing clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276736 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276736 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276736 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276736 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276736 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276736 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276736 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276736 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276736 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276736 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276737 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276737 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276737 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276737 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276737 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276737 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276737 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276737 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276737 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276737 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276738 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276738 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276738 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276738 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276738 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276738 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276738 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276738 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276738 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276738 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276738 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276739 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276739 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276739 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276739 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276739 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276739 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276739 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276739 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276739 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276739 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276740 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276740 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698391276740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 868 *ws_dgrp\|dffpipe_1f9:dffpipe8\|dffe9a* keeper " "Ignored filter at cmos4.sdc(868): *ws_dgrp\|dffpipe_1f9:dffpipe8\|dffe9a* could not be matched with a keeper" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 868 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698391276756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cmos4.sdc 868 Argument <to> is an empty collection " "Ignored set_false_path at cmos4.sdc(868): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_1f9:dffpipe8\|dffe9a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_1f9:dffpipe8\|dffe9a*\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 868 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276756 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 868 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698391276756 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 869 *rs_dgwp\|dffpipe_0f9:dffpipe5\|dffe6a* keeper " "Ignored filter at cmos4.sdc(869): *rs_dgwp\|dffpipe_0f9:dffpipe5\|dffe6a* could not be matched with a keeper" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 869 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698391276759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cmos4.sdc 869 Argument <to> is an empty collection " "Ignored set_false_path at cmos4.sdc(869): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_0f9:dffpipe5\|dffe6a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_0f9:dffpipe5\|dffe6a*\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 869 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276759 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 869 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698391276759 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 872 *ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a* keeper " "Ignored filter at cmos4.sdc(872): *ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a* could not be matched with a keeper" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 872 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698391276761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cmos4.sdc 872 Argument <to> is an empty collection " "Ignored set_false_path at cmos4.sdc(872): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a*\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 872 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276761 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 872 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698391276761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 873 *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* keeper " "Ignored filter at cmos4.sdc(873): *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* could not be matched with a keeper" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 873 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698391276764 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cmos4.sdc 873 Argument <to> is an empty collection " "Ignored set_false_path at cmos4.sdc(873): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 873 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276764 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 873 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698391276764 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 874 *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a* keeper " "Ignored filter at cmos4.sdc(874): *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a* could not be matched with a keeper" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 874 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698391276765 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cmos4.sdc 874 Argument <to> is an empty collection " "Ignored set_false_path at cmos4.sdc(874): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a*\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 874 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276765 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 874 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698391276765 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Node: top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1698391276793 "|top_sdv|top_sd_rw:sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276884 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1698391276884 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276979 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1698391276979 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 12, found: 229), -divide_by (expected: 25, found: 477) " "-multiply_by (expected: 12, found: 229), -divide_by (expected: 25, found: 477)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276982 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276982 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698391276982 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold cmos0_pclk (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.100 0.110 " "Hold clock transfer from cmos0_pclk (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold cmos1_pclk (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.100 0.110 " "Hold clock transfer from cmos1_pclk (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold cmos2_pclk (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.100 0.110 " "Hold clock transfer from cmos2_pclk (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos0_pclk (Rise) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos0_pclk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos0_pclk (Fall) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos0_pclk (Fall) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos1_pclk (Rise) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos1_pclk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos1_pclk (Fall) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos1_pclk (Fall) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos2_pclk (Rise) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos2_pclk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos2_pclk (Fall) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos2_pclk (Fall) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391276985 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1698391276985 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1698391276987 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1698391277007 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1698391277465 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1698391277465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.023 " "Worst-case setup slack is -6.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.023            -500.524 e_rxc  " "   -6.023            -500.524 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.605           -1277.660 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.605           -1277.660 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.491            -170.332 cmos0_pclk  " "   -5.491            -170.332 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.257            -150.472 cmos1_pclk  " "   -5.257            -150.472 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.618              -4.618 n/a  " "   -4.618              -4.618 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.461            -151.492 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -4.461            -151.492 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.248            -116.222 cmos2_pclk  " "   -4.248            -116.222 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.663             -96.619 cmos3_pclk  " "   -3.663             -96.619 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.247             -81.909 cmos4_pclk  " "   -3.247             -81.909 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.746             -66.140 cmos5_pclk  " "   -2.746             -66.140 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.289              -2.307 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.289              -2.307 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]  " "    0.001               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]  " "    0.050               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    0.530               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.955               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    0.955               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.970               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.970               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.068               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.068               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.117               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.117               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.428               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.428               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.477               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.477               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.883               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.883               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.597               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.597               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.646               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.646               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.656               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.656               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.555               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.555               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.504               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   13.504               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.765               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   16.765               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.111               0.000 source_clk  " "   17.111               0.000 source_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.885               0.000 altera_reserved_tck  " "   41.885               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698391277467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.150 " "Worst-case hold slack is -7.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.150            -245.775 cmos0_pclk  " "   -7.150            -245.775 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.755            -229.144 cmos5_pclk  " "   -6.755            -229.144 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.608            -210.893 cmos4_pclk  " "   -6.608            -210.893 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.149            -180.638 cmos3_pclk  " "   -6.149            -180.638 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.818            -167.984 cmos2_pclk  " "   -5.818            -167.984 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.746            -134.649 cmos1_pclk  " "   -4.746            -134.649 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.697              -0.697 e_rxc  " "   -0.697              -0.697 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]  " "    0.305               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]  " "    0.343               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.390               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.435               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.453               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.454               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.455               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 altera_reserved_tck  " "    0.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.456               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.456               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.467               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 source_clk  " "    0.485               0.000 source_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.507               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.083               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.083               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.130               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.130               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.141               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    1.141               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.188               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    1.188               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.325               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.325               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.372               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.372               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.439               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    1.439               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.645               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    1.645               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698391277544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.890 " "Worst-case recovery slack is -9.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.890           -1071.822 e_rxc  " "   -9.890           -1071.822 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.489           -4000.189 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -6.489           -4000.189 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.318             -79.190 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.318             -79.190 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 cmos0_pclk  " "    0.320               0.000 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967               0.000 cmos1_pclk  " "    0.967               0.000 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.627               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.627               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.940               0.000 cmos2_pclk  " "    1.940               0.000 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.131               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.131               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.148               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.148               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.318               0.000 cmos3_pclk  " "    2.318               0.000 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708               0.000 cmos4_pclk  " "    2.708               0.000 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.923               0.000 cmos5_pclk  " "    2.923               0.000 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.944               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    2.944               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.507               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.507               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.050               0.000 altera_reserved_tck  " "   48.050               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698391277574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -5.275 " "Worst-case removal slack is -5.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.275             -10.550 cmos0_pclk  " "   -5.275             -10.550 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.880             -14.795 cmos5_pclk  " "   -4.880             -14.795 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.733              -9.466 cmos4_pclk  " "   -4.733              -9.466 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.274              -8.548 cmos3_pclk  " "   -4.274              -8.548 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.943              -7.886 cmos2_pclk  " "   -3.943              -7.886 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.871              -5.742 cmos1_pclk  " "   -2.871              -5.742 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.556               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.145               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.145               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.187               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    1.187               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.570               0.000 altera_reserved_tck  " "    1.570               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.072               0.000 e_rxc  " "    2.072               0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.512               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.512               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.546               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.546               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.555               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.555               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.097               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.097               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698391277604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.799 " "Worst-case minimum pulse width slack is 1.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.799               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.799               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.799               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.799               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.700               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.700               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.702               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.702               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1  " "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4  " "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7  " "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8  " "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17  " "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18  " "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19  " "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2  " "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20  " "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21  " "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22  " "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23  " "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24  " "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3  " "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5  " "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6  " "    2.709               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.731               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    2.731               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.731               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    2.731               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10  " "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11  " "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14  " "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25  " "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26  " "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27  " "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28  " "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29  " "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30  " "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31  " "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32  " "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.484               0.000 e_rxc  " "    3.484               0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.918               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.918               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.715               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.715               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.729               0.000 source_clk  " "    9.729               0.000 source_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.135               0.000 cmos0_pclk  " "   17.135               0.000 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.671               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.671               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.698               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.698               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.089               0.000 cmos2_pclk  " "   20.089               0.000 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.106               0.000 cmos5_pclk  " "   20.106               0.000 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.126               0.000 cmos1_pclk  " "   20.126               0.000 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.247               0.000 cmos3_pclk  " "   20.247               0.000 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.300               0.000 cmos4_pclk  " "   20.300               0.000 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.651               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.651               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.222               0.000 cmos_xclk  " "   37.222               0.000 cmos_xclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.467               0.000 altera_reserved_tck  " "   49.467               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.695               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "24999.695               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698391277612 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 208 synchronizer chains. " "Report Metastability: Found 208 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698391279628 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698391279628 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (100 violated).  Worst case slack is -0.680 " "Report Timing: Found 100 setup paths (100 violated).  Worst case slack is -0.680" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280159 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280159 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.435 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.435" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280290 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280290 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280406 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.530 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.530" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280415 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280415 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280415 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280415 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280415 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280415 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280415 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280472 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.645 " "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.645" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280481 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280481 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280481 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280481 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280481 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280481 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280481 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 1.627 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 1.627" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280546 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280546 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.187 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.187" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280673 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280673 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]. " "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280808 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280808 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.530 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.530" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{\{mem_clk\[0\]\}\}\] " "-from \[get_keepers \{\{mem_clk\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280818 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280818 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280894 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 2.597 " "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 2.597" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280902 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391280902 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391281004 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.141 " "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.141" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391281014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391281014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391281014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391281014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391281014 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391281014 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.068 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.068" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391281130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391281130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391281130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391281130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391281130 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391281130 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.083 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.083" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391281227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391281227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391281227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391281227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391281227 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391281227 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1698391281343 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 85C Model)               \|  2.597  1.141" {  } {  } 0 0 "Address Command (Slow 1200mV 85C Model)               \|  2.597  1.141" 0 0 "Quartus II" 0 0 1698391281343 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.068  1.083" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.068  1.083" 0 0 "Quartus II" 0 0 1698391281343 ""}
{ "Info" "0" "" "Mimic (Slow 1200mV 85C Model)                         \|  0.530       " {  } {  } 0 0 "Mimic (Slow 1200mV 85C Model)                         \|  0.530       " 0 0 "Quartus II" 0 0 1698391281343 ""}
{ "Warning" "0" "" "Phy (Slow 1200mV 85C Model)                        \| -0.680  0.435" {  } {  } 0 0 "Phy (Slow 1200mV 85C Model)                        \| -0.680  0.435" 0 0 "Quartus II" 0 0 1698391281343 ""}
{ "Info" "0" "" "Phy Reset (Slow 1200mV 85C Model)                     \|  1.627  1.187" {  } {  } 0 0 "Phy Reset (Slow 1200mV 85C Model)                     \|  1.627  1.187" 0 0 "Quartus II" 0 0 1698391281343 ""}
{ "Info" "0" "" "Read Capture (Slow 1200mV 85C Model)                  \|  0.050  0.065" {  } {  } 0 0 "Read Capture (Slow 1200mV 85C Model)                  \|  0.050  0.065" 0 0 "Quartus II" 0 0 1698391281343 ""}
{ "Info" "0" "" "Write (Slow 1200mV 85C Model)                         \|  0.043  0.347" {  } {  } 0 0 "Write (Slow 1200mV 85C Model)                         \|  0.043  0.347" 0 0 "Quartus II" 0 0 1698391281343 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Quartus II" 0 0 1698391281343 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1698391281518 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1698391281563 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1698391282767 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Node: top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1698391283321 "|top_sdv|top_sd_rw:sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283340 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1698391283340 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283349 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1698391283349 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 12, found: 229), -divide_by (expected: 25, found: 477) " "-multiply_by (expected: 12, found: 229), -divide_by (expected: 25, found: 477)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283351 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283351 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283351 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold cmos0_pclk (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.100 0.110 " "Hold clock transfer from cmos0_pclk (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold cmos1_pclk (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.100 0.110 " "Hold clock transfer from cmos1_pclk (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold cmos2_pclk (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.100 0.110 " "Hold clock transfer from cmos2_pclk (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos0_pclk (Rise) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos0_pclk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos0_pclk (Fall) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos0_pclk (Fall) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos1_pclk (Rise) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos1_pclk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos1_pclk (Fall) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos1_pclk (Fall) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos2_pclk (Rise) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos2_pclk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos2_pclk (Fall) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos2_pclk (Fall) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391283353 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1698391283353 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1698391283604 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1698391283604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.204 " "Worst-case setup slack is -5.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.204            -169.511 cmos0_pclk  " "   -5.204            -169.511 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.166            -781.870 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.166            -781.870 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.991            -146.598 cmos1_pclk  " "   -4.991            -146.598 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.686            -287.562 e_rxc  " "   -4.686            -287.562 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.208            -143.603 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -4.208            -143.603 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.145              -4.145 n/a  " "   -4.145              -4.145 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.064            -114.503 cmos2_pclk  " "   -4.064            -114.503 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.501             -95.623 cmos3_pclk  " "   -3.501             -95.623 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.138             -82.492 cmos4_pclk  " "   -3.138             -82.492 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.665             -67.816 cmos5_pclk  " "   -2.665             -67.816 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.189              -2.161 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.189              -2.161 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]  " "    0.025               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]  " "    0.073               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    0.503               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.916               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    0.916               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.088               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.088               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.144               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.144               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.145               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.145               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.443               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.443               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.500               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.009               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.009               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.753               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.753               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.810               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.810               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.896               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.896               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.615               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.615               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.085               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   14.085               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.940               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   16.940               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.390               0.000 source_clk  " "   17.390               0.000 source_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.360               0.000 altera_reserved_tck  " "   42.360               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698391283696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.661 " "Worst-case hold slack is -6.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.661            -232.163 cmos0_pclk  " "   -6.661            -232.163 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.294            -218.145 cmos5_pclk  " "   -6.294            -218.145 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.181            -201.031 cmos4_pclk  " "   -6.181            -201.031 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.761            -172.389 cmos3_pclk  " "   -5.761            -172.389 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.447            -157.886 cmos2_pclk  " "   -5.447            -157.886 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.439            -126.388 cmos1_pclk  " "   -4.439            -126.388 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.665              -0.665 e_rxc  " "   -0.665              -0.665 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]  " "    0.328               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]  " "    0.365               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.371               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.384               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.403               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.403               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.403               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.403               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 altera_reserved_tck  " "    0.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.404               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.419               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 source_clk  " "    0.430               0.000 source_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.475               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.068               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    1.068               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.100               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.100               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.121               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    1.121               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.153               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.153               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.348               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.348               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.377               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    1.377               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.401               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.401               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.699               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    1.699               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698391283856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.987 " "Worst-case recovery slack is -8.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.987            -972.476 e_rxc  " "   -8.987            -972.476 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.974           -3614.978 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.974           -3614.978 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.148             -73.891 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.148             -73.891 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 cmos0_pclk  " "    0.313               0.000 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905               0.000 cmos1_pclk  " "    0.905               0.000 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.819               0.000 cmos2_pclk  " "    1.819               0.000 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.885               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.885               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.168               0.000 cmos3_pclk  " "    2.168               0.000 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.354               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.354               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.361               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.361               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.529               0.000 cmos4_pclk  " "    2.529               0.000 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 cmos5_pclk  " "    2.705               0.000 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.256               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.256               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.850               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.850               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.356               0.000 altera_reserved_tck  " "   48.356               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391283966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698391283966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -5.073 " "Worst-case removal slack is -5.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.073             -12.106 cmos0_pclk  " "   -5.073             -12.106 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.706             -19.564 cmos5_pclk  " "   -4.706             -19.564 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.593              -9.186 cmos4_pclk  " "   -4.593              -9.186 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.173              -8.346 cmos3_pclk  " "   -4.173              -8.346 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.859              -7.718 cmos2_pclk  " "   -3.859              -7.718 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.851              -5.702 cmos1_pclk  " "   -2.851              -5.702 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.534               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.049               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.049               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.091               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    1.091               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.409               0.000 altera_reserved_tck  " "    1.409               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.809               0.000 e_rxc  " "    1.809               0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.239               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.239               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.281               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.281               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.478               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.478               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.797               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.797               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698391284079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.799 " "Worst-case minimum pulse width slack is 1.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.799               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.799               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.799               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.799               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.699               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.699               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.699               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.699               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.704               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18  " "    2.704               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.704               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23  " "    2.704               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.704               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3  " "    2.704               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.704               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6  " "    2.704               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.730               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    2.730               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.730               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    2.730               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11  " "    2.750               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14  " "    2.750               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26  " "    2.750               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31  " "    2.750               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.328               0.000 e_rxc  " "    3.328               0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.882               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.882               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.715               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.715               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.661               0.000 source_clk  " "    9.661               0.000 source_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.111               0.000 cmos0_pclk  " "   17.111               0.000 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.653               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.653               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.700               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.700               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.743               0.000 cmos2_pclk  " "   19.743               0.000 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.750               0.000 cmos5_pclk  " "   19.750               0.000 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.817               0.000 cmos1_pclk  " "   19.817               0.000 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.903               0.000 cmos3_pclk  " "   19.903               0.000 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.941               0.000 cmos4_pclk  " "   19.941               0.000 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.635               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.635               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.222               0.000 cmos_xclk  " "   37.222               0.000 cmos_xclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.319               0.000 altera_reserved_tck  " "   49.319               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.697               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "24999.697               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698391284178 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 208 synchronizer chains. " "Report Metastability: Found 208 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698391299299 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698391299299 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (37 violated).  Worst case slack is -0.304 " "Report Timing: Found 100 setup paths (37 violated).  Worst case slack is -0.304" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300224 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300224 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.384 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.384" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300436 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300436 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300626 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.503 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.503" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300637 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300637 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300773 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.699 " "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.699" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300782 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300782 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 1.885 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 1.885" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300928 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391300928 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.091 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.091" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301151 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301151 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]. " "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301371 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301372 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.503 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.503" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{\{mem_clk\[0\]\}\}\] " "-from \[get_keepers \{\{mem_clk\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301381 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301381 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301548 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 2.753 " "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 2.753" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301558 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301558 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301748 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.068 " "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.068" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301757 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301757 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.088 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.088" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301965 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391301965 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.100 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.100" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391302150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391302150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391302150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391302150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391302150 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391302150 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1698391302350 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 0C Model)                \|  2.753  1.068" {  } {  } 0 0 "Address Command (Slow 1200mV 0C Model)                \|  2.753  1.068" 0 0 "Quartus II" 0 0 1698391302350 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.088  1.100" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.088  1.100" 0 0 "Quartus II" 0 0 1698391302350 ""}
{ "Info" "0" "" "Mimic (Slow 1200mV 0C Model)                          \|  0.503       " {  } {  } 0 0 "Mimic (Slow 1200mV 0C Model)                          \|  0.503       " 0 0 "Quartus II" 0 0 1698391302350 ""}
{ "Warning" "0" "" "Phy (Slow 1200mV 0C Model)                         \| -0.304  0.384" {  } {  } 0 0 "Phy (Slow 1200mV 0C Model)                         \| -0.304  0.384" 0 0 "Quartus II" 0 0 1698391302350 ""}
{ "Info" "0" "" "Phy Reset (Slow 1200mV 0C Model)                      \|  1.885  1.091" {  } {  } 0 0 "Phy Reset (Slow 1200mV 0C Model)                      \|  1.885  1.091" 0 0 "Quartus II" 0 0 1698391302350 ""}
{ "Info" "0" "" "Read Capture (Slow 1200mV 0C Model)                   \|  0.003  0.018" {  } {  } 0 0 "Read Capture (Slow 1200mV 0C Model)                   \|  0.003  0.018" 0 0 "Quartus II" 0 0 1698391302350 ""}
{ "Info" "0" "" "Write (Slow 1200mV 0C Model)                          \|  0.063  0.366" {  } {  } 0 0 "Write (Slow 1200mV 0C Model)                          \|  0.063  0.366" 0 0 "Quartus II" 0 0 1698391302350 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Quartus II" 0 0 1698391302350 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1698391302701 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Node: top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1698391303155 "|top_sdv|top_sd_rw:sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303174 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303174 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1698391303174 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303184 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1698391303184 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 12, found: 229), -divide_by (expected: 25, found: 477) " "-multiply_by (expected: 12, found: 229), -divide_by (expected: 25, found: 477)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303186 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303186 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303186 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold cmos0_pclk (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.100 0.110 " "Hold clock transfer from cmos0_pclk (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold cmos1_pclk (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.100 0.110 " "Hold clock transfer from cmos1_pclk (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold cmos2_pclk (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.100 0.110 " "Hold clock transfer from cmos2_pclk (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos0_pclk (Rise) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos0_pclk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos0_pclk (Fall) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos0_pclk (Fall) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos1_pclk (Rise) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos1_pclk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos1_pclk (Fall) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos1_pclk (Fall) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos2_pclk (Rise) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos2_pclk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos2_pclk (Fall) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos2_pclk (Fall) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698391303188 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1698391303188 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1698391303257 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1698391303257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.511 " "Worst-case setup slack is -2.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.511            -190.205 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.511            -190.205 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.405             -78.461 cmos0_pclk  " "   -2.405             -78.461 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.293             -67.066 cmos1_pclk  " "   -2.293             -67.066 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.110              -2.110 n/a  " "   -2.110              -2.110 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.980             -67.023 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.980             -67.023 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.849             -51.513 cmos2_pclk  " "   -1.849             -51.513 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.591             -42.741 cmos3_pclk  " "   -1.591             -42.741 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.471             -38.661 cmos4_pclk  " "   -1.471             -38.661 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.279             -32.369 cmos5_pclk  " "   -1.279             -32.369 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]  " "    0.189               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]  " "    0.238               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 e_rxc  " "    0.565               0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.572               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.254               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.254               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.278               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.278               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.510               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    1.510               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.553               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.553               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.577               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.577               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.976               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    1.976               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.477               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.477               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.875               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.875               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.169               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    3.169               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.193               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    3.193               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.485               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.485               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.999               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.999               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.352               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   17.352               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.568               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   18.568               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.743               0.000 source_clk  " "   18.743               0.000 source_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.604               0.000 altera_reserved_tck  " "   46.604               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698391303428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.222 " "Worst-case hold slack is -3.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.222            -110.902 cmos0_pclk  " "   -3.222            -110.902 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.058            -102.955 cmos5_pclk  " "   -3.058            -102.955 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.002             -96.434 cmos4_pclk  " "   -3.002             -96.434 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.866             -86.331 cmos3_pclk  " "   -2.866             -86.331 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693             -78.023 cmos2_pclk  " "   -2.693             -78.023 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.243             -63.831 cmos1_pclk  " "   -2.243             -63.831 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430              -0.430 e_rxc  " "   -0.430              -0.430 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.020               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.118               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.129               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.173               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.186               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.187               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.187               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.195               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.197               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 source_clk  " "    0.201               0.000 source_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]  " "    0.497               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]  " "    0.537               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    0.733               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.783               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    0.783               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.959               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    0.959               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.982               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    0.982               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.209               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.209               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.232               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.232               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.509               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.509               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.532               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.532               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698391303666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.366 " "Worst-case recovery slack is -4.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.366            -476.147 e_rxc  " "   -4.366            -476.147 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.913           -1623.401 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.913           -1623.401 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.059             -36.928 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.059             -36.928 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -0.166 cmos0_pclk  " "   -0.083              -0.166 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 cmos1_pclk  " "    0.196               0.000 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.605               0.000 cmos2_pclk  " "    0.605               0.000 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 cmos3_pclk  " "    0.807               0.000 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.906               0.000 cmos4_pclk  " "    0.906               0.000 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.995               0.000 cmos5_pclk  " "    0.995               0.000 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.673               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.673               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.175               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.175               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.243               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.243               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.547               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.547               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.029               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   38.029               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.274               0.000 altera_reserved_tck  " "   49.274               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391303861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698391303861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.196 " "Worst-case removal slack is -2.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.196              -4.392 cmos0_pclk  " "   -2.196              -4.392 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.032              -4.064 cmos5_pclk  " "   -2.032              -4.064 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.976              -3.952 cmos4_pclk  " "   -1.976              -3.952 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.840              -3.680 cmos3_pclk  " "   -1.840              -3.680 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.667              -3.334 cmos2_pclk  " "   -1.667              -3.334 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.217              -2.434 cmos1_pclk  " "   -1.217              -2.434 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.089               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.487               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.503               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652               0.000 altera_reserved_tck  " "    0.652               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.979               0.000 e_rxc  " "    0.979               0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.059               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.059               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.104               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.104               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.383               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.383               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.483               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.483               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698391304055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.667 " "Worst-case minimum pulse width slack is 2.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.748               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.748               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27  " "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28  " "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29  " "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.778               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    2.778               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.778               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    2.778               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.783               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.783               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.785               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.785               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.787               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19  " "    2.787               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.787               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20  " "    2.787               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.787               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21  " "    2.787               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.275               0.000 e_rxc  " "    3.275               0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.927               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.927               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.770               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.770               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.446               0.000 source_clk  " "    9.446               0.000 source_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.707               0.000 cmos0_pclk  " "   18.707               0.000 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.748               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.748               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.784               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.784               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.874               0.000 cmos3_pclk  " "   19.874               0.000 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.948               0.000 cmos4_pclk  " "   19.948               0.000 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.959               0.000 cmos2_pclk  " "   19.959               0.000 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.998               0.000 cmos1_pclk  " "   19.998               0.000 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.005               0.000 cmos5_pclk  " "   20.005               0.000 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.686               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.686               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.666               0.000 cmos_xclk  " "   37.666               0.000 cmos_xclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.473               0.000 altera_reserved_tck  " "   49.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.783               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "24999.783               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698391304230 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 208 synchronizer chains. " "Report Metastability: Found 208 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698391332426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 208 " "Number of Synchronizer Chains Found: 208" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698391332426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698391332426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698391332426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.560 ns " "Worst Case Available Settling Time: 8.560 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698391332426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698391332426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698391332426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698391332426 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698391332426 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 2.477 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 2.477" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391333868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391333868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391333868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391333868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391333868 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391333868 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.165 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.165" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334176 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334176 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334467 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.510 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.510" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334478 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334478 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334711 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 0.783 " "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 0.783" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334722 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334722 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 3.673 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 3.673" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334971 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391334971 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.503 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.503" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335282 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335282 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]. " "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335597 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335597 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.510 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.510" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{\{mem_clk\[0\]\}\}\] " "-from \[get_keepers \{\{mem_clk\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335607 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335607 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335864 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 3.169 " "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 3.169" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335876 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391335876 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391336155 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 0.959 " "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 0.959" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391336164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391336164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391336164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391336164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391336164 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391336164 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.254 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.254" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391336466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391336466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391336466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391336466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391336466 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391336466 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.209 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.209" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391336742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391336742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391336742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391336742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391336742 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698391336742 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1698391337038 ""}
{ "Info" "0" "" "Address Command (Fast 1200mV 0C Model)                \|  3.169  0.959" {  } {  } 0 0 "Address Command (Fast 1200mV 0C Model)                \|  3.169  0.959" 0 0 "Quartus II" 0 0 1698391337038 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1200mV 0C Model)                      \|  1.254  1.209" {  } {  } 0 0 "DQS vs CK (Fast 1200mV 0C Model)                      \|  1.254  1.209" 0 0 "Quartus II" 0 0 1698391337038 ""}
{ "Info" "0" "" "Mimic (Fast 1200mV 0C Model)                          \|  1.510       " {  } {  } 0 0 "Mimic (Fast 1200mV 0C Model)                          \|  1.510       " 0 0 "Quartus II" 0 0 1698391337038 ""}
{ "Info" "0" "" "Phy (Fast 1200mV 0C Model)                            \|  1.510  0.165" {  } {  } 0 0 "Phy (Fast 1200mV 0C Model)                            \|  1.510  0.165" 0 0 "Quartus II" 0 0 1698391337038 ""}
{ "Info" "0" "" "Phy Reset (Fast 1200mV 0C Model)                      \|  3.673  0.503" {  } {  } 0 0 "Phy Reset (Fast 1200mV 0C Model)                      \|  3.673  0.503" 0 0 "Quartus II" 0 0 1698391337038 ""}
{ "Info" "0" "" "Read Capture (Fast 1200mV 0C Model)                   \|  0.300  0.305" {  } {  } 0 0 "Read Capture (Fast 1200mV 0C Model)                   \|  0.300  0.305" 0 0 "Quartus II" 0 0 1698391337038 ""}
{ "Info" "0" "" "Write (Fast 1200mV 0C Model)                          \|  0.207  0.515" {  } {  } 0 0 "Write (Fast 1200mV 0C Model)                          \|  0.207  0.515" 0 0 "Quartus II" 0 0 1698391337038 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698391339095 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698391339100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 99 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5101 " "Peak virtual memory: 5101 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698391341543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 15:22:21 2023 " "Processing ended: Fri Oct 27 15:22:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698391341543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698391341543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698391341543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698391341543 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698391345277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698391345278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 15:22:25 2023 " "Processing started: Fri Oct 27 15:22:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698391345278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698391345278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cmos4 -c cmos4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cmos4 -c cmos4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698391345278 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1698391346840 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos4_8_1200mv_85c_slow.vo F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/ simulation " "Generated file cmos4_8_1200mv_85c_slow.vo in folder \"F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698391347706 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1698391347857 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos4_8_1200mv_0c_slow.vo F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/ simulation " "Generated file cmos4_8_1200mv_0c_slow.vo in folder \"F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698391348736 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1698391348891 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos4_min_1200mv_0c_fast.vo F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/ simulation " "Generated file cmos4_min_1200mv_0c_fast.vo in folder \"F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698391349772 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1698391349924 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos4.vo F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/ simulation " "Generated file cmos4.vo in folder \"F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698391350800 ""}
{ "Warning" "WSDO_APPROXIMATED_DDR_TIMING_NUMBERS" "third party timing simulation " "Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." {  } {  } 0 200000 "Double data rate (DDR) timing delays reported by %1!s! are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." 0 0 "Quartus II" 0 -1 1698391351732 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos4_8_1200mv_85c_v_slow.sdo F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/ simulation " "Generated file cmos4_8_1200mv_85c_v_slow.sdo in folder \"F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698391351732 ""}
{ "Warning" "WSDO_APPROXIMATED_DDR_TIMING_NUMBERS" "third party timing simulation " "Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." {  } {  } 0 200000 "Double data rate (DDR) timing delays reported by %1!s! are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." 0 0 "Quartus II" 0 -1 1698391352669 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos4_8_1200mv_0c_v_slow.sdo F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/ simulation " "Generated file cmos4_8_1200mv_0c_v_slow.sdo in folder \"F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698391352669 ""}
{ "Warning" "WSDO_APPROXIMATED_DDR_TIMING_NUMBERS" "third party timing simulation " "Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." {  } {  } 0 200000 "Double data rate (DDR) timing delays reported by %1!s! are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." 0 0 "Quartus II" 0 -1 1698391353604 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos4_min_1200mv_0c_v_fast.sdo F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/ simulation " "Generated file cmos4_min_1200mv_0c_v_fast.sdo in folder \"F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698391353604 ""}
{ "Warning" "WSDO_APPROXIMATED_DDR_TIMING_NUMBERS" "third party timing simulation " "Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." {  } {  } 0 200000 "Double data rate (DDR) timing delays reported by %1!s! are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." 0 0 "Quartus II" 0 -1 1698391354546 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos4_v.sdo F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/ simulation " "Generated file cmos4_v.sdo in folder \"F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698391354546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698391354816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 15:22:34 2023 " "Processing ended: Fri Oct 27 15:22:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698391354816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698391354816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698391354816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698391354816 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 701 s " "Quartus II Full Compilation was successful. 0 errors, 701 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698391355917 ""}
