name: USBFSH
description: LPC54S60x/LPC5460x USB0 Full-speed Host controller
groupName: USBFSH
source: LPC54S018/LPC54S018.xml v1.0 (MCUX_2.16.100)
registers:
  - name: HCREVISION
    description: BCD representation of the version of the HCI specification that is implemented by the Host Controller (HC)
    addressOffset: 0
    size: 32
    access: read-only
    resetValue: 16
    resetMask: 255
    fields:
      - name: REV
        description: Revision.
        bitOffset: 0
        bitWidth: 8
        access: read-only
  - name: HCCONTROL
    description: Defines the operating modes of the HC
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 2047
    fields:
      - name: CBSR
        description: ControlBulkServiceRatio.
        bitOffset: 0
        bitWidth: 2
        access: read-write
      - name: PLE
        description: PeriodicListEnable.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: IE
        description: IsochronousEnable.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: CLE
        description: ControlListEnable.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: BLE
        description: BulkListEnable This bit is set to enable the processing of the Bulk list in the next Frame.
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: HCFS
        description: 'HostControllerFunctionalState for USB 00b: USBRESET 01b: USBRESUME 10b: USBOPERATIONAL 11b: USBSUSPEND A transition to USBOPERATIONAL from another state causes SOFgeneration to begin 1 ms later.'
        bitOffset: 6
        bitWidth: 2
        access: read-write
      - name: IR
        description: InterruptRouting This bit determines the routing of interrupts generated by events registered in HcInterruptStatus.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: RWC
        description: RemoteWakeupConnected This bit indicates whether HC supports remote wake-up signaling.
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: RWE
        description: RemoteWakeupEnable This bit is used by HCD to enable or disable the remote wake-up feature upon the detection of upstream resume signaling.
        bitOffset: 10
        bitWidth: 1
        access: read-write
  - name: HCCOMMANDSTATUS
    description: This register is used to receive the commands from the Host Controller Driver (HCD)
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 207
    fields:
      - name: HCR
        description: HostControllerReset This bit is set by HCD to initiate a software reset of HC.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: CLF
        description: ControlListFilled This bit is used to indicate whether there are any TDs on the Control list.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: BLF
        description: BulkListFilled This bit is used to indicate whether there are any TDs on the Bulk list.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: OCR
        description: OwnershipChangeRequest This bit is set by an OS HCD to request a change of control of the HC.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: SOC
        description: SchedulingOverrunCount These bits are incremented on each scheduling overrun error.
        bitOffset: 6
        bitWidth: 2
        access: read-write
  - name: HCINTERRUPTSTATUS
    description: Indicates the status on various events that cause hardware interrupts by setting the appropriate bits
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294966399
    fields:
      - name: SO
        description: SchedulingOverrun This bit is set when the USB schedule for the current Frame overruns and after the update of HccaFrameNumber.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: WDH
        description: WritebackDoneHead This bit is set immediately after HC has written HcDoneHead to HccaDoneHead.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: SF
        description: StartofFrame This bit is set by HC at each start of a frame and after the update of HccaFrameNumber.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: RD
        description: ResumeDetected This bit is set when HC detects that a device on the USB is asserting resume signaling.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: UE
        description: UnrecoverableError This bit is set when HC detects a system error not related to USB.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: FNO
        description: FrameNumberOverflow This bit is set when the MSb of HcFmNumber (bit 15) changes value, from 0 to 1 or from 1 to 0, and after HccaFrameNumber has been updated.
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: RHSC
        description: RootHubStatusChange This bit is set when the content of HcRhStatus or the content of any of HcRhPortStatus[NumberofDownstreamPort] has changed.
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: OC
        description: OwnershipChange This bit is set by HC when HCD sets the OwnershipChangeRequest field in HcCommandStatus.
        bitOffset: 10
        bitWidth: 22
        access: read-write
  - name: HCINTERRUPTENABLE
    description: Controls the bits in the HcInterruptStatus register and indicates which events will generate a hardware interrupt
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3221225599
    fields:
      - name: SO
        description: Scheduling Overrun interrupt.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: WDH
        description: HcDoneHead Writeback interrupt.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: SF
        description: Start of Frame interrupt.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: RD
        description: Resume Detect interrupt.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: UE
        description: Unrecoverable Error interrupt.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: FNO
        description: Frame Number Overflow interrupt.
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: RHSC
        description: Root Hub Status Change interrupt.
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: OC
        description: Ownership Change interrupt.
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: MIE
        description: Master Interrupt Enable.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: HCINTERRUPTDISABLE
    description: The bits in this register are used to disable corresponding bits in the HCInterruptStatus register and in turn disable that event leading to hardware interrupt
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3221225599
    fields:
      - name: SO
        description: Scheduling Overrun interrupt.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: WDH
        description: HcDoneHead Writeback interrupt.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: SF
        description: Start of Frame interrupt.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: RD
        description: Resume Detect interrupt.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: UE
        description: Unrecoverable Error interrupt.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: FNO
        description: Frame Number Overflow interrupt.
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: RHSC
        description: Root Hub Status Change interrupt.
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: OC
        description: Ownership Change interrupt.
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: MIE
        description: A 0 written to this field is ignored by HC.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: HCHCCA
    description: Contains the physical address of the host controller communication area
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967040
    fields:
      - name: HCCA
        description: Base address of the Host Controller Communication Area.
        bitOffset: 8
        bitWidth: 24
        access: read-write
  - name: HCPERIODCURRENTED
    description: Contains the physical address of the current isochronous or interrupt endpoint descriptor
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967280
    fields:
      - name: PCED
        description: The content of this register is updated by HC after a periodic ED is processed.
        bitOffset: 4
        bitWidth: 28
        access: read-only
  - name: HCCONTROLHEADED
    description: Contains the physical address of the first endpoint descriptor of the control list
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967280
    fields:
      - name: CHED
        description: HC traverses the Control list starting with the HcControlHeadED pointer.
        bitOffset: 4
        bitWidth: 28
        access: read-write
  - name: HCCONTROLCURRENTED
    description: Contains the physical address of the current endpoint descriptor of the control list
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967280
    fields:
      - name: CCED
        description: ControlCurrentED.
        bitOffset: 4
        bitWidth: 28
        access: read-write
  - name: HCBULKHEADED
    description: Contains the physical address of the first endpoint descriptor of the bulk list
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967280
    fields:
      - name: BHED
        description: BulkHeadED HC traverses the bulk list starting with the HcBulkHeadED pointer.
        bitOffset: 4
        bitWidth: 28
        access: read-write
  - name: HCBULKCURRENTED
    description: Contains the physical address of the current endpoint descriptor of the bulk list
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967280
    fields:
      - name: BCED
        description: BulkCurrentED This is advanced to the next ED after the HC has served the current one.
        bitOffset: 4
        bitWidth: 28
        access: read-write
  - name: HCDONEHEAD
    description: Contains the physical address of the last transfer descriptor added to the 'Done' queue
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967280
    fields:
      - name: DH
        description: DoneHead When a TD is completed, HC writes the content of HcDoneHead to the NextTD field of the TD.
        bitOffset: 4
        bitWidth: 28
        access: read-only
  - name: HCFMINTERVAL
    description: Defines the bit time interval in a frame and the full speed maximum packet size which would not cause an overrun
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 11999
    resetMask: 4294918143
    fields:
      - name: FI
        description: FrameInterval This specifies the interval between two consecutive SOFs in bit times.
        bitOffset: 0
        bitWidth: 14
        access: read-write
      - name: FSMPS
        description: FSLargestDataPacket This field specifies a value which is loaded into the Largest Data Packet Counter at the beginning of each frame.
        bitOffset: 16
        bitWidth: 15
        access: read-write
      - name: FIT
        description: FrameIntervalToggle HCD toggles this bit whenever it loads a new value to FrameInterval.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: HCFMREMAINING
    description: A 14-bit counter showing the bit time remaining in the current frame
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 2147500031
    fields:
      - name: FR
        description: FrameRemaining This counter is decremented at each bit time.
        bitOffset: 0
        bitWidth: 14
        access: read-only
      - name: FRT
        description: FrameRemainingToggle This bit is loaded from the FrameIntervalToggle field of HcFmInterval whenever FrameRemaining reaches 0.
        bitOffset: 31
        bitWidth: 1
        access: read-only
  - name: HCFMNUMBER
    description: Contains a 16-bit counter and provides the timing reference among events happening in the HC and the HCD
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 65535
    fields:
      - name: FN
        description: FrameNumber This is incremented when HcFmRemaining is re-loaded.
        bitOffset: 0
        bitWidth: 16
        access: read-only
  - name: HCPERIODICSTART
    description: Contains a programmable 14-bit value which determines the earliest time HC should start processing a periodic list
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 16383
    fields:
      - name: PS
        description: PeriodicStart After a hardware reset, this field is cleared and then set by HCD during the HC initialization.
        bitOffset: 0
        bitWidth: 14
        access: read-write
  - name: HCLSTHRESHOLD
    description: Contains 11-bit value which is used by the HC to determine whether to commit to transfer a maximum of 8-byte LS packet before EOF
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 1576
    resetMask: 4095
    fields:
      - name: LST
        description: LSThreshold This field contains a value which is compared to the FrameRemaining field prior to initiating a Low Speed transaction.
        bitOffset: 0
        bitWidth: 12
        access: read-write
  - name: HCRHDESCRIPTORA
    description: First of the two registers which describes the characteristics of the root hub
    addressOffset: 72
    size: 32
    access: read-write
    resetValue: 4278192386
    resetMask: 4278198271
    fields:
      - name: NDP
        description: NumberDownstreamPorts These bits specify the number of downstream ports supported by the root hub.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: PSM
        description: PowerSwitchingMode This bit is used to specify how the power switching of the root hub ports is controlled.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: NPS
        description: NoPowerSwitching These bits are used to specify whether power switching is supported or port are always powered.
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: DT
        description: DeviceType This bit specifies that the root hub is not a compound device.
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: OCPM
        description: OverCurrentProtectionMode This bit describes how the overcurrent status for the root hub ports are reported.
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: NOCP
        description: NoOverCurrentProtection This bit describes how the overcurrent status for the root hub ports are reported.
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: POTPGT
        description: PowerOnToPowerGoodTime This byte specifies the duration the HCD has to wait before accessing a powered-on port of the root hub.
        bitOffset: 24
        bitWidth: 8
        access: read-write
  - name: HCRHDESCRIPTORB
    description: Second of the two registers which describes the characteristics of the Root Hub
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 1073741823
    fields:
      - name: DR
        description: DeviceRemovable Each bit is dedicated to a port of the Root Hub.
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: PPCM
        description: PortPowerControlMask Each bit indicates if a port is affected by a global power control command when PowerSwitchingMode is set.
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: HCRHSTATUS
    description: This register is divided into two parts
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 2147713027
    fields:
      - name: LPS
        description: (read) LocalPowerStatus The Root Hub does not support the local power status feature; thus, this bit is always read as 0.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: OCI
        description: OverCurrentIndicator This bit reports overcurrent conditions when the global reporting is implemented.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: DRWE
        description: (read) DeviceRemoteWakeupEnable This bit enables a ConnectStatusChange bit as a resume event, causing a USBSUSPEND to USBRESUME state transition and setting the ResumeDetected interrupt.
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: LPSC
        description: (read) LocalPowerStatusChange The root hub does not support the local power status feature.
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: OCIC
        description: OverCurrentIndicatorChange This bit is set by hardware when a change has occurred to the OCI field of this register.
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: CRWE
        description: (write) ClearRemoteWakeupEnable Writing a 1 clears DeviceRemoveWakeupEnable.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: HCRHPORTSTATUS
    description: Controls and reports the port events on a per-port basis
    addressOffset: 84
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 2032415
    fields:
      - name: CCS
        description: (read) CurrentConnectStatus This bit reflects the current state of the downstream port.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PES
        description: (read) PortEnableStatus This bit indicates whether the port is enabled or disabled.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PSS
        description: (read) PortSuspendStatus This bit indicates the port is suspended or in the resume sequence.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: POCI
        description: (read) PortOverCurrentIndicator This bit is only valid when the Root Hub is configured in such a way that overcurrent conditions are reported on a per-port basis.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PRS
        description: (read) PortResetStatus When this bit is set by a write to SetPortReset, port reset signaling is asserted.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PPS
        description: (read) PortPowerStatus This bit reflects the porta's power status, regardless of the type of power switching implemented.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: LSDA
        description: (read) LowSpeedDeviceAttached This bit indicates the speed of the device attached to this port.
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: CSC
        description: ConnectStatusChange This bit is set whenever a connect or disconnect event occurs.
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: PESC
        description: PortEnableStatusChange This bit is set when hardware events cause the PortEnableStatus bit to be cleared.
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: PSSC
        description: PortSuspendStatusChange This bit is set when the full resume sequence is completed.
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: OCIC
        description: PortOverCurrentIndicatorChange This bit is valid only if overcurrent conditions are reported on a per-port basis.
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: PRSC
        description: PortResetStatusChange This bit is set at the end of the 10 ms port reset signal.
        bitOffset: 20
        bitWidth: 1
        access: read-write
  - name: PORTMODE
    description: Controls the port if it is attached to the host block or the device block
    addressOffset: 92
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 65793
    fields:
      - name: ID
        description: Port ID pin value.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: ID_EN
        description: Port ID pin pull-up enable.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: DEV_ENABLE
        description: '1: device 0: host.'
        bitOffset: 16
        bitWidth: 1
        access: read-write
addressBlocks:
  - offset: 0
    size: 96
    usage: registers
interrupts:
  - name: NEEDCLK
  - name: INTR
