/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Sep 14 16:45:41 2016
 *                 Full Compile MD5 Checksum  2d2ed423991a1e4e4d03ca98bc390b2c
 *                     (minus title and desc)
 *                 MD5 Checksum               8cad5c3953d7e5df4439153720b00628
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1119
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_M2MC1_H__
#define BCHP_M2MC1_H__

/***************************************************************************
 *M2MC1 - M2MC1 Registers
 ***************************************************************************/
#define BCHP_M2MC1_REVISION                      0x002d8000 /* [RO][32] M2MC Revision register */
#define BCHP_M2MC1_BLIT_GO                       0x002d8004 /* [WO][32] Blit GO bit */
#define BCHP_M2MC1_SCRATCH_NOT_LIST              0x002d8008 /* [RW][32] M2MC Scratch register (not included in DMA list structure) */
#define BCHP_M2MC1_LIST_CTRL                     0x002d800c /* [RW][32] RDMA Linked List Control Register */
#define BCHP_M2MC1_LIST_STATUS                   0x002d8010 /* [RO][32] RDMA Linked List Status Register */
#define BCHP_M2MC1_LIST_FIRST_PKT_ADDR           0x002d8018 /* [RW][64] RDMA Linked List First Packet Address Register */
#define BCHP_M2MC1_LIST_CURR_PKT_ADDR            0x002d8020 /* [RO][64] RDMA Linked List Current Packet Address Register */
#define BCHP_M2MC1_BLIT_STATUS                   0x002d8028 /* [RO][32] Blit status */
#define BCHP_M2MC1_BLIT_SRC_ADDRESS              0x002d8030 /* [RO][64] Blit status source feeder current address */
#define BCHP_M2MC1_BLIT_SRC_S1_ADDRESS           0x002d8038 /* [RO][64] Blit status source feeder current address */
#define BCHP_M2MC1_BLIT_DEST_ADDRESS             0x002d8040 /* [RO][64] Blit status destination feeder current address */
#define BCHP_M2MC1_BLIT_OUTPUT_ADDRESS           0x002d8048 /* [RO][64] Blit status output feeder current address */
#define BCHP_M2MC1_BLIT_MEM_HI                   0x002d8050 /* [RW][64] Blit memory protection address high */
#define BCHP_M2MC1_BLIT_MEM_LO                   0x002d8058 /* [RW][64] Blit memory protection address low */
#define BCHP_M2MC1_BLIT_EXT_MEM_HI               0x002d8060 /* [RW][64] Blit memory protection address high for Extension area */
#define BCHP_M2MC1_BLIT_EXT_MEM_LO               0x002d8068 /* [RW][64] Blit memory protection address low for Extension area */
#define BCHP_M2MC1_BLIT_SRC_S2_ADDRESS           0x002d8078 /* [RO][64] Blit status source feeder S2 current address */
#define BCHP_M2MC1_DITHER_CONTROL_0              0x002d8080 /* [RW][32] Source Feeder 10 to 8 bit conversion Dither Control for ch0, ch1 and ch2 */
#define BCHP_M2MC1_DITHER_CONTROL_1              0x002d8084 /* [RW][32] Source Feeder 10 to 8 bit conversion Dither Control for ch3 */
#define BCHP_M2MC1_DITHER_LFSR                   0x002d8088 /* [RW][32] Source Feeder 10 to 8 bit conversion Dither LFSR Control */
#define BCHP_M2MC1_DITHER_LFSR_INIT              0x002d808c /* [RW][32] Source Feeder 10 to 8 bit conversion Dither LFSR Init value and control */
#define BCHP_M2MC1_BSTC_COMPRESS_REVISION        0x002d8090 /* [RO][32] BSTC Compression Revision ID register */
#define BCHP_M2MC1_BSTC_COMPRESS_CONTROL         0x002d8094 /* [RW][32] BSTC Compression Control */
#define BCHP_M2MC1_BSTC_COMPRESS_CHECKSUM_CONTROL 0x002d8098 /* [RW][32] BSTC Compression Checksum Control */
#define BCHP_M2MC1_BSTC_COMPRESS_CHECKSUM_STATUS 0x002d809c /* [RO][32] BSTC Compression Checksum Status */
#define BCHP_M2MC1_BSTC_COMPRESS_CHECKSUM_CLEAR  0x002d80a0 /* [RW][32] BSTC Compression Checksum Clear */
#define BCHP_M2MC1_BSTC_COMPRESS_DEBUG_CONTROL   0x002d80a4 /* [RW][32] BSTC Compression Debug Control */
#define BCHP_M2MC1_BSTC_COMPRESS_DEBUG_STATUS    0x002d80a8 /* [RO][32] BSTC Compression Debug Status */
#define BCHP_M2MC1_BSTC_COMPRESS_DEBUG_CLEAR     0x002d80ac /* [RW][32] BSTC Compression Debug Clear */
#define BCHP_M2MC1_BSTC_DECOMPRESS_REVISION      0x002d80b0 /* [RO][32] BSTC Decompression Revision ID register */
#define BCHP_M2MC1_BSTC_DECOMPRESS_STATUS_MUX    0x002d80b4 /* [RW][32] BSTC Decompression Status Mux */
#define BCHP_M2MC1_BSTC_DECOMPRESS_CHECKSUM_CONTROL 0x002d80b8 /* [RW][32] BSTC Decompression Checksum Control */
#define BCHP_M2MC1_BSTC_DECOMPRESS_CHECKSUM_STATUS 0x002d80bc /* [RO][32] BSTC Decompression Checksum Status */
#define BCHP_M2MC1_BSTC_DECOMPRESS_CHECKSUM_CLEAR 0x002d80c0 /* [RW][32] BSTC Decompression Checksum Status */
#define BCHP_M2MC1_BSTC_DECOMPRESS_DEBUG_CONTROL 0x002d80c4 /* [RW][32] BSTC Decompression Debug Control */
#define BCHP_M2MC1_BSTC_DECOMPRESS_DEBUG_STATUS  0x002d80c8 /* [RO][32] BSTC Decompression Debug Status */
#define BCHP_M2MC1_BSTC_DECOMPRESS_DEBUG_CLEAR   0x002d80cc /* [RW][32] BSTC Decompression Debug Clear */
#define BCHP_M2MC1_DRAM_MAP                      0x002d80d0 /* [RW][32] DRAM MAP Version */
#define BCHP_M2MC1_DEBUG_STATUS                  0x002d80d4 /* [RO][32] M2MC Debug Status register */
#define BCHP_M2MC1_SCRATCH_LIST                  0x002d8100 /* [RW][32] M2MC Scratch register (Included in DMA list structure) */
#define BCHP_M2MC1_SRC_FEEDER_ENABLE             0x002d8104 /* [RW][32] Source plane enable */
#define BCHP_M2MC1_SRC_SURFACE_ADDR_0            0x002d8108 /* [RW][64] Source surface 0 address */
#define BCHP_M2MC1_SRC_SURFACE_ADDR_0_BOT_FLD    0x002d8110 /* [RW][64] Source surface 0, field 1  address */
#define BCHP_M2MC1_SRC_SURFACE_STRIDE_0          0x002d8118 /* [RW][32] Source surface 0 STRIDE */
#define BCHP_M2MC1_SRC_SURFACE_ADDR_1            0x002d8120 /* [RW][64] Source surface 1 address */
#define BCHP_M2MC1_SRC_SURFACE_ADDR_1_BOT_FLD    0x002d8128 /* [RW][64] Source surface 1, field 1 address */
#define BCHP_M2MC1_SRC_SURFACE_STRIDE_1          0x002d8130 /* [RW][32] Source surface 1 STRIDE */
#define BCHP_M2MC1_SRC_SURFACE_0_FORMAT_DEF_1    0x002d8134 /* [RW][32] Source pixel format 1 for surface 0 */
#define BCHP_M2MC1_SRC_SURFACE_0_FORMAT_DEF_2    0x002d8138 /* [RW][32] Source pixel format 2 for surface 0 */
#define BCHP_M2MC1_SRC_SURFACE_0_FORMAT_DEF_3    0x002d813c /* [RW][32] Source pixel format 3 for surface 0 */
#define BCHP_M2MC1_SRC_SURFACE_1_FORMAT_DEF_1    0x002d8140 /* [RW][32] Source pixel format 1 for surface 1 */
#define BCHP_M2MC1_SRC_SURFACE_1_FORMAT_DEF_2    0x002d8144 /* [RW][32] Source pixel format 2 for surface 1 */
#define BCHP_M2MC1_SRC_SURFACE_1_FORMAT_DEF_3    0x002d8148 /* [RW][32] Source pixel format 3 for surface 1 */
#define BCHP_M2MC1_SRC_W_ALPHA                   0x002d814c /* [RW][32] Source Alpha W format */
#define BCHP_M2MC1_SRC_CONSTANT_COLOR            0x002d8150 /* [RW][32] Source constant color */
#define BCHP_M2MC1_SRC_SURFACE_ADDR_2            0x002d8158 /* [RW][64] Source surface 2 address */
#define BCHP_M2MC1_DEST_FEEDER_ENABLE            0x002d8160 /* [RW][32] Destination plane enable */
#define BCHP_M2MC1_DEST_SURFACE_ADDR_0           0x002d8168 /* [RW][64] Destination surface 0 address */
#define BCHP_M2MC1_DEST_SURFACE_STRIDE_0         0x002d8170 /* [RW][32] Destination surface 0 STRIDE */
#define BCHP_M2MC1_DEST_SURFACE_ADDR_1           0x002d8178 /* [RW][64] Destination surface 1 address */
#define BCHP_M2MC1_DEST_SURFACE_STRIDE_1         0x002d8180 /* [RW][32] Destination surface 1 STRIDE */
#define BCHP_M2MC1_DEST_SURFACE_FORMAT_DEF_1     0x002d8184 /* [RW][32] Destination pixel format 1 */
#define BCHP_M2MC1_DEST_SURFACE_FORMAT_DEF_2     0x002d8188 /* [RW][32] Destination pixel format 2 */
#define BCHP_M2MC1_DEST_SURFACE_FORMAT_DEF_3     0x002d818c /* [RW][32] Destination pixel format 3 */
#define BCHP_M2MC1_DEST_W_ALPHA                  0x002d8190 /* [RW][32] Destination Alpha W format */
#define BCHP_M2MC1_DEST_CONSTANT_COLOR           0x002d8194 /* [RW][32] Destination constant color */
#define BCHP_M2MC1_OUTPUT_FEEDER_ENABLE          0x002d8198 /* [RW][32] Output plane enable */
#define BCHP_M2MC1_OUTPUT_SURFACE_ADDR_0         0x002d81a0 /* [RW][64] Output surface 0 address */
#define BCHP_M2MC1_OUTPUT_SURFACE_STRIDE_0       0x002d81a8 /* [RW][32] Output surface 0 STRIDE */
#define BCHP_M2MC1_OUTPUT_SURFACE_ADDR_1         0x002d81b0 /* [RW][64] Output surface 1 address */
#define BCHP_M2MC1_OUTPUT_SURFACE_STRIDE_1       0x002d81b8 /* [RW][32] Output surface 1 STRIDE */
#define BCHP_M2MC1_OUTPUT_SURFACE_FORMAT_DEF_1   0x002d81bc /* [RW][32] Output pixel format 1 */
#define BCHP_M2MC1_OUTPUT_SURFACE_FORMAT_DEF_2   0x002d81c0 /* [RW][32] Output pixel format 2 */
#define BCHP_M2MC1_OUTPUT_SURFACE_FORMAT_DEF_3   0x002d81c4 /* [RW][32] Output pixel format 3 */
#define BCHP_M2MC1_BLIT_HEADER                   0x002d81c8 /* [RW][32] Blit header and control */
#define BCHP_M2MC1_BLIT_SRC_TOP_LEFT_0           0x002d81cc /* [RW][32] Top left pixel coordinate in the Source surface 0. */
#define BCHP_M2MC1_BLIT_SRC_SIZE_0               0x002d81d0 /* [RW][32] Pixel width and height of operation in Source surface 0. */
#define BCHP_M2MC1_BLIT_SRC_UIF_FULL_HEIGHT      0x002d81d4 /* [RW][32] Source UIF Full Vertical Size */
#define BCHP_M2MC1_BLIT_SRC_TOP_LEFT_1           0x002d81d8 /* [RW][32] Top left pixel coordinate in the Source surface 1. */
#define BCHP_M2MC1_BLIT_SRC_SIZE_1               0x002d81dc /* [RW][32] Pixel width and height of operation in Source surface 1. */
#define BCHP_M2MC1_BLIT_SRC_STRIPE_HEIGHT_WIDTH_0 0x002d81e0 /* [RW][32] width and height of stripe for surface 0 for the decoded frame image format. */
#define BCHP_M2MC1_BLIT_SRC_STRIPE_HEIGHT_WIDTH_1 0x002d81e4 /* [RW][32] width and height of stripe for surface 1 for the decoded frame image format. */
#define BCHP_M2MC1_BLIT_DEST_TOP_LEFT            0x002d81e8 /* [RW][32] Top left pixel coordinate in the Destination */
#define BCHP_M2MC1_BLIT_DEST_SIZE                0x002d81ec /* [RW][32] Pixel width and height of operation in destination */
#define BCHP_M2MC1_BLIT_DEST_UIF_FULL_HEIGHT     0x002d81f0 /* [RW][32] Destination UIF Full Vertical Size */
#define BCHP_M2MC1_BLIT_OUTPUT_TOP_LEFT          0x002d81f4 /* [RW][32] Top left pixel coordinate in the Output */
#define BCHP_M2MC1_BLIT_OUTPUT_SIZE              0x002d81f8 /* [RW][32] Pixel width and height of operation in the Output */
#define BCHP_M2MC1_BLIT_OUTPUT_UIF_FULL_HEIGHT   0x002d81fc /* [RW][32] Output UIF Full Vertical Size */
#define BCHP_M2MC1_BLIT_INPUT_STRIPE_WIDTH_0     0x002d8200 /* [RW][32] Pixel width of input stripe when striping for surface 0 */
#define BCHP_M2MC1_BLIT_INPUT_STRIPE_WIDTH_1     0x002d8204 /* [RW][32] Pixel width of input stripe when striping for surface 1 */
#define BCHP_M2MC1_BLIT_OUTPUT_STRIPE_WIDTH      0x002d8208 /* [RW][32] Pixel width of output stripe when striping */
#define BCHP_M2MC1_BLIT_STRIPE_OVERLAP_0         0x002d820c /* [RW][32] Pixel width of stripe overlap when striping for surface 0. */
#define BCHP_M2MC1_BLIT_STRIPE_OVERLAP_1         0x002d8210 /* [RW][32] Pixel width of stripe overlap when striping for surface 1. */
#define BCHP_M2MC1_BLIT_CTRL                     0x002d8214 /* [RW][32] Blit control */
#define BCHP_M2MC1_SCALER_CTRL                   0x002d8218 /* [RW][32] Scaler control */
#define BCHP_M2MC1_HORIZ_AVERAGER_COUNT          0x002d821c /* [RW][32] Horizontal averager control count */
#define BCHP_M2MC1_HORIZ_AVERAGER_COEFF          0x002d8220 /* [RW][32] Horizontal averager control coefficient */
#define BCHP_M2MC1_VERT_AVERAGER_COUNT           0x002d8224 /* [RW][32] Vertical averager control count */
#define BCHP_M2MC1_VERT_AVERAGER_COEFF           0x002d8228 /* [RW][32] Vertical averager control coefficient */
#define BCHP_M2MC1_HORIZ_SCALER_0_INITIAL_PHASE  0x002d822c /* [RW][32] Horizontal scaler 0 initial phase */
#define BCHP_M2MC1_HORIZ_SCALER_0_STEP           0x002d8230 /* [RW][32] Horizontal scaler 0 step */
#define BCHP_M2MC1_HORIZ_SCALER_1_INITIAL_PHASE  0x002d8234 /* [RW][32] Horizontal scaler 1 initial phase */
#define BCHP_M2MC1_HORIZ_SCALER_1_STEP           0x002d8238 /* [RW][32] Horizontal scaler 1 step */
#define BCHP_M2MC1_VERT_SCALER_0_INITIAL_PHASE   0x002d823c /* [RW][32] Vertical scaler 0 initial phase */
#define BCHP_M2MC1_VERT_SCALER_0_STEP            0x002d8240 /* [RW][32] Vertical scaler 0 step */
#define BCHP_M2MC1_VERT_SCALER_1_INITIAL_PHASE   0x002d8244 /* [RW][32] Vertical scaler 1 initial phase */
#define BCHP_M2MC1_VERT_SCALER_1_STEP            0x002d8248 /* [RW][32] Vertical scaler 1 step */
#define BCHP_M2MC1_BLEND_COLOR_OP                0x002d824c /* [RW][32] Color blend operation descriptor */
#define BCHP_M2MC1_BLEND_ALPHA_OP                0x002d8250 /* [RW][32] Alpha blend operation descriptor */
#define BCHP_M2MC1_BLEND_CONSTANT_COLOR          0x002d8254 /* [RW][32] Blend constant color */
#define BCHP_M2MC1_BLEND_COLOR_KEY_ACTION        0x002d8258 /* [RW][32] Action color keyed samples take in blender */
#define BCHP_M2MC1_ROP_OPERATION                 0x002d825c /* [RW][32] Raster operation vector */
#define BCHP_M2MC1_ROP_PATTERN_TOP               0x002d8260 /* [RW][32] Top half of ROP pattern */
#define BCHP_M2MC1_ROP_PATTERN_BOTTOM            0x002d8264 /* [RW][32] Bottom half of ROP pattern */
#define BCHP_M2MC1_ROP_PATTERN_COLOR_0           0x002d8268 /* [RW][32] ROP Color for 0 */
#define BCHP_M2MC1_ROP_PATTERN_COLOR_1           0x002d826c /* [RW][32] ROP Color for 1 */
#define BCHP_M2MC1_SRC_COLOR_KEY_HIGH            0x002d8270 /* [RW][32] Source color key high */
#define BCHP_M2MC1_SRC_COLOR_KEY_LOW             0x002d8274 /* [RW][32] Source color key low */
#define BCHP_M2MC1_SRC_COLOR_KEY_MASK            0x002d8278 /* [RW][32] Source color key mask */
#define BCHP_M2MC1_SRC_COLOR_KEY_REPLACEMENT     0x002d827c /* [RW][32] Source color key replacement */
#define BCHP_M2MC1_SRC_COLOR_KEY_REPLACEMENT_MASK 0x002d8280 /* [RW][32] Source color key replacement mask */
#define BCHP_M2MC1_DEST_COLOR_KEY_HIGH           0x002d8284 /* [RW][32] Destination color key high */
#define BCHP_M2MC1_DEST_COLOR_KEY_LOW            0x002d8288 /* [RW][32] Destination color key low */
#define BCHP_M2MC1_DEST_COLOR_KEY_MASK           0x002d828c /* [RW][32] Destination color key mask */
#define BCHP_M2MC1_DEST_COLOR_KEY_REPLACEMENT    0x002d8290 /* [RW][32] Destination color key replacement */
#define BCHP_M2MC1_DEST_COLOR_KEY_REPLACEMENT_MASK 0x002d8294 /* [RW][32] Destination color key replacement mask */
#define BCHP_M2MC1_HORIZ_FIR_0_COEFF_PHASE0_01   0x002d8298 /* [RW][32] Horizontal Scaler 0 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC1_HORIZ_FIR_0_COEFF_PHASE0_2    0x002d829c /* [RW][32] Horizontal Scaler 0 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC1_HORIZ_FIR_0_COEFF_PHASE1_01   0x002d82a0 /* [RW][32] Horizontal Scaler 0 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC1_HORIZ_FIR_0_COEFF_PHASE1_2    0x002d82a4 /* [RW][32] Horizontal Scaler 0 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC1_HORIZ_FIR_1_COEFF_PHASE0_01   0x002d82a8 /* [RW][32] Horizontal Scaler 1 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC1_HORIZ_FIR_1_COEFF_PHASE0_2    0x002d82ac /* [RW][32] Horizontal Scaler 1 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC1_HORIZ_FIR_1_COEFF_PHASE1_01   0x002d82b0 /* [RW][32] Horizontal Scaler 1 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC1_HORIZ_FIR_1_COEFF_PHASE1_2    0x002d82b4 /* [RW][32] Horizontal Scaler 1 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC1_VERT_FIR_0_COEFF_PHASE0_01    0x002d82b8 /* [RW][32] Vertical Scaler 0 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC1_VERT_FIR_0_COEFF_PHASE0_2     0x002d82bc /* [RW][32] Vertical Scaler 0 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC1_VERT_FIR_0_COEFF_PHASE1_01    0x002d82c0 /* [RW][32] Vertical Scaler 0 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC1_VERT_FIR_0_COEFF_PHASE1_2     0x002d82c4 /* [RW][32] Vertical Scaler 0 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC1_VERT_FIR_1_COEFF_PHASE0_01    0x002d82c8 /* [RW][32] Vertical Scaler 1 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC1_VERT_FIR_1_COEFF_PHASE0_2     0x002d82cc /* [RW][32] Vertical Scaler 1 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC1_VERT_FIR_1_COEFF_PHASE1_01    0x002d82d0 /* [RW][32] Vertical Scaler 1 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC1_VERT_FIR_1_COEFF_PHASE1_2     0x002d82d4 /* [RW][32] Vertical Scaler 1 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC1_SRC_CM_C00_C01                0x002d82d8 /* [RW][32] Color Conversion Matrix Coefficients C00 and C01 */
#define BCHP_M2MC1_SRC_CM_C02_C03                0x002d82dc /* [RW][32] Color Conversion Matrix Coefficients C02 and C03 */
#define BCHP_M2MC1_SRC_CM_C04                    0x002d82e0 /* [RW][32] Color Conversion Matrix Coefficients C04 */
#define BCHP_M2MC1_SRC_CM_C10_C11                0x002d82e4 /* [RW][32] Color Conversion Matrix Coefficients C10 and C11 */
#define BCHP_M2MC1_SRC_CM_C12_C13                0x002d82e8 /* [RW][32] Color Conversion Matrix Coefficients C12 and C13 */
#define BCHP_M2MC1_SRC_CM_C14                    0x002d82ec /* [RW][32] Color Conversion Matrix Coefficients C14 */
#define BCHP_M2MC1_SRC_CM_C20_C21                0x002d82f0 /* [RW][32] Color Conversion Matrix Coefficients C20 and C21 */
#define BCHP_M2MC1_SRC_CM_C22_C23                0x002d82f4 /* [RW][32] Color Conversion Matrix Coefficients C22 and C23 */
#define BCHP_M2MC1_SRC_CM_C24                    0x002d82f8 /* [RW][32] Color Conversion Matrix Coefficients C24 */
#define BCHP_M2MC1_SRC_CM_C30_C31                0x002d82fc /* [RW][32] Color Conversion Matrix Coefficients C30 and C31 */
#define BCHP_M2MC1_SRC_CM_C32_C33                0x002d8300 /* [RW][32] Color Conversion Matrix Coefficients C32 and C33 */
#define BCHP_M2MC1_SRC_CM_C34                    0x002d8304 /* [RW][32] Color Conversion Matrix Coefficients C34 */
#define BCHP_M2MC1_TIMEOUT_COUNTER_CONTROL       0x002d8308 /* [RW][32] M2MC timeout counter control register */
#define BCHP_M2MC1_CLK_GATE_AND_SW_INIT_CONTROL  0x002d830c /* [RW][32] M2MC clock gating and software init control register */
#define BCHP_M2MC1_DEADLOCK_DETECT_CONTROL       0x002d8310 /* [RW][32] Deadlock Detect Control register */
#define BCHP_M2MC1_TIMEOUT_DEBUG                 0x002d8314 /* [RO][32] Timeout Debug Register */
#define BCHP_M2MC1_ARBITRATION_DELAY             0x002d8318 /* [RO][32] Arbitration Delay Register */
#define BCHP_M2MC1_RDMA_DEBUG_CLEAR              0x002d831c /* [RW][32] M2MC RDMA Debug Clear */
#define BCHP_M2MC1_RDMA_DEBUG_STATUS             0x002d8320 /* [RO][32] M2MC RDMA Debug Status */

/***************************************************************************
 *SRC_CLUT_ENTRY_%i - Source CLUT RAM entry 000..255
 ***************************************************************************/
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_ARRAY_BASE                     0x002d8400
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_ARRAY_START                    0
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_ARRAY_END                      255
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_ARRAY_ELEMENT_SIZE             32

/***************************************************************************
 *SRC_CLUT_ENTRY_%i - Source CLUT RAM entry 000..255
 ***************************************************************************/
/* M2MC1 :: SRC_CLUT_ENTRY_i :: ALPHA [31:24] */
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_ALPHA_MASK                     0xff000000
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_ALPHA_SHIFT                    24

/* M2MC1 :: SRC_CLUT_ENTRY_i :: RED [23:16] */
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_RED_MASK                       0x00ff0000
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_RED_SHIFT                      16

/* M2MC1 :: SRC_CLUT_ENTRY_i :: GREEN [15:08] */
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_GREEN_MASK                     0x0000ff00
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_GREEN_SHIFT                    8

/* M2MC1 :: SRC_CLUT_ENTRY_i :: BLUE [07:00] */
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_BLUE_MASK                      0x000000ff
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_BLUE_SHIFT                     0


#endif /* #ifndef BCHP_M2MC1_H__ */

/* End of File */
