

================================================================
== Vitis HLS Report for 'fft_exec_Pipeline_DFT_Loop9'
================================================================
* Date:           Fri Oct 21 23:28:47 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_restructured
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFT_Loop  |      144|      144|        18|          1|          1|   128|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_2_0 = alloca i32 1"   --->   Operation 21 'alloca' 'i_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i_2_0"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i38.0"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_2_0_load = load i10 %i_2_0"   --->   Operation 24 'load' 'i_2_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.77ns)   --->   "%icmp_ln109 = icmp_eq  i10 %i_2_0_load, i10 512" [fft.cpp:109]   --->   Operation 26 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc.i38.split.0, void %_Z11fft_stage_tILi2ELi4EEvPfS0_S0_S0_.exit.exitStub" [fft.cpp:109]   --->   Operation 27 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_28 = trunc i10 %i_2_0_load"   --->   Operation 28 'trunc' 'empty_28' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %i_2_0_load, i32 1, i32 8" [fft.cpp:118]   --->   Operation 29 'partselect' 'trunc_ln118_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i8 %trunc_ln118_1" [fft.cpp:118]   --->   Operation 30 'zext' 'zext_ln118' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%Stage1_R_2_addr = getelementptr i32 %Stage1_R_2, i64 0, i64 %zext_ln118" [fft.cpp:118]   --->   Operation 31 'getelementptr' 'Stage1_R_2_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%Stage1_R_2_load = load i8 %Stage1_R_2_addr" [fft.cpp:118]   --->   Operation 32 'load' 'Stage1_R_2_load' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%Stage1_I_2_addr = getelementptr i32 %Stage1_I_2, i64 0, i64 %zext_ln118" [fft.cpp:119]   --->   Operation 33 'getelementptr' 'Stage1_I_2_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (3.25ns)   --->   "%Stage1_I_2_load = load i8 %Stage1_I_2_addr" [fft.cpp:119]   --->   Operation 34 'load' 'Stage1_I_2_load' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln115)   --->   "%or_ln109 = or i9 %empty_28, i9 1" [fft.cpp:109]   --->   Operation 35 'or' 'or_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln115)   --->   "%zext_ln109 = zext i9 %or_ln109" [fft.cpp:109]   --->   Operation 36 'zext' 'zext_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln115 = add i10 %i_2_0_load, i10 %zext_ln109" [fft.cpp:115]   --->   Operation 37 'add' 'add_ln115' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln118_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115, i32 2, i32 9" [fft.cpp:118]   --->   Operation 38 'partselect' 'lshr_ln118_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i8 %lshr_ln118_2" [fft.cpp:118]   --->   Operation 39 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%Stage1_R_3_addr = getelementptr i32 %Stage1_R_3, i64 0, i64 %zext_ln118_1" [fft.cpp:118]   --->   Operation 40 'getelementptr' 'Stage1_R_3_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%Stage1_R_3_load = load i8 %Stage1_R_3_addr" [fft.cpp:118]   --->   Operation 41 'load' 'Stage1_R_3_load' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%Stage1_I_3_addr = getelementptr i32 %Stage1_I_3, i64 0, i64 %zext_ln118_1" [fft.cpp:119]   --->   Operation 42 'getelementptr' 'Stage1_I_3_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%Stage1_I_3_load = load i8 %Stage1_I_3_addr" [fft.cpp:119]   --->   Operation 43 'load' 'Stage1_I_3_load' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln118 = or i8 %trunc_ln118_1, i8 1" [fft.cpp:118]   --->   Operation 44 'or' 'or_ln118' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i8 %or_ln118" [fft.cpp:118]   --->   Operation 45 'zext' 'zext_ln118_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%Stage1_R_2_addr_1 = getelementptr i32 %Stage1_R_2, i64 0, i64 %zext_ln118_2" [fft.cpp:118]   --->   Operation 46 'getelementptr' 'Stage1_R_2_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%Stage1_R_2_load_1 = load i8 %Stage1_R_2_addr_1" [fft.cpp:118]   --->   Operation 47 'load' 'Stage1_R_2_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%Stage1_I_2_addr_1 = getelementptr i32 %Stage1_I_2, i64 0, i64 %zext_ln118_2" [fft.cpp:119]   --->   Operation 48 'getelementptr' 'Stage1_I_2_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%Stage1_I_2_load_1 = load i8 %Stage1_I_2_addr_1" [fft.cpp:119]   --->   Operation 49 'load' 'Stage1_I_2_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln109 = add i10 %i_2_0_load, i10 4" [fft.cpp:109]   --->   Operation 50 'add' 'add_ln109' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln109 = store i10 %add_ln109, i10 %i_2_0" [fft.cpp:109]   --->   Operation 51 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.80>
ST_2 : Operation 52 [1/2] (3.25ns)   --->   "%Stage1_R_2_load = load i8 %Stage1_R_2_addr" [fft.cpp:118]   --->   Operation 52 'load' 'Stage1_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 53 [1/2] (3.25ns)   --->   "%Stage1_I_2_load = load i8 %Stage1_I_2_addr" [fft.cpp:119]   --->   Operation 53 'load' 'Stage1_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 54 [1/2] (3.25ns)   --->   "%Stage1_R_3_load = load i8 %Stage1_R_3_addr" [fft.cpp:118]   --->   Operation 54 'load' 'Stage1_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 55 [1/2] (3.25ns)   --->   "%Stage1_I_3_load = load i8 %Stage1_I_3_addr" [fft.cpp:119]   --->   Operation 55 'load' 'Stage1_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/2] (3.25ns)   --->   "%Stage1_R_2_load_1 = load i8 %Stage1_R_2_addr_1" [fft.cpp:118]   --->   Operation 56 'load' 'Stage1_R_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 57 [1/2] (3.25ns)   --->   "%Stage1_I_2_load_1 = load i8 %Stage1_I_2_addr_1" [fft.cpp:119]   --->   Operation 57 'load' 'Stage1_I_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln109_1 = or i9 %empty_28, i9 3" [fft.cpp:109]   --->   Operation 58 'or' 'or_ln109_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i9 %or_ln109_1" [fft.cpp:109]   --->   Operation 59 'zext' 'zext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %or_ln109_1, i32 1, i32 8" [fft.cpp:115]   --->   Operation 60 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp, i1 0" [fft.cpp:115]   --->   Operation 61 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i9 %and_ln" [fft.cpp:115]   --->   Operation 62 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.82ns)   --->   "%add_ln115_1 = add i10 %zext_ln115, i10 %zext_ln109_1" [fft.cpp:115]   --->   Operation 63 'add' 'add_ln115_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln116 = add i10 %add_ln115_1, i10 2" [fft.cpp:116]   --->   Operation 64 'add' 'add_ln116' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%lshr_ln118_3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115_1, i32 2, i32 9" [fft.cpp:118]   --->   Operation 65 'partselect' 'lshr_ln118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116, i32 2, i32 9" [fft.cpp:120]   --->   Operation 66 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i8 %lshr_ln1" [fft.cpp:120]   --->   Operation 67 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%Stage1_R_3_addr_1 = getelementptr i32 %Stage1_R_3, i64 0, i64 %zext_ln120" [fft.cpp:120]   --->   Operation 68 'getelementptr' 'Stage1_R_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%Stage1_R_3_load_1 = load i8 %Stage1_R_3_addr_1" [fft.cpp:120]   --->   Operation 69 'load' 'Stage1_R_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%Stage1_I_3_addr_1 = getelementptr i32 %Stage1_I_3, i64 0, i64 %zext_ln120" [fft.cpp:121]   --->   Operation 70 'getelementptr' 'Stage1_I_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%Stage1_I_3_load_1 = load i8 %Stage1_I_3_addr_1" [fft.cpp:121]   --->   Operation 71 'load' 'Stage1_I_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 72 [4/4] (5.70ns)   --->   "%mul23_i1 = fmul i32 %Stage1_I_2_load, i32 -0" [fft.cpp:123]   --->   Operation 72 'fmul' 'mul23_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [4/4] (5.70ns)   --->   "%mul25_i1 = fmul i32 %Stage1_R_2_load, i32 -0" [fft.cpp:124]   --->   Operation 73 'fmul' 'mul25_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [4/4] (5.70ns)   --->   "%mul22_i_1 = fmul i32 %Stage1_R_3_load, i32 -0" [fft.cpp:123]   --->   Operation 74 'fmul' 'mul22_i_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln123 = bitcast i32 %Stage1_I_3_load" [fft.cpp:123]   --->   Operation 75 'bitcast' 'bitcast_ln123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.99ns)   --->   "%xor_ln123 = xor i32 %bitcast_ln123, i32 2147483648" [fft.cpp:123]   --->   Operation 76 'xor' 'xor_ln123' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [4/4] (5.70ns)   --->   "%mul24_i_1 = fmul i32 %Stage1_I_3_load, i32 -0" [fft.cpp:124]   --->   Operation 77 'fmul' 'mul24_i_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln124 = bitcast i32 %Stage1_R_3_load" [fft.cpp:124]   --->   Operation 78 'bitcast' 'bitcast_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i32 %bitcast_ln124, i32 2147483648" [fft.cpp:124]   --->   Operation 79 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [4/4] (5.70ns)   --->   "%mul23_i1_2 = fmul i32 %Stage1_I_2_load_1, i32 -0" [fft.cpp:123]   --->   Operation 80 'fmul' 'mul23_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [4/4] (5.70ns)   --->   "%mul25_i1_2 = fmul i32 %Stage1_R_2_load_1, i32 -0" [fft.cpp:124]   --->   Operation 81 'fmul' 'mul25_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/2] (3.25ns)   --->   "%Stage1_R_3_load_1 = load i8 %Stage1_R_3_addr_1" [fft.cpp:120]   --->   Operation 82 'load' 'Stage1_R_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 83 [1/2] (3.25ns)   --->   "%Stage1_I_3_load_1 = load i8 %Stage1_I_3_addr_1" [fft.cpp:121]   --->   Operation 83 'load' 'Stage1_I_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 84 [3/4] (5.70ns)   --->   "%mul23_i1 = fmul i32 %Stage1_I_2_load, i32 -0" [fft.cpp:123]   --->   Operation 84 'fmul' 'mul23_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [3/4] (5.70ns)   --->   "%mul25_i1 = fmul i32 %Stage1_R_2_load, i32 -0" [fft.cpp:124]   --->   Operation 85 'fmul' 'mul25_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [3/4] (5.70ns)   --->   "%mul22_i_1 = fmul i32 %Stage1_R_3_load, i32 -0" [fft.cpp:123]   --->   Operation 86 'fmul' 'mul22_i_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [3/4] (5.70ns)   --->   "%mul24_i_1 = fmul i32 %Stage1_I_3_load, i32 -0" [fft.cpp:124]   --->   Operation 87 'fmul' 'mul24_i_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [3/4] (5.70ns)   --->   "%mul23_i1_2 = fmul i32 %Stage1_I_2_load_1, i32 -0" [fft.cpp:123]   --->   Operation 88 'fmul' 'mul23_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [3/4] (5.70ns)   --->   "%mul25_i1_2 = fmul i32 %Stage1_R_2_load_1, i32 -0" [fft.cpp:124]   --->   Operation 89 'fmul' 'mul25_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [4/4] (5.70ns)   --->   "%mul22_i_3 = fmul i32 %Stage1_R_3_load_1, i32 -0" [fft.cpp:123]   --->   Operation 90 'fmul' 'mul22_i_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln123_2 = bitcast i32 %Stage1_I_3_load_1" [fft.cpp:123]   --->   Operation 91 'bitcast' 'bitcast_ln123_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.99ns)   --->   "%xor_ln123_1 = xor i32 %bitcast_ln123_2, i32 2147483648" [fft.cpp:123]   --->   Operation 92 'xor' 'xor_ln123_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [4/4] (5.70ns)   --->   "%mul24_i_3 = fmul i32 %Stage1_I_3_load_1, i32 -0" [fft.cpp:124]   --->   Operation 93 'fmul' 'mul24_i_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln124_2 = bitcast i32 %Stage1_R_3_load_1" [fft.cpp:124]   --->   Operation 94 'bitcast' 'bitcast_ln124_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.99ns)   --->   "%xor_ln124_1 = xor i32 %bitcast_ln124_2, i32 2147483648" [fft.cpp:124]   --->   Operation 95 'xor' 'xor_ln124_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 96 [2/4] (5.70ns)   --->   "%mul23_i1 = fmul i32 %Stage1_I_2_load, i32 -0" [fft.cpp:123]   --->   Operation 96 'fmul' 'mul23_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [2/4] (5.70ns)   --->   "%mul25_i1 = fmul i32 %Stage1_R_2_load, i32 -0" [fft.cpp:124]   --->   Operation 97 'fmul' 'mul25_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [2/4] (5.70ns)   --->   "%mul22_i_1 = fmul i32 %Stage1_R_3_load, i32 -0" [fft.cpp:123]   --->   Operation 98 'fmul' 'mul22_i_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [2/4] (5.70ns)   --->   "%mul24_i_1 = fmul i32 %Stage1_I_3_load, i32 -0" [fft.cpp:124]   --->   Operation 99 'fmul' 'mul24_i_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [2/4] (5.70ns)   --->   "%mul23_i1_2 = fmul i32 %Stage1_I_2_load_1, i32 -0" [fft.cpp:123]   --->   Operation 100 'fmul' 'mul23_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [2/4] (5.70ns)   --->   "%mul25_i1_2 = fmul i32 %Stage1_R_2_load_1, i32 -0" [fft.cpp:124]   --->   Operation 101 'fmul' 'mul25_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [3/4] (5.70ns)   --->   "%mul22_i_3 = fmul i32 %Stage1_R_3_load_1, i32 -0" [fft.cpp:123]   --->   Operation 102 'fmul' 'mul22_i_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [3/4] (5.70ns)   --->   "%mul24_i_3 = fmul i32 %Stage1_I_3_load_1, i32 -0" [fft.cpp:124]   --->   Operation 103 'fmul' 'mul24_i_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 104 [1/4] (5.70ns)   --->   "%mul23_i1 = fmul i32 %Stage1_I_2_load, i32 -0" [fft.cpp:123]   --->   Operation 104 'fmul' 'mul23_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/4] (5.70ns)   --->   "%mul25_i1 = fmul i32 %Stage1_R_2_load, i32 -0" [fft.cpp:124]   --->   Operation 105 'fmul' 'mul25_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/4] (5.70ns)   --->   "%mul22_i_1 = fmul i32 %Stage1_R_3_load, i32 -0" [fft.cpp:123]   --->   Operation 106 'fmul' 'mul22_i_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/4] (5.70ns)   --->   "%mul24_i_1 = fmul i32 %Stage1_I_3_load, i32 -0" [fft.cpp:124]   --->   Operation 107 'fmul' 'mul24_i_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/4] (5.70ns)   --->   "%mul23_i1_2 = fmul i32 %Stage1_I_2_load_1, i32 -0" [fft.cpp:123]   --->   Operation 108 'fmul' 'mul23_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/4] (5.70ns)   --->   "%mul25_i1_2 = fmul i32 %Stage1_R_2_load_1, i32 -0" [fft.cpp:124]   --->   Operation 109 'fmul' 'mul25_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [2/4] (5.70ns)   --->   "%mul22_i_3 = fmul i32 %Stage1_R_3_load_1, i32 -0" [fft.cpp:123]   --->   Operation 110 'fmul' 'mul22_i_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [2/4] (5.70ns)   --->   "%mul24_i_3 = fmul i32 %Stage1_I_3_load_1, i32 -0" [fft.cpp:124]   --->   Operation 111 'fmul' 'mul24_i_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 112 [5/5] (7.25ns)   --->   "%t_R_s = fsub i32 %Stage1_R_2_load, i32 %mul23_i1" [fft.cpp:123]   --->   Operation 112 'fsub' 't_R_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [5/5] (7.25ns)   --->   "%t_I_s = fadd i32 %Stage1_I_2_load, i32 %mul25_i1" [fft.cpp:124]   --->   Operation 113 'fadd' 't_I_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln123_1 = bitcast i32 %xor_ln123" [fft.cpp:123]   --->   Operation 114 'bitcast' 'bitcast_ln123_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [5/5] (7.25ns)   --->   "%t_R_1_1 = fsub i32 %mul22_i_1, i32 %bitcast_ln123_1" [fft.cpp:123]   --->   Operation 115 'fsub' 't_R_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln124_1 = bitcast i32 %xor_ln124" [fft.cpp:124]   --->   Operation 116 'bitcast' 'bitcast_ln124_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [5/5] (7.25ns)   --->   "%t_I_1_1 = fadd i32 %mul24_i_1, i32 %bitcast_ln124_1" [fft.cpp:124]   --->   Operation 117 'fadd' 't_I_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [5/5] (7.25ns)   --->   "%t_R_1_2 = fsub i32 %Stage1_R_2_load_1, i32 %mul23_i1_2" [fft.cpp:123]   --->   Operation 118 'fsub' 't_R_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [5/5] (7.25ns)   --->   "%t_I_1_2 = fadd i32 %Stage1_I_2_load_1, i32 %mul25_i1_2" [fft.cpp:124]   --->   Operation 119 'fadd' 't_I_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/4] (5.70ns)   --->   "%mul22_i_3 = fmul i32 %Stage1_R_3_load_1, i32 -0" [fft.cpp:123]   --->   Operation 120 'fmul' 'mul22_i_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/4] (5.70ns)   --->   "%mul24_i_3 = fmul i32 %Stage1_I_3_load_1, i32 -0" [fft.cpp:124]   --->   Operation 121 'fmul' 'mul24_i_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 122 [4/5] (7.25ns)   --->   "%t_R_s = fsub i32 %Stage1_R_2_load, i32 %mul23_i1" [fft.cpp:123]   --->   Operation 122 'fsub' 't_R_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [4/5] (7.25ns)   --->   "%t_I_s = fadd i32 %Stage1_I_2_load, i32 %mul25_i1" [fft.cpp:124]   --->   Operation 123 'fadd' 't_I_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [4/5] (7.25ns)   --->   "%t_R_1_1 = fsub i32 %mul22_i_1, i32 %bitcast_ln123_1" [fft.cpp:123]   --->   Operation 124 'fsub' 't_R_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [4/5] (7.25ns)   --->   "%t_I_1_1 = fadd i32 %mul24_i_1, i32 %bitcast_ln124_1" [fft.cpp:124]   --->   Operation 125 'fadd' 't_I_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [4/5] (7.25ns)   --->   "%t_R_1_2 = fsub i32 %Stage1_R_2_load_1, i32 %mul23_i1_2" [fft.cpp:123]   --->   Operation 126 'fsub' 't_R_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [4/5] (7.25ns)   --->   "%t_I_1_2 = fadd i32 %Stage1_I_2_load_1, i32 %mul25_i1_2" [fft.cpp:124]   --->   Operation 127 'fadd' 't_I_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln123_3 = bitcast i32 %xor_ln123_1" [fft.cpp:123]   --->   Operation 128 'bitcast' 'bitcast_ln123_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [5/5] (7.25ns)   --->   "%t_R_1_3 = fsub i32 %mul22_i_3, i32 %bitcast_ln123_3" [fft.cpp:123]   --->   Operation 129 'fsub' 't_R_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln124_3 = bitcast i32 %xor_ln124_1" [fft.cpp:124]   --->   Operation 130 'bitcast' 'bitcast_ln124_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [5/5] (7.25ns)   --->   "%t_I_1_3 = fadd i32 %mul24_i_3, i32 %bitcast_ln124_3" [fft.cpp:124]   --->   Operation 131 'fadd' 't_I_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 132 [3/5] (7.25ns)   --->   "%t_R_s = fsub i32 %Stage1_R_2_load, i32 %mul23_i1" [fft.cpp:123]   --->   Operation 132 'fsub' 't_R_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [3/5] (7.25ns)   --->   "%t_I_s = fadd i32 %Stage1_I_2_load, i32 %mul25_i1" [fft.cpp:124]   --->   Operation 133 'fadd' 't_I_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [3/5] (7.25ns)   --->   "%t_R_1_1 = fsub i32 %mul22_i_1, i32 %bitcast_ln123_1" [fft.cpp:123]   --->   Operation 134 'fsub' 't_R_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [3/5] (7.25ns)   --->   "%t_I_1_1 = fadd i32 %mul24_i_1, i32 %bitcast_ln124_1" [fft.cpp:124]   --->   Operation 135 'fadd' 't_I_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [3/5] (7.25ns)   --->   "%t_R_1_2 = fsub i32 %Stage1_R_2_load_1, i32 %mul23_i1_2" [fft.cpp:123]   --->   Operation 136 'fsub' 't_R_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [3/5] (7.25ns)   --->   "%t_I_1_2 = fadd i32 %Stage1_I_2_load_1, i32 %mul25_i1_2" [fft.cpp:124]   --->   Operation 137 'fadd' 't_I_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [4/5] (7.25ns)   --->   "%t_R_1_3 = fsub i32 %mul22_i_3, i32 %bitcast_ln123_3" [fft.cpp:123]   --->   Operation 138 'fsub' 't_R_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [4/5] (7.25ns)   --->   "%t_I_1_3 = fadd i32 %mul24_i_3, i32 %bitcast_ln124_3" [fft.cpp:124]   --->   Operation 139 'fadd' 't_I_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%Stage1_R_addr = getelementptr i32 %Stage1_R, i64 0, i64 %zext_ln118" [fft.cpp:118]   --->   Operation 140 'getelementptr' 'Stage1_R_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [2/2] (3.25ns)   --->   "%Stage1_R_load = load i8 %Stage1_R_addr" [fft.cpp:118]   --->   Operation 141 'load' 'Stage1_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%Stage1_I_addr = getelementptr i32 %Stage1_I, i64 0, i64 %zext_ln118" [fft.cpp:119]   --->   Operation 142 'getelementptr' 'Stage1_I_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [2/2] (3.25ns)   --->   "%Stage1_I_load = load i8 %Stage1_I_addr" [fft.cpp:119]   --->   Operation 143 'load' 'Stage1_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 144 [2/5] (7.25ns)   --->   "%t_R_s = fsub i32 %Stage1_R_2_load, i32 %mul23_i1" [fft.cpp:123]   --->   Operation 144 'fsub' 't_R_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [2/5] (7.25ns)   --->   "%t_I_s = fadd i32 %Stage1_I_2_load, i32 %mul25_i1" [fft.cpp:124]   --->   Operation 145 'fadd' 't_I_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%Stage1_R_1_addr = getelementptr i32 %Stage1_R_1, i64 0, i64 %zext_ln118_1" [fft.cpp:118]   --->   Operation 146 'getelementptr' 'Stage1_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [2/2] (3.25ns)   --->   "%Stage1_R_1_load = load i8 %Stage1_R_1_addr" [fft.cpp:118]   --->   Operation 147 'load' 'Stage1_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%Stage1_I_1_addr = getelementptr i32 %Stage1_I_1, i64 0, i64 %zext_ln118_1" [fft.cpp:119]   --->   Operation 148 'getelementptr' 'Stage1_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [2/2] (3.25ns)   --->   "%Stage1_I_1_load = load i8 %Stage1_I_1_addr" [fft.cpp:119]   --->   Operation 149 'load' 'Stage1_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 150 [2/5] (7.25ns)   --->   "%t_R_1_1 = fsub i32 %mul22_i_1, i32 %bitcast_ln123_1" [fft.cpp:123]   --->   Operation 150 'fsub' 't_R_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [2/5] (7.25ns)   --->   "%t_I_1_1 = fadd i32 %mul24_i_1, i32 %bitcast_ln124_1" [fft.cpp:124]   --->   Operation 151 'fadd' 't_I_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%Stage1_R_addr_1 = getelementptr i32 %Stage1_R, i64 0, i64 %zext_ln118_2" [fft.cpp:118]   --->   Operation 152 'getelementptr' 'Stage1_R_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [2/2] (3.25ns)   --->   "%Stage1_R_load_1 = load i8 %Stage1_R_addr_1" [fft.cpp:118]   --->   Operation 153 'load' 'Stage1_R_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%Stage1_I_addr_1 = getelementptr i32 %Stage1_I, i64 0, i64 %zext_ln118_2" [fft.cpp:119]   --->   Operation 154 'getelementptr' 'Stage1_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [2/2] (3.25ns)   --->   "%Stage1_I_load_1 = load i8 %Stage1_I_addr_1" [fft.cpp:119]   --->   Operation 155 'load' 'Stage1_I_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 156 [2/5] (7.25ns)   --->   "%t_R_1_2 = fsub i32 %Stage1_R_2_load_1, i32 %mul23_i1_2" [fft.cpp:123]   --->   Operation 156 'fsub' 't_R_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [2/5] (7.25ns)   --->   "%t_I_1_2 = fadd i32 %Stage1_I_2_load_1, i32 %mul25_i1_2" [fft.cpp:124]   --->   Operation 157 'fadd' 't_I_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [3/5] (7.25ns)   --->   "%t_R_1_3 = fsub i32 %mul22_i_3, i32 %bitcast_ln123_3" [fft.cpp:123]   --->   Operation 158 'fsub' 't_R_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [3/5] (7.25ns)   --->   "%t_I_1_3 = fadd i32 %mul24_i_3, i32 %bitcast_ln124_3" [fft.cpp:124]   --->   Operation 159 'fadd' 't_I_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 160 [1/2] (3.25ns)   --->   "%Stage1_R_load = load i8 %Stage1_R_addr" [fft.cpp:118]   --->   Operation 160 'load' 'Stage1_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 161 [1/2] (3.25ns)   --->   "%Stage1_I_load = load i8 %Stage1_I_addr" [fft.cpp:119]   --->   Operation 161 'load' 'Stage1_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 162 [1/5] (7.25ns)   --->   "%t_R_s = fsub i32 %Stage1_R_2_load, i32 %mul23_i1" [fft.cpp:123]   --->   Operation 162 'fsub' 't_R_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/5] (7.25ns)   --->   "%t_I_s = fadd i32 %Stage1_I_2_load, i32 %mul25_i1" [fft.cpp:124]   --->   Operation 163 'fadd' 't_I_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/2] (3.25ns)   --->   "%Stage1_R_1_load = load i8 %Stage1_R_1_addr" [fft.cpp:118]   --->   Operation 164 'load' 'Stage1_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 165 [1/2] (3.25ns)   --->   "%Stage1_I_1_load = load i8 %Stage1_I_1_addr" [fft.cpp:119]   --->   Operation 165 'load' 'Stage1_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 166 [1/5] (7.25ns)   --->   "%t_R_1_1 = fsub i32 %mul22_i_1, i32 %bitcast_ln123_1" [fft.cpp:123]   --->   Operation 166 'fsub' 't_R_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/5] (7.25ns)   --->   "%t_I_1_1 = fadd i32 %mul24_i_1, i32 %bitcast_ln124_1" [fft.cpp:124]   --->   Operation 167 'fadd' 't_I_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/2] (3.25ns)   --->   "%Stage1_R_load_1 = load i8 %Stage1_R_addr_1" [fft.cpp:118]   --->   Operation 168 'load' 'Stage1_R_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 169 [1/2] (3.25ns)   --->   "%Stage1_I_load_1 = load i8 %Stage1_I_addr_1" [fft.cpp:119]   --->   Operation 169 'load' 'Stage1_I_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 170 [1/5] (7.25ns)   --->   "%t_R_1_2 = fsub i32 %Stage1_R_2_load_1, i32 %mul23_i1_2" [fft.cpp:123]   --->   Operation 170 'fsub' 't_R_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/5] (7.25ns)   --->   "%t_I_1_2 = fadd i32 %Stage1_I_2_load_1, i32 %mul25_i1_2" [fft.cpp:124]   --->   Operation 171 'fadd' 't_I_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln118_3 = zext i8 %lshr_ln118_3" [fft.cpp:118]   --->   Operation 172 'zext' 'zext_ln118_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%Stage1_R_1_addr_1 = getelementptr i32 %Stage1_R_1, i64 0, i64 %zext_ln118_3" [fft.cpp:118]   --->   Operation 173 'getelementptr' 'Stage1_R_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [2/2] (3.25ns)   --->   "%Stage1_R_1_load_1 = load i8 %Stage1_R_1_addr_1" [fft.cpp:118]   --->   Operation 174 'load' 'Stage1_R_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%Stage1_I_1_addr_1 = getelementptr i32 %Stage1_I_1, i64 0, i64 %zext_ln118_3" [fft.cpp:119]   --->   Operation 175 'getelementptr' 'Stage1_I_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [2/2] (3.25ns)   --->   "%Stage1_I_1_load_1 = load i8 %Stage1_I_1_addr_1" [fft.cpp:119]   --->   Operation 176 'load' 'Stage1_I_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 177 [2/5] (7.25ns)   --->   "%t_R_1_3 = fsub i32 %mul22_i_3, i32 %bitcast_ln123_3" [fft.cpp:123]   --->   Operation 177 'fsub' 't_R_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [2/5] (7.25ns)   --->   "%t_I_1_3 = fadd i32 %mul24_i_3, i32 %bitcast_ln124_3" [fft.cpp:124]   --->   Operation 178 'fadd' 't_I_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 179 [5/5] (7.25ns)   --->   "%sub27_i1 = fsub i32 %Stage1_R_load, i32 %t_R_s" [fft.cpp:126]   --->   Operation 179 'fsub' 'sub27_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [5/5] (7.25ns)   --->   "%sub30_i1 = fsub i32 %Stage1_I_load, i32 %t_I_s" [fft.cpp:127]   --->   Operation 180 'fsub' 'sub30_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [5/5] (7.25ns)   --->   "%add33_i1 = fadd i32 %Stage1_R_load, i32 %t_R_s" [fft.cpp:128]   --->   Operation 181 'fadd' 'add33_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 182 [5/5] (7.25ns)   --->   "%add36_i1 = fadd i32 %Stage1_I_load, i32 %t_I_s" [fft.cpp:129]   --->   Operation 182 'fadd' 'add36_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [5/5] (7.25ns)   --->   "%sub27_i1_1 = fsub i32 %Stage1_R_1_load, i32 %t_R_1_1" [fft.cpp:126]   --->   Operation 183 'fsub' 'sub27_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [5/5] (7.25ns)   --->   "%sub30_i1_1 = fsub i32 %Stage1_I_1_load, i32 %t_I_1_1" [fft.cpp:127]   --->   Operation 184 'fsub' 'sub30_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 185 [5/5] (7.25ns)   --->   "%add33_i1_1 = fadd i32 %Stage1_R_1_load, i32 %t_R_1_1" [fft.cpp:128]   --->   Operation 185 'fadd' 'add33_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [5/5] (7.25ns)   --->   "%add36_i1_1 = fadd i32 %Stage1_I_1_load, i32 %t_I_1_1" [fft.cpp:129]   --->   Operation 186 'fadd' 'add36_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [5/5] (7.25ns)   --->   "%sub27_i1_2 = fsub i32 %Stage1_R_load_1, i32 %t_R_1_2" [fft.cpp:126]   --->   Operation 187 'fsub' 'sub27_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 188 [5/5] (7.25ns)   --->   "%sub30_i1_2 = fsub i32 %Stage1_I_load_1, i32 %t_I_1_2" [fft.cpp:127]   --->   Operation 188 'fsub' 'sub30_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [5/5] (7.25ns)   --->   "%add33_i1_2 = fadd i32 %Stage1_R_load_1, i32 %t_R_1_2" [fft.cpp:128]   --->   Operation 189 'fadd' 'add33_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [5/5] (7.25ns)   --->   "%add36_i1_2 = fadd i32 %Stage1_I_load_1, i32 %t_I_1_2" [fft.cpp:129]   --->   Operation 190 'fadd' 'add36_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 191 [1/2] (3.25ns)   --->   "%Stage1_R_1_load_1 = load i8 %Stage1_R_1_addr_1" [fft.cpp:118]   --->   Operation 191 'load' 'Stage1_R_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 192 [1/2] (3.25ns)   --->   "%Stage1_I_1_load_1 = load i8 %Stage1_I_1_addr_1" [fft.cpp:119]   --->   Operation 192 'load' 'Stage1_I_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 193 [1/5] (7.25ns)   --->   "%t_R_1_3 = fsub i32 %mul22_i_3, i32 %bitcast_ln123_3" [fft.cpp:123]   --->   Operation 193 'fsub' 't_R_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [1/5] (7.25ns)   --->   "%t_I_1_3 = fadd i32 %mul24_i_3, i32 %bitcast_ln124_3" [fft.cpp:124]   --->   Operation 194 'fadd' 't_I_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 195 [4/5] (7.25ns)   --->   "%sub27_i1 = fsub i32 %Stage1_R_load, i32 %t_R_s" [fft.cpp:126]   --->   Operation 195 'fsub' 'sub27_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [4/5] (7.25ns)   --->   "%sub30_i1 = fsub i32 %Stage1_I_load, i32 %t_I_s" [fft.cpp:127]   --->   Operation 196 'fsub' 'sub30_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [4/5] (7.25ns)   --->   "%add33_i1 = fadd i32 %Stage1_R_load, i32 %t_R_s" [fft.cpp:128]   --->   Operation 197 'fadd' 'add33_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [4/5] (7.25ns)   --->   "%add36_i1 = fadd i32 %Stage1_I_load, i32 %t_I_s" [fft.cpp:129]   --->   Operation 198 'fadd' 'add36_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [4/5] (7.25ns)   --->   "%sub27_i1_1 = fsub i32 %Stage1_R_1_load, i32 %t_R_1_1" [fft.cpp:126]   --->   Operation 199 'fsub' 'sub27_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [4/5] (7.25ns)   --->   "%sub30_i1_1 = fsub i32 %Stage1_I_1_load, i32 %t_I_1_1" [fft.cpp:127]   --->   Operation 200 'fsub' 'sub30_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [4/5] (7.25ns)   --->   "%add33_i1_1 = fadd i32 %Stage1_R_1_load, i32 %t_R_1_1" [fft.cpp:128]   --->   Operation 201 'fadd' 'add33_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [4/5] (7.25ns)   --->   "%add36_i1_1 = fadd i32 %Stage1_I_1_load, i32 %t_I_1_1" [fft.cpp:129]   --->   Operation 202 'fadd' 'add36_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 203 [4/5] (7.25ns)   --->   "%sub27_i1_2 = fsub i32 %Stage1_R_load_1, i32 %t_R_1_2" [fft.cpp:126]   --->   Operation 203 'fsub' 'sub27_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [4/5] (7.25ns)   --->   "%sub30_i1_2 = fsub i32 %Stage1_I_load_1, i32 %t_I_1_2" [fft.cpp:127]   --->   Operation 204 'fsub' 'sub30_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 205 [4/5] (7.25ns)   --->   "%add33_i1_2 = fadd i32 %Stage1_R_load_1, i32 %t_R_1_2" [fft.cpp:128]   --->   Operation 205 'fadd' 'add33_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [4/5] (7.25ns)   --->   "%add36_i1_2 = fadd i32 %Stage1_I_load_1, i32 %t_I_1_2" [fft.cpp:129]   --->   Operation 206 'fadd' 'add36_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 207 [5/5] (7.25ns)   --->   "%sub27_i1_3 = fsub i32 %Stage1_R_1_load_1, i32 %t_R_1_3" [fft.cpp:126]   --->   Operation 207 'fsub' 'sub27_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 208 [5/5] (7.25ns)   --->   "%sub30_i1_3 = fsub i32 %Stage1_I_1_load_1, i32 %t_I_1_3" [fft.cpp:127]   --->   Operation 208 'fsub' 'sub30_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [5/5] (7.25ns)   --->   "%add33_i1_3 = fadd i32 %Stage1_R_1_load_1, i32 %t_R_1_3" [fft.cpp:128]   --->   Operation 209 'fadd' 'add33_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [5/5] (7.25ns)   --->   "%add36_i1_3 = fadd i32 %Stage1_I_1_load_1, i32 %t_I_1_3" [fft.cpp:129]   --->   Operation 210 'fadd' 'add36_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 211 [3/5] (7.25ns)   --->   "%sub27_i1 = fsub i32 %Stage1_R_load, i32 %t_R_s" [fft.cpp:126]   --->   Operation 211 'fsub' 'sub27_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 212 [3/5] (7.25ns)   --->   "%sub30_i1 = fsub i32 %Stage1_I_load, i32 %t_I_s" [fft.cpp:127]   --->   Operation 212 'fsub' 'sub30_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 213 [3/5] (7.25ns)   --->   "%add33_i1 = fadd i32 %Stage1_R_load, i32 %t_R_s" [fft.cpp:128]   --->   Operation 213 'fadd' 'add33_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 214 [3/5] (7.25ns)   --->   "%add36_i1 = fadd i32 %Stage1_I_load, i32 %t_I_s" [fft.cpp:129]   --->   Operation 214 'fadd' 'add36_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 215 [3/5] (7.25ns)   --->   "%sub27_i1_1 = fsub i32 %Stage1_R_1_load, i32 %t_R_1_1" [fft.cpp:126]   --->   Operation 215 'fsub' 'sub27_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [3/5] (7.25ns)   --->   "%sub30_i1_1 = fsub i32 %Stage1_I_1_load, i32 %t_I_1_1" [fft.cpp:127]   --->   Operation 216 'fsub' 'sub30_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 217 [3/5] (7.25ns)   --->   "%add33_i1_1 = fadd i32 %Stage1_R_1_load, i32 %t_R_1_1" [fft.cpp:128]   --->   Operation 217 'fadd' 'add33_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 218 [3/5] (7.25ns)   --->   "%add36_i1_1 = fadd i32 %Stage1_I_1_load, i32 %t_I_1_1" [fft.cpp:129]   --->   Operation 218 'fadd' 'add36_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 219 [3/5] (7.25ns)   --->   "%sub27_i1_2 = fsub i32 %Stage1_R_load_1, i32 %t_R_1_2" [fft.cpp:126]   --->   Operation 219 'fsub' 'sub27_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 220 [3/5] (7.25ns)   --->   "%sub30_i1_2 = fsub i32 %Stage1_I_load_1, i32 %t_I_1_2" [fft.cpp:127]   --->   Operation 220 'fsub' 'sub30_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 221 [3/5] (7.25ns)   --->   "%add33_i1_2 = fadd i32 %Stage1_R_load_1, i32 %t_R_1_2" [fft.cpp:128]   --->   Operation 221 'fadd' 'add33_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [3/5] (7.25ns)   --->   "%add36_i1_2 = fadd i32 %Stage1_I_load_1, i32 %t_I_1_2" [fft.cpp:129]   --->   Operation 222 'fadd' 'add36_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [4/5] (7.25ns)   --->   "%sub27_i1_3 = fsub i32 %Stage1_R_1_load_1, i32 %t_R_1_3" [fft.cpp:126]   --->   Operation 223 'fsub' 'sub27_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [4/5] (7.25ns)   --->   "%sub30_i1_3 = fsub i32 %Stage1_I_1_load_1, i32 %t_I_1_3" [fft.cpp:127]   --->   Operation 224 'fsub' 'sub30_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [4/5] (7.25ns)   --->   "%add33_i1_3 = fadd i32 %Stage1_R_1_load_1, i32 %t_R_1_3" [fft.cpp:128]   --->   Operation 225 'fadd' 'add33_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [4/5] (7.25ns)   --->   "%add36_i1_3 = fadd i32 %Stage1_I_1_load_1, i32 %t_I_1_3" [fft.cpp:129]   --->   Operation 226 'fadd' 'add36_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 227 [2/5] (7.25ns)   --->   "%sub27_i1 = fsub i32 %Stage1_R_load, i32 %t_R_s" [fft.cpp:126]   --->   Operation 227 'fsub' 'sub27_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 228 [2/5] (7.25ns)   --->   "%sub30_i1 = fsub i32 %Stage1_I_load, i32 %t_I_s" [fft.cpp:127]   --->   Operation 228 'fsub' 'sub30_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 229 [2/5] (7.25ns)   --->   "%add33_i1 = fadd i32 %Stage1_R_load, i32 %t_R_s" [fft.cpp:128]   --->   Operation 229 'fadd' 'add33_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 230 [2/5] (7.25ns)   --->   "%add36_i1 = fadd i32 %Stage1_I_load, i32 %t_I_s" [fft.cpp:129]   --->   Operation 230 'fadd' 'add36_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 231 [2/5] (7.25ns)   --->   "%sub27_i1_1 = fsub i32 %Stage1_R_1_load, i32 %t_R_1_1" [fft.cpp:126]   --->   Operation 231 'fsub' 'sub27_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [2/5] (7.25ns)   --->   "%sub30_i1_1 = fsub i32 %Stage1_I_1_load, i32 %t_I_1_1" [fft.cpp:127]   --->   Operation 232 'fsub' 'sub30_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 233 [2/5] (7.25ns)   --->   "%add33_i1_1 = fadd i32 %Stage1_R_1_load, i32 %t_R_1_1" [fft.cpp:128]   --->   Operation 233 'fadd' 'add33_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 234 [2/5] (7.25ns)   --->   "%add36_i1_1 = fadd i32 %Stage1_I_1_load, i32 %t_I_1_1" [fft.cpp:129]   --->   Operation 234 'fadd' 'add36_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [2/5] (7.25ns)   --->   "%sub27_i1_2 = fsub i32 %Stage1_R_load_1, i32 %t_R_1_2" [fft.cpp:126]   --->   Operation 235 'fsub' 'sub27_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 236 [2/5] (7.25ns)   --->   "%sub30_i1_2 = fsub i32 %Stage1_I_load_1, i32 %t_I_1_2" [fft.cpp:127]   --->   Operation 236 'fsub' 'sub30_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 237 [2/5] (7.25ns)   --->   "%add33_i1_2 = fadd i32 %Stage1_R_load_1, i32 %t_R_1_2" [fft.cpp:128]   --->   Operation 237 'fadd' 'add33_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 238 [2/5] (7.25ns)   --->   "%add36_i1_2 = fadd i32 %Stage1_I_load_1, i32 %t_I_1_2" [fft.cpp:129]   --->   Operation 238 'fadd' 'add36_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 239 [3/5] (7.25ns)   --->   "%sub27_i1_3 = fsub i32 %Stage1_R_1_load_1, i32 %t_R_1_3" [fft.cpp:126]   --->   Operation 239 'fsub' 'sub27_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 240 [3/5] (7.25ns)   --->   "%sub30_i1_3 = fsub i32 %Stage1_I_1_load_1, i32 %t_I_1_3" [fft.cpp:127]   --->   Operation 240 'fsub' 'sub30_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 241 [3/5] (7.25ns)   --->   "%add33_i1_3 = fadd i32 %Stage1_R_1_load_1, i32 %t_R_1_3" [fft.cpp:128]   --->   Operation 241 'fadd' 'add33_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 242 [3/5] (7.25ns)   --->   "%add36_i1_3 = fadd i32 %Stage1_I_1_load_1, i32 %t_I_1_3" [fft.cpp:129]   --->   Operation 242 'fadd' 'add36_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 243 [1/5] (7.25ns)   --->   "%sub27_i1 = fsub i32 %Stage1_R_load, i32 %t_R_s" [fft.cpp:126]   --->   Operation 243 'fsub' 'sub27_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 244 [1/5] (7.25ns)   --->   "%sub30_i1 = fsub i32 %Stage1_I_load, i32 %t_I_s" [fft.cpp:127]   --->   Operation 244 'fsub' 'sub30_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 245 [1/5] (7.25ns)   --->   "%add33_i1 = fadd i32 %Stage1_R_load, i32 %t_R_s" [fft.cpp:128]   --->   Operation 245 'fadd' 'add33_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 246 [1/5] (7.25ns)   --->   "%add36_i1 = fadd i32 %Stage1_I_load, i32 %t_I_s" [fft.cpp:129]   --->   Operation 246 'fadd' 'add36_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 247 [1/5] (7.25ns)   --->   "%sub27_i1_1 = fsub i32 %Stage1_R_1_load, i32 %t_R_1_1" [fft.cpp:126]   --->   Operation 247 'fsub' 'sub27_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 248 [1/5] (7.25ns)   --->   "%sub30_i1_1 = fsub i32 %Stage1_I_1_load, i32 %t_I_1_1" [fft.cpp:127]   --->   Operation 248 'fsub' 'sub30_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 249 [1/5] (7.25ns)   --->   "%add33_i1_1 = fadd i32 %Stage1_R_1_load, i32 %t_R_1_1" [fft.cpp:128]   --->   Operation 249 'fadd' 'add33_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 250 [1/5] (7.25ns)   --->   "%add36_i1_1 = fadd i32 %Stage1_I_1_load, i32 %t_I_1_1" [fft.cpp:129]   --->   Operation 250 'fadd' 'add36_i1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 251 [1/5] (7.25ns)   --->   "%sub27_i1_2 = fsub i32 %Stage1_R_load_1, i32 %t_R_1_2" [fft.cpp:126]   --->   Operation 251 'fsub' 'sub27_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 252 [1/5] (7.25ns)   --->   "%sub30_i1_2 = fsub i32 %Stage1_I_load_1, i32 %t_I_1_2" [fft.cpp:127]   --->   Operation 252 'fsub' 'sub30_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 253 [1/5] (7.25ns)   --->   "%add33_i1_2 = fadd i32 %Stage1_R_load_1, i32 %t_R_1_2" [fft.cpp:128]   --->   Operation 253 'fadd' 'add33_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 254 [1/5] (7.25ns)   --->   "%add36_i1_2 = fadd i32 %Stage1_I_load_1, i32 %t_I_1_2" [fft.cpp:129]   --->   Operation 254 'fadd' 'add36_i1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 255 [2/5] (7.25ns)   --->   "%sub27_i1_3 = fsub i32 %Stage1_R_1_load_1, i32 %t_R_1_3" [fft.cpp:126]   --->   Operation 255 'fsub' 'sub27_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 256 [2/5] (7.25ns)   --->   "%sub30_i1_3 = fsub i32 %Stage1_I_1_load_1, i32 %t_I_1_3" [fft.cpp:127]   --->   Operation 256 'fsub' 'sub30_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 257 [2/5] (7.25ns)   --->   "%add33_i1_3 = fadd i32 %Stage1_R_1_load_1, i32 %t_R_1_3" [fft.cpp:128]   --->   Operation 257 'fadd' 'add33_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 258 [2/5] (7.25ns)   --->   "%add36_i1_3 = fadd i32 %Stage1_I_1_load_1, i32 %t_I_1_3" [fft.cpp:129]   --->   Operation 258 'fadd' 'add36_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%Stage2_R_2_addr = getelementptr i32 %Stage2_R_2, i64 0, i64 %zext_ln118" [fft.cpp:126]   --->   Operation 259 'getelementptr' 'Stage2_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 260 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i1, i8 %Stage2_R_2_addr" [fft.cpp:126]   --->   Operation 260 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%Stage2_I_2_addr = getelementptr i32 %Stage2_I_2, i64 0, i64 %zext_ln118" [fft.cpp:127]   --->   Operation 261 'getelementptr' 'Stage2_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 262 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i1, i8 %Stage2_I_2_addr" [fft.cpp:127]   --->   Operation 262 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 263 [1/1] (0.00ns)   --->   "%Stage2_R_addr = getelementptr i32 %Stage2_R, i64 0, i64 %zext_ln118" [fft.cpp:128]   --->   Operation 263 'getelementptr' 'Stage2_R_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 264 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i1, i8 %Stage2_R_addr" [fft.cpp:128]   --->   Operation 264 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 265 [1/1] (0.00ns)   --->   "%Stage2_I_addr = getelementptr i32 %Stage2_I, i64 0, i64 %zext_ln118" [fft.cpp:129]   --->   Operation 265 'getelementptr' 'Stage2_I_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 266 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i1, i8 %Stage2_I_addr" [fft.cpp:129]   --->   Operation 266 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 267 [1/1] (0.00ns)   --->   "%Stage2_R_3_addr = getelementptr i32 %Stage2_R_3, i64 0, i64 %zext_ln118_1" [fft.cpp:126]   --->   Operation 267 'getelementptr' 'Stage2_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 268 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i1_1, i8 %Stage2_R_3_addr" [fft.cpp:126]   --->   Operation 268 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "%Stage2_I_3_addr = getelementptr i32 %Stage2_I_3, i64 0, i64 %zext_ln118_1" [fft.cpp:127]   --->   Operation 269 'getelementptr' 'Stage2_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 270 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i1_1, i8 %Stage2_I_3_addr" [fft.cpp:127]   --->   Operation 270 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "%Stage2_R_1_addr = getelementptr i32 %Stage2_R_1, i64 0, i64 %zext_ln118_1" [fft.cpp:128]   --->   Operation 271 'getelementptr' 'Stage2_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 272 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i1_1, i8 %Stage2_R_1_addr" [fft.cpp:128]   --->   Operation 272 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%Stage2_I_1_addr = getelementptr i32 %Stage2_I_1, i64 0, i64 %zext_ln118_1" [fft.cpp:129]   --->   Operation 273 'getelementptr' 'Stage2_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i1_1, i8 %Stage2_I_1_addr" [fft.cpp:129]   --->   Operation 274 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%Stage2_R_2_addr_1 = getelementptr i32 %Stage2_R_2, i64 0, i64 %zext_ln118_2" [fft.cpp:126]   --->   Operation 275 'getelementptr' 'Stage2_R_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i1_2, i8 %Stage2_R_2_addr_1" [fft.cpp:126]   --->   Operation 276 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%Stage2_I_2_addr_1 = getelementptr i32 %Stage2_I_2, i64 0, i64 %zext_ln118_2" [fft.cpp:127]   --->   Operation 277 'getelementptr' 'Stage2_I_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i1_2, i8 %Stage2_I_2_addr_1" [fft.cpp:127]   --->   Operation 278 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%Stage2_R_addr_1 = getelementptr i32 %Stage2_R, i64 0, i64 %zext_ln118_2" [fft.cpp:128]   --->   Operation 279 'getelementptr' 'Stage2_R_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i1_2, i8 %Stage2_R_addr_1" [fft.cpp:128]   --->   Operation 280 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%Stage2_I_addr_1 = getelementptr i32 %Stage2_I, i64 0, i64 %zext_ln118_2" [fft.cpp:129]   --->   Operation 281 'getelementptr' 'Stage2_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i1_2, i8 %Stage2_I_addr_1" [fft.cpp:129]   --->   Operation 282 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 283 [1/5] (7.25ns)   --->   "%sub27_i1_3 = fsub i32 %Stage1_R_1_load_1, i32 %t_R_1_3" [fft.cpp:126]   --->   Operation 283 'fsub' 'sub27_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 284 [1/5] (7.25ns)   --->   "%sub30_i1_3 = fsub i32 %Stage1_I_1_load_1, i32 %t_I_1_3" [fft.cpp:127]   --->   Operation 284 'fsub' 'sub30_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 285 [1/5] (7.25ns)   --->   "%add33_i1_3 = fadd i32 %Stage1_R_1_load_1, i32 %t_R_1_3" [fft.cpp:128]   --->   Operation 285 'fadd' 'add33_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 286 [1/5] (7.25ns)   --->   "%add36_i1_3 = fadd i32 %Stage1_I_1_load_1, i32 %t_I_1_3" [fft.cpp:129]   --->   Operation 286 'fadd' 'add36_i1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 298 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 298 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [fft.cpp:111]   --->   Operation 287 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fft.cpp:109]   --->   Operation 288 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "%Stage2_R_3_addr_1 = getelementptr i32 %Stage2_R_3, i64 0, i64 %zext_ln120" [fft.cpp:126]   --->   Operation 289 'getelementptr' 'Stage2_R_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 290 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i1_3, i8 %Stage2_R_3_addr_1" [fft.cpp:126]   --->   Operation 290 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 291 [1/1] (0.00ns)   --->   "%Stage2_I_3_addr_1 = getelementptr i32 %Stage2_I_3, i64 0, i64 %zext_ln120" [fft.cpp:127]   --->   Operation 291 'getelementptr' 'Stage2_I_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 292 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i1_3, i8 %Stage2_I_3_addr_1" [fft.cpp:127]   --->   Operation 292 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 293 [1/1] (0.00ns)   --->   "%Stage2_R_1_addr_1 = getelementptr i32 %Stage2_R_1, i64 0, i64 %zext_ln118_3" [fft.cpp:128]   --->   Operation 293 'getelementptr' 'Stage2_R_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 294 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i1_3, i8 %Stage2_R_1_addr_1" [fft.cpp:128]   --->   Operation 294 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%Stage2_I_1_addr_1 = getelementptr i32 %Stage2_I_1, i64 0, i64 %zext_ln118_3" [fft.cpp:129]   --->   Operation 295 'getelementptr' 'Stage2_I_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i1_3, i8 %Stage2_I_1_addr_1" [fft.cpp:129]   --->   Operation 296 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.inc.i38.0" [fft.cpp:109]   --->   Operation 297 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.98ns
The critical path consists of the following:
	'alloca' operation ('i_2_0') [17]  (0 ns)
	'load' operation ('i_2_0_load') on local variable 'i_2_0' [21]  (0 ns)
	'add' operation ('add_ln115', fft.cpp:115) [57]  (1.73 ns)
	'getelementptr' operation ('Stage1_R_3_addr', fft.cpp:118) [61]  (0 ns)
	'load' operation ('Stage1_R_3_load', fft.cpp:118) on array 'Stage1_R_3' [63]  (3.25 ns)

 <State 2>: 6.81ns
The critical path consists of the following:
	'or' operation ('or_ln109_1', fft.cpp:109) [116]  (0 ns)
	'add' operation ('add_ln115_1', fft.cpp:115) [121]  (1.82 ns)
	'add' operation ('add_ln116', fft.cpp:116) [122]  (1.73 ns)
	'getelementptr' operation ('Stage1_R_3_addr_1', fft.cpp:120) [131]  (0 ns)
	'load' operation ('Stage1_R_3_load_1', fft.cpp:120) on array 'Stage1_R_3' [132]  (3.25 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul23_i1', fft.cpp:123) [39]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul23_i1', fft.cpp:123) [39]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul23_i1', fft.cpp:123) [39]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul23_i1', fft.cpp:123) [39]  (5.7 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('t_R_s', fft.cpp:123) [40]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('t_R_s', fft.cpp:123) [40]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('t_R_s', fft.cpp:123) [40]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('t_R_s', fft.cpp:123) [40]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('t_R_s', fft.cpp:123) [40]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub27_i1', fft.cpp:126) [43]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub27_i1', fft.cpp:126) [43]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub27_i1', fft.cpp:126) [43]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub27_i1', fft.cpp:126) [43]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub27_i1', fft.cpp:126) [43]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub27_i1_3', fft.cpp:126) [145]  (7.26 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Stage2_R_3_addr_1', fft.cpp:126) [146]  (0 ns)
	'store' operation ('store_ln126', fft.cpp:126) of variable 'sub27_i1_3', fft.cpp:126 on array 'Stage2_R_3' [148]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
