Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../sw/tests/test_mesh_gemv_fs && cd ../sw/tests/test_mesh_gemv_fs && mkdir -p build
cp ./build/bin/test_mesh_gemv_fs ../sw/tests/test_mesh_gemv_fs/build/verif
objcopy --srec-len 1 --output-target=srec ../sw/tests/test_mesh_gemv_fs/build/verif ../sw/tests/test_mesh_gemv_fs/build/verif.s19
scripts/parse_s19.pl ../sw/tests/test_mesh_gemv_fs/build/verif.s19 > ../sw/tests/test_mesh_gemv_fs/build/verif.txt
python3 scripts/s19tomem.py ../sw/tests/test_mesh_gemv_fs/build/verif.txt ../sw/tests/test_mesh_gemv_fs/build/stim_instr.txt ../sw/tests/test_mesh_gemv_fs/build/stim_data.txt	
cd ../sw/tests/test_mesh_gemv_fs													&& \
cp -sf ../../../sim/modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../sim/work work         			
riscv32-unknown-elf-objdump -d -S ../sw/tests/test_mesh_gemv_fs/build/verif > ../sw/tests/test_mesh_gemv_fs/build/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../sw/tests/test_mesh_gemv_fs/build/verif > ../sw/tests/test_mesh_gemv_fs/build/verif.objdump
python3 scripts/objdump2itb.py ../sw/tests/test_mesh_gemv_fs/build/verif.objdump > ../sw/tests/test_mesh_gemv_fs/build/verif.itb
cd /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA 												&& \
make run test=test_mesh_gemv_fs gui=0 mesh_dv=1
make[1]: Entering directory '/scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA'
cd sw/tests &&							\
mkdir -p test_mesh_gemv_fs &&							\
cd test_mesh_gemv_fs &&								\
mkdir -p build								
riscv32-unknown-elf-gcc -march=rv32imafc -mabi=ilp32f -D__riscv__ -O3 -g -Wextra -Wall -Wno-unused-parameter -Wno-unused-variable -Wno-unused-function -Wundef -fdata-sections -ffunction-sections -MMD -MP -c sw/kernel/crt0.S -o sw/tests/test_mesh_gemv_fs/build/crt0.o
cd sw/tests/test_mesh_gemv_fs;                                                                		 \
questa-2025.1 vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a"                 \
+INST_HEX=build/stim_instr.txt                                                                    \
+DATA_HEX=build/stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC100000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log   +log_file_16=./core_16_traces.log   +log_file_17=./core_17_traces.log   +log_file_18=./core_18_traces.log   +log_file_19=./core_19_traces.log   +log_file_20=./core_20_traces.log   +log_file_21=./core_21_traces.log   +log_file_22=./core_22_traces.log   +log_file_23=./core_23_traces.log   +log_file_24=./core_24_traces.log   +log_file_25=./core_25_traces.log   +log_file_26=./core_26_traces.log   +log_file_27=./core_27_traces.log   +log_file_28=./core_28_traces.log   +log_file_29=./core_29_traces.log   +log_file_30=./core_30_traces.log   +log_file_31=./core_31_traces.log   +log_file_32=./core_32_traces.log   +log_file_33=./core_33_traces.log   +log_file_34=./core_34_traces.log   +log_file_35=./core_35_traces.log   +log_file_36=./core_36_traces.log   +log_file_37=./core_37_traces.log   +log_file_38=./core_38_traces.log   +log_file_39=./core_39_traces.log   +log_file_40=./core_40_traces.log   +log_file_41=./core_41_traces.log   +log_file_42=./core_42_traces.log   +log_file_43=./core_43_traces.log   +log_file_44=./core_44_traces.log   +log_file_45=./core_45_traces.log   +log_file_46=./core_46_traces.log   +log_file_47=./core_47_traces.log   +log_file_48=./core_48_traces.log   +log_file_49=./core_49_traces.log   +log_file_50=./core_50_traces.log   +log_file_51=./core_51_traces.log   +log_file_52=./core_52_traces.log   +log_file_53=./core_53_traces.log   +log_file_54=./core_54_traces.log   +log_file_55=./core_55_traces.log   +log_file_56=./core_56_traces.log   +log_file_57=./core_57_traces.log   +log_file_58=./core_58_traces.log   +log_file_59=./core_59_traces.log   +log_file_60=./core_60_traces.log   +log_file_61=./core_61_traces.log   +log_file_62=./core_62_traces.log   +log_file_63=./core_63_traces.log   +log_file_64=./core_64_traces.log   +log_file_65=./core_65_traces.log   +log_file_66=./core_66_traces.log   +log_file_67=./core_67_traces.log   +log_file_68=./core_68_traces.log   +log_file_69=./core_69_traces.log   +log_file_70=./core_70_traces.log   +log_file_71=./core_71_traces.log   +log_file_72=./core_72_traces.log   +log_file_73=./core_73_traces.log   +log_file_74=./core_74_traces.log   +log_file_75=./core_75_traces.log   +log_file_76=./core_76_traces.log   +log_file_77=./core_77_traces.log   +log_file_78=./core_78_traces.log   +log_file_79=./core_79_traces.log   +log_file_80=./core_80_traces.log   +log_file_81=./core_81_traces.log   +log_file_82=./core_82_traces.log   +log_file_83=./core_83_traces.log   +log_file_84=./core_84_traces.log   +log_file_85=./core_85_traces.log   +log_file_86=./core_86_traces.log   +log_file_87=./core_87_traces.log   +log_file_88=./core_88_traces.log   +log_file_89=./core_89_traces.log   +log_file_90=./core_90_traces.log   +log_file_91=./core_91_traces.log   +log_file_92=./core_92_traces.log   +log_file_93=./core_93_traces.log   +log_file_94=./core_94_traces.log   +log_file_95=./core_95_traces.log   +log_file_96=./core_96_traces.log   +log_file_97=./core_97_traces.log   +log_file_98=./core_98_traces.log   +log_file_99=./core_99_traces.log   +log_file_100=./core_100_traces.log   +log_file_101=./core_101_traces.log   +log_file_102=./core_102_traces.log   +log_file_103=./core_103_traces.log   +log_file_104=./core_104_traces.log   +log_file_105=./core_105_traces.log   +log_file_106=./core_106_traces.log   +log_file_107=./core_107_traces.log   +log_file_108=./core_108_traces.log   +log_file_109=./core_109_traces.log   +log_file_110=./core_110_traces.log   +log_file_111=./core_111_traces.log   +log_file_112=./core_112_traces.log   +log_file_113=./core_113_traces.log   +log_file_114=./core_114_traces.log   +log_file_115=./core_115_traces.log   +log_file_116=./core_116_traces.log   +log_file_117=./core_117_traces.log   +log_file_118=./core_118_traces.log   +log_file_119=./core_119_traces.log   +log_file_120=./core_120_traces.log   +log_file_121=./core_121_traces.log   +log_file_122=./core_122_traces.log   +log_file_123=./core_123_traces.log   +log_file_124=./core_124_traces.log   +log_file_125=./core_125_traces.log   +log_file_126=./core_126_traces.log   +log_file_127=./core_127_traces.log   +log_file_128=./core_128_traces.log   +log_file_129=./core_129_traces.log   +log_file_130=./core_130_traces.log   +log_file_131=./core_131_traces.log   +log_file_132=./core_132_traces.log   +log_file_133=./core_133_traces.log   +log_file_134=./core_134_traces.log   +log_file_135=./core_135_traces.log   +log_file_136=./core_136_traces.log   +log_file_137=./core_137_traces.log   +log_file_138=./core_138_traces.log   +log_file_139=./core_139_traces.log   +log_file_140=./core_140_traces.log   +log_file_141=./core_141_traces.log   +log_file_142=./core_142_traces.log   +log_file_143=./core_143_traces.log   +log_file_144=./core_144_traces.log   +log_file_145=./core_145_traces.log   +log_file_146=./core_146_traces.log   +log_file_147=./core_147_traces.log   +log_file_148=./core_148_traces.log   +log_file_149=./core_149_traces.log   +log_file_150=./core_150_traces.log   +log_file_151=./core_151_traces.log   +log_file_152=./core_152_traces.log   +log_file_153=./core_153_traces.log   +log_file_154=./core_154_traces.log   +log_file_155=./core_155_traces.log   +log_file_156=./core_156_traces.log   +log_file_157=./core_157_traces.log   +log_file_158=./core_158_traces.log   +log_file_159=./core_159_traces.log   +log_file_160=./core_160_traces.log   +log_file_161=./core_161_traces.log   +log_file_162=./core_162_traces.log   +log_file_163=./core_163_traces.log   +log_file_164=./core_164_traces.log   +log_file_165=./core_165_traces.log   +log_file_166=./core_166_traces.log   +log_file_167=./core_167_traces.log   +log_file_168=./core_168_traces.log   +log_file_169=./core_169_traces.log   +log_file_170=./core_170_traces.log   +log_file_171=./core_171_traces.log   +log_file_172=./core_172_traces.log   +log_file_173=./core_173_traces.log   +log_file_174=./core_174_traces.log   +log_file_175=./core_175_traces.log   +log_file_176=./core_176_traces.log   +log_file_177=./core_177_traces.log   +log_file_178=./core_178_traces.log   +log_file_179=./core_179_traces.log   +log_file_180=./core_180_traces.log   +log_file_181=./core_181_traces.log   +log_file_182=./core_182_traces.log   +log_file_183=./core_183_traces.log   +log_file_184=./core_184_traces.log   +log_file_185=./core_185_traces.log   +log_file_186=./core_186_traces.log   +log_file_187=./core_187_traces.log   +log_file_188=./core_188_traces.log   +log_file_189=./core_189_traces.log   +log_file_190=./core_190_traces.log   +log_file_191=./core_191_traces.log   +log_file_192=./core_192_traces.log   +log_file_193=./core_193_traces.log   +log_file_194=./core_194_traces.log   +log_file_195=./core_195_traces.log   +log_file_196=./core_196_traces.log   +log_file_197=./core_197_traces.log   +log_file_198=./core_198_traces.log   +log_file_199=./core_199_traces.log   +log_file_200=./core_200_traces.log   +log_file_201=./core_201_traces.log   +log_file_202=./core_202_traces.log   +log_file_203=./core_203_traces.log   +log_file_204=./core_204_traces.log   +log_file_205=./core_205_traces.log   +log_file_206=./core_206_traces.log   +log_file_207=./core_207_traces.log   +log_file_208=./core_208_traces.log   +log_file_209=./core_209_traces.log   +log_file_210=./core_210_traces.log   +log_file_211=./core_211_traces.log   +log_file_212=./core_212_traces.log   +log_file_213=./core_213_traces.log   +log_file_214=./core_214_traces.log   +log_file_215=./core_215_traces.log   +log_file_216=./core_216_traces.log   +log_file_217=./core_217_traces.log   +log_file_218=./core_218_traces.log   +log_file_219=./core_219_traces.log   +log_file_220=./core_220_traces.log   +log_file_221=./core_221_traces.log   +log_file_222=./core_222_traces.log   +log_file_223=./core_223_traces.log   +log_file_224=./core_224_traces.log   +log_file_225=./core_225_traces.log   +log_file_226=./core_226_traces.log   +log_file_227=./core_227_traces.log   +log_file_228=./core_228_traces.log   +log_file_229=./core_229_traces.log   +log_file_230=./core_230_traces.log   +log_file_231=./core_231_traces.log   +log_file_232=./core_232_traces.log   +log_file_233=./core_233_traces.log   +log_file_234=./core_234_traces.log   +log_file_235=./core_235_traces.log   +log_file_236=./core_236_traces.log   +log_file_237=./core_237_traces.log   +log_file_238=./core_238_traces.log   +log_file_239=./core_239_traces.log   +log_file_240=./core_240_traces.log   +log_file_241=./core_241_traces.log   +log_file_242=./core_242_traces.log   +log_file_243=./core_243_traces.log   +log_file_244=./core_244_traces.log   +log_file_245=./core_245_traces.log   +log_file_246=./core_246_traces.log   +log_file_247=./core_247_traces.log   +log_file_248=./core_248_traces.log   +log_file_249=./core_249_traces.log   +log_file_250=./core_250_traces.log   +log_file_251=./core_251_traces.log   +log_file_252=./core_252_traces.log   +log_file_253=./core_253_traces.log   +log_file_254=./core_254_traces.log   +log_file_255=./core_255_traces.log                                                                                             \
+itb_file=build/verif.itb
Reading pref.tcl

# 2025.1_2

# vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a" "+INST_HEX=build/stim_instr.txt" "+DATA_HEX=build/stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC100000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+log_file_16=./core_16_traces.log" "+log_file_17=./core_17_traces.log" "+log_file_18=./core_18_traces.log" "+log_file_19=./core_19_traces.log" "+log_file_20=./core_20_traces.log" "+log_file_21=./core_21_traces.log" "+log_file_22=./core_22_traces.log" "+log_file_23=./core_23_traces.log" "+log_file_24=./core_24_traces.log" "+log_file_25=./core_25_traces.log" "+log_file_26=./core_26_traces.log" "+log_file_27=./core_27_traces.log" "+log_file_28=./core_28_traces.log" "+log_file_29=./core_29_traces.log" "+log_file_30=./core_30_traces.log" "+log_file_31=./core_31_traces.log" "+log_file_32=./core_32_traces.log" "+log_file_33=./core_33_traces.log" "+log_file_34=./core_34_traces.log" "+log_file_35=./core_35_traces.log" "+log_file_36=./core_36_traces.log" "+log_file_37=./core_37_traces.log" "+log_file_38=./core_38_traces.log" "+log_file_39=./core_39_traces.log" "+log_file_40=./core_40_traces.log" "+log_file_41=./core_41_traces.log" "+log_file_42=./core_42_traces.log" "+log_file_43=./core_43_traces.log" "+log_file_44=./core_44_traces.log" "+log_file_45=./core_45_traces.log" "+log_file_46=./core_46_traces.log" "+log_file_47=./core_47_traces.log" "+log_file_48=./core_48_traces.log" "+log_file_49=./core_49_traces.log" "+log_file_50=./core_50_traces.log" "+log_file_51=./core_51_traces.log" "+log_file_52=./core_52_traces.log" "+log_file_53=./core_53_traces.log" "+log_file_54=./core_54_traces.log" "+log_file_55=./core_55_traces.log" "+log_file_56=./core_56_traces.log" "+log_file_57=./core_57_traces.log" "+log_file_58=./core_58_traces.log" "+log_file_59=./core_59_traces.log" "+log_file_60=./core_60_traces.log" "+log_file_61=./core_61_traces.log" "+log_file_62=./core_62_traces.log" "+log_file_63=./core_63_traces.log" "+log_file_64=./core_64_traces.log" "+log_file_65=./core_65_traces.log" "+log_file_66=./core_66_traces.log" "+log_file_67=./core_67_traces.log" "+log_file_68=./core_68_traces.log" "+log_file_69=./core_69_traces.log" "+log_file_70=./core_70_traces.log" "+log_file_71=./core_71_traces.log" "+log_file_72=./core_72_traces.log" "+log_file_73=./core_73_traces.log" "+log_file_74=./core_74_traces.log" "+log_file_75=./core_75_traces.log" "+log_file_76=./core_76_traces.log" "+log_file_77=./core_77_traces.log" "+log_file_78=./core_78_traces.log" "+log_file_79=./core_79_traces.log" "+log_file_80=./core_80_traces.log" "+log_file_81=./core_81_traces.log" "+log_file_82=./core_82_traces.log" "+log_file_83=./core_83_traces.log" "+log_file_84=./core_84_traces.log" "+log_file_85=./core_85_traces.log" "+log_file_86=./core_86_traces.log" "+log_file_87=./core_87_traces.log" "+log_file_88=./core_88_traces.log" "+log_file_89=./core_89_traces.log" "+log_file_90=./core_90_traces.log" "+log_file_91=./core_91_traces.log" "+log_file_92=./core_92_traces.log" "+log_file_93=./core_93_traces.log" "+log_file_94=./core_94_traces.log" "+log_file_95=./core_95_traces.log" "+log_file_96=./core_96_traces.log" "+log_file_97=./core_97_traces.log" "+log_file_98=./core_98_traces.log" "+log_file_99=./core_99_traces.log" "+log_file_100=./core_100_traces.log" "+log_file_101=./core_101_traces.log" "+log_file_102=./core_102_traces.log" "+log_file_103=./core_103_traces.log" "+log_file_104=./core_104_traces.log" "+log_file_105=./core_105_traces.log" "+log_file_106=./core_106_traces.log" "+log_file_107=./core_107_traces.log" "+log_file_108=./core_108_traces.log" "+log_file_109=./core_109_traces.log" "+log_file_110=./core_110_traces.log" "+log_file_111=./core_111_traces.log" "+log_file_112=./core_112_traces.log" "+log_file_113=./core_113_traces.log" "+log_file_114=./core_114_traces.log" "+log_file_115=./core_115_traces.log" "+log_file_116=./core_116_traces.log" "+log_file_117=./core_117_traces.log" "+log_file_118=./core_118_traces.log" "+log_file_119=./core_119_traces.log" "+log_file_120=./core_120_traces.log" "+log_file_121=./core_121_traces.log" "+log_file_122=./core_122_traces.log" "+log_file_123=./core_123_traces.log" "+log_file_124=./core_124_traces.log" "+log_file_125=./core_125_traces.log" "+log_file_126=./core_126_traces.log" "+log_file_127=./core_127_traces.log" "+log_file_128=./core_128_traces.log" "+log_file_129=./core_129_traces.log" "+log_file_130=./core_130_traces.log" "+log_file_131=./core_131_traces.log" "+log_file_132=./core_132_traces.log" "+log_file_133=./core_133_traces.log" "+log_file_134=./core_134_traces.log" "+log_file_135=./core_135_traces.log" "+log_file_136=./core_136_traces.log" "+log_file_137=./core_137_traces.log" "+log_file_138=./core_138_traces.log" "+log_file_139=./core_139_traces.log" "+log_file_140=./core_140_traces.log" "+log_file_141=./core_141_traces.log" "+log_file_142=./core_142_traces.log" "+log_file_143=./core_143_traces.log" "+log_file_144=./core_144_traces.log" "+log_file_145=./core_145_traces.log" "+log_file_146=./core_146_traces.log" "+log_file_147=./core_147_traces.log" "+log_file_148=./core_148_traces.log" "+log_file_149=./core_149_traces.log" "+log_file_150=./core_150_traces.log" "+log_file_151=./core_151_traces.log" "+log_file_152=./core_152_traces.log" "+log_file_153=./core_153_traces.log" "+log_file_154=./core_154_traces.log" "+log_file_155=./core_155_traces.log" "+log_file_156=./core_156_traces.log" "+log_file_157=./core_157_traces.log" "+log_file_158=./core_158_traces.log" "+log_file_159=./core_159_traces.log" "+log_file_160=./core_160_traces.log" "+log_file_161=./core_161_traces.log" "+log_file_162=./core_162_traces.log" "+log_file_163=./core_163_traces.log" "+log_file_164=./core_164_traces.log" "+log_file_165=./core_165_traces.log" "+log_file_166=./core_166_traces.log" "+log_file_167=./core_167_traces.log" "+log_file_168=./core_168_traces.log" "+log_file_169=./core_169_traces.log" "+log_file_170=./core_170_traces.log" "+log_file_171=./core_171_traces.log" "+log_file_172=./core_172_traces.log" "+log_file_173=./core_173_traces.log" "+log_file_174=./core_174_traces.log" "+log_file_175=./core_175_traces.log" "+log_file_176=./core_176_traces.log" "+log_file_177=./core_177_traces.log" "+log_file_178=./core_178_traces.log" "+log_file_179=./core_179_traces.log" "+log_file_180=./core_180_traces.log" "+log_file_181=./core_181_traces.log" "+log_file_182=./core_182_traces.log" "+log_file_183=./core_183_traces.log" "+log_file_184=./core_184_traces.log" "+log_file_185=./core_185_traces.log" "+log_file_186=./core_186_traces.log" "+log_file_187=./core_187_traces.log" "+log_file_188=./core_188_traces.log" "+log_file_189=./core_189_traces.log" "+log_file_190=./core_190_traces.log" "+log_file_191=./core_191_traces.log" "+log_file_192=./core_192_traces.log" "+log_file_193=./core_193_traces.log" "+log_file_194=./core_194_traces.log" "+log_file_195=./core_195_traces.log" "+log_file_196=./core_196_traces.log" "+log_file_197=./core_197_traces.log" "+log_file_198=./core_198_traces.log" "+log_file_199=./core_199_traces.log" "+log_file_200=./core_200_traces.log" "+log_file_201=./core_201_traces.log" "+log_file_202=./core_202_traces.log" "+log_file_203=./core_203_traces.log" "+log_file_204=./core_204_traces.log" "+log_file_205=./core_205_traces.log" "+log_file_206=./core_206_traces.log" "+log_file_207=./core_207_traces.log" "+log_file_208=./core_208_traces.log" "+log_file_209=./core_209_traces.log" "+log_file_210=./core_210_traces.log" "+log_file_211=./core_211_traces.log" "+log_file_212=./core_212_traces.log" "+log_file_213=./core_213_traces.log" "+log_file_214=./core_214_traces.log" "+log_file_215=./core_215_traces.log" "+log_file_216=./core_216_traces.log" "+log_file_217=./core_217_traces.log" "+log_file_218=./core_218_traces.log" "+log_file_219=./core_219_traces.log" "+log_file_220=./core_220_traces.log" "+log_file_221=./core_221_traces.log" "+log_file_222=./core_222_traces.log" "+log_file_223=./core_223_traces.log" "+log_file_224=./core_224_traces.log" "+log_file_225=./core_225_traces.log" "+log_file_226=./core_226_traces.log" "+log_file_227=./core_227_traces.log" "+log_file_228=./core_228_traces.log" "+log_file_229=./core_229_traces.log" "+log_file_230=./core_230_traces.log" "+log_file_231=./core_231_traces.log" "+log_file_232=./core_232_traces.log" "+log_file_233=./core_233_traces.log" "+log_file_234=./core_234_traces.log" "+log_file_235=./core_235_traces.log" "+log_file_236=./core_236_traces.log" "+log_file_237=./core_237_traces.log" "+log_file_238=./core_238_traces.log" "+log_file_239=./core_239_traces.log" "+log_file_240=./core_240_traces.log" "+log_file_241=./core_241_traces.log" "+log_file_242=./core_242_traces.log" "+log_file_243=./core_243_traces.log" "+log_file_244=./core_244_traces.log" "+log_file_245=./core_245_traces.log" "+log_file_246=./core_246_traces.log" "+log_file_247=./core_247_traces.log" "+log_file_248=./core_248_traces.log" "+log_file_249=./core_249_traces.log" "+log_file_250=./core_250_traces.log" "+log_file_251=./core_251_traces.log" "+log_file_252=./core_252_traces.log" "+log_file_253=./core_253_traces.log" "+log_file_254=./core_254_traces.log" "+log_file_255=./core_255_traces.log" "+itb_file=build/verif.itb" 
# Start time: 11:37:42 on Nov 24,2025
# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.redmule_pkg(fast)
# Loading work.axi_pkg(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_nw_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.magia_tile(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.redmule_top(fast)
# Loading work.redmule_mux(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.redmule_row(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.spill_register(fast)
# Loading work.obi_demux(fast)
# Loading work.local_interconnect(fast)
# Loading work.hci_router(fast)
# Loading work.hci_router_reorder(fast)
# Loading work.hci_arbiter_tree(fast)
# Loading work.hci_router(fast__1)
# Loading work.hci_router_reorder(fast__1)
# Loading work.hci_arbiter_tree(fast__1)
# Loading work.hci_arbiter(fast)
# Loading work.hci_arbiter(fast__1)
# Loading work.hci_arbiter(fast__2)
# Loading work.hci_router(fast__2)
# Loading work.hci_router_reorder(fast__2)
# Loading work.hci_arbiter(fast__3)
# Loading work.l1_spm(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_ctrl(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.rr_arb_tree(fast__5)
# Loading work.tc_sram_impl(fast)
# Loading work.rr_arb_tree(fast__6)
# Loading work.axi_xbar(fast)
# Loading work.spill_register(fast__5)
# Loading work.spill_register(fast__7)
# Loading work.spill_register(fast__8)
# Loading work.rr_arb_tree(fast__7)
# Loading work.rr_arb_tree(fast__8)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_nw_router(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.floo_nw_chimney(fast)
# Loading work.addr_decode(fast__2)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpnew_top(fast)
# Loading work.rr_arb_tree(fast__11)
# Loading work.rr_arb_tree(fast__12)
# Loading work.rr_arb_tree(fast__13)
# Loading work.rr_arb_tree(fast__14)
# Loading work.rr_arb_tree(fast__15)
# Loading work.rr_arb_tree(fast__16)
# Loading work.xif_if2struct(fast)
# Loading work.local_interconnect(fast__1)
# Loading work.hci_router(fast__3)
# Loading work.hci_router(fast__4)
# Loading work.hci_router(fast__5)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_16x16_pkg(fast)
# Loading work.fractal_sync_16x16(fast)
# Loading work.fractal_sync_8x8_pkg(fast)
# Loading work.fractal_sync_8x8_core(fast)
# Loading work.fractal_sync_4x4_pkg(fast)
# Loading work.fractal_sync_4x4_core(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_1d_rf(fast__1)
# Loading work.fractal_sync_mp_rf(fast__1)
# Loading work.fractal_sync_1d_remote_rf(fast__3)
# Loading work.fractal_sync_1d_rf(fast__2)
# Loading work.fractal_sync_mp_rf(fast__2)
# Loading work.fractal_sync_1d_remote_rf(fast__5)
# Loading work.fractal_sync_1d_rf(fast__3)
# Loading work.fractal_sync_1d_local_rf(fast__3)
# Loading work.fractal_sync_mp_rf(fast__3)
# Loading work.fractal_sync_1d_remote_rf(fast__7)
# Loading work.axi_dw_upsizer(fast)
# Loading work.rr_arb_tree(fast__17)
# Loading work.rr_arb_tree(fast__18)
# Loading work.rr_arb_tree(fast__19)
# Loading work.spill_register(fast__17)
# Loading work.spill_register(fast__19)
# Loading work.spill_register(fast__20)
# Loading work.rr_arb_tree(fast__20)
# Loading work.floo_nw_chimney(fast__1)
# Loading work.rr_arb_tree(fast__21)
# Loading work.rr_arb_tree(fast__22)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_intf(fast__12)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__8)
# Loading work.hci_core_intf(fast__13)
# Loading work.hci_core_intf(fast__14)
# Loading work.hci_core_intf(fast__17)
# Loading work.hci_core_intf(fast__18)
# Loading work.hci_core_intf(fast__19)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_16
# RISC-V Trace: Writing log to: ./core_16_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_17
# RISC-V Trace: Writing log to: ./core_17_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_18
# RISC-V Trace: Writing log to: ./core_18_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_19
# RISC-V Trace: Writing log to: ./core_19_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_20
# RISC-V Trace: Writing log to: ./core_20_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_21
# RISC-V Trace: Writing log to: ./core_21_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_22
# RISC-V Trace: Writing log to: ./core_22_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_23
# RISC-V Trace: Writing log to: ./core_23_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_24
# RISC-V Trace: Writing log to: ./core_24_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_25
# RISC-V Trace: Writing log to: ./core_25_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_26
# RISC-V Trace: Writing log to: ./core_26_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_27
# RISC-V Trace: Writing log to: ./core_27_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_28
# RISC-V Trace: Writing log to: ./core_28_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_29
# RISC-V Trace: Writing log to: ./core_29_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_30
# RISC-V Trace: Writing log to: ./core_30_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_31
# RISC-V Trace: Writing log to: ./core_31_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_32
# RISC-V Trace: Writing log to: ./core_32_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_33
# RISC-V Trace: Writing log to: ./core_33_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_34
# RISC-V Trace: Writing log to: ./core_34_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_35
# RISC-V Trace: Writing log to: ./core_35_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_36
# RISC-V Trace: Writing log to: ./core_36_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_37
# RISC-V Trace: Writing log to: ./core_37_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_38
# RISC-V Trace: Writing log to: ./core_38_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_39
# RISC-V Trace: Writing log to: ./core_39_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_40
# RISC-V Trace: Writing log to: ./core_40_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_41
# RISC-V Trace: Writing log to: ./core_41_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_42
# RISC-V Trace: Writing log to: ./core_42_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_43
# RISC-V Trace: Writing log to: ./core_43_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_44
# RISC-V Trace: Writing log to: ./core_44_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_45
# RISC-V Trace: Writing log to: ./core_45_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_46
# RISC-V Trace: Writing log to: ./core_46_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_47
# RISC-V Trace: Writing log to: ./core_47_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_48
# RISC-V Trace: Writing log to: ./core_48_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_49
# RISC-V Trace: Writing log to: ./core_49_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_50
# RISC-V Trace: Writing log to: ./core_50_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_51
# RISC-V Trace: Writing log to: ./core_51_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_52
# RISC-V Trace: Writing log to: ./core_52_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_53
# RISC-V Trace: Writing log to: ./core_53_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_54
# RISC-V Trace: Writing log to: ./core_54_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_55
# RISC-V Trace: Writing log to: ./core_55_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_56
# RISC-V Trace: Writing log to: ./core_56_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_57
# RISC-V Trace: Writing log to: ./core_57_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_58
# RISC-V Trace: Writing log to: ./core_58_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_59
# RISC-V Trace: Writing log to: ./core_59_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_60
# RISC-V Trace: Writing log to: ./core_60_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_61
# RISC-V Trace: Writing log to: ./core_61_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_62
# RISC-V Trace: Writing log to: ./core_62_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_63
# RISC-V Trace: Writing log to: ./core_63_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_64
# RISC-V Trace: Writing log to: ./core_64_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_65
# RISC-V Trace: Writing log to: ./core_65_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_66
# RISC-V Trace: Writing log to: ./core_66_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_67
# RISC-V Trace: Writing log to: ./core_67_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_68
# RISC-V Trace: Writing log to: ./core_68_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_69
# RISC-V Trace: Writing log to: ./core_69_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_70
# RISC-V Trace: Writing log to: ./core_70_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_71
# RISC-V Trace: Writing log to: ./core_71_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_72
# RISC-V Trace: Writing log to: ./core_72_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_73
# RISC-V Trace: Writing log to: ./core_73_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_74
# RISC-V Trace: Writing log to: ./core_74_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_75
# RISC-V Trace: Writing log to: ./core_75_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_76
# RISC-V Trace: Writing log to: ./core_76_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_77
# RISC-V Trace: Writing log to: ./core_77_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_78
# RISC-V Trace: Writing log to: ./core_78_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_79
# RISC-V Trace: Writing log to: ./core_79_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_80
# RISC-V Trace: Writing log to: ./core_80_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_81
# RISC-V Trace: Writing log to: ./core_81_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_82
# RISC-V Trace: Writing log to: ./core_82_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_83
# RISC-V Trace: Writing log to: ./core_83_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_84
# RISC-V Trace: Writing log to: ./core_84_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_85
# RISC-V Trace: Writing log to: ./core_85_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_86
# RISC-V Trace: Writing log to: ./core_86_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_87
# RISC-V Trace: Writing log to: ./core_87_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_88
# RISC-V Trace: Writing log to: ./core_88_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_89
# RISC-V Trace: Writing log to: ./core_89_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_90
# RISC-V Trace: Writing log to: ./core_90_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_91
# RISC-V Trace: Writing log to: ./core_91_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_92
# RISC-V Trace: Writing log to: ./core_92_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_93
# RISC-V Trace: Writing log to: ./core_93_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_94
# RISC-V Trace: Writing log to: ./core_94_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_95
# RISC-V Trace: Writing log to: ./core_95_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_96
# RISC-V Trace: Writing log to: ./core_96_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_97
# RISC-V Trace: Writing log to: ./core_97_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_98
# RISC-V Trace: Writing log to: ./core_98_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_99
# RISC-V Trace: Writing log to: ./core_99_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_100
# RISC-V Trace: Writing log to: ./core_100_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_101
# RISC-V Trace: Writing log to: ./core_101_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_102
# RISC-V Trace: Writing log to: ./core_102_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_103
# RISC-V Trace: Writing log to: ./core_103_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_104
# RISC-V Trace: Writing log to: ./core_104_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_105
# RISC-V Trace: Writing log to: ./core_105_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_106
# RISC-V Trace: Writing log to: ./core_106_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_107
# RISC-V Trace: Writing log to: ./core_107_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_108
# RISC-V Trace: Writing log to: ./core_108_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_109
# RISC-V Trace: Writing log to: ./core_109_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_110
# RISC-V Trace: Writing log to: ./core_110_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_111
# RISC-V Trace: Writing log to: ./core_111_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_112
# RISC-V Trace: Writing log to: ./core_112_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_113
# RISC-V Trace: Writing log to: ./core_113_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_114
# RISC-V Trace: Writing log to: ./core_114_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_115
# RISC-V Trace: Writing log to: ./core_115_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_116
# RISC-V Trace: Writing log to: ./core_116_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_117
# RISC-V Trace: Writing log to: ./core_117_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_118
# RISC-V Trace: Writing log to: ./core_118_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_119
# RISC-V Trace: Writing log to: ./core_119_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_120
# RISC-V Trace: Writing log to: ./core_120_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_121
# RISC-V Trace: Writing log to: ./core_121_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_122
# RISC-V Trace: Writing log to: ./core_122_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_123
# RISC-V Trace: Writing log to: ./core_123_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_124
# RISC-V Trace: Writing log to: ./core_124_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_125
# RISC-V Trace: Writing log to: ./core_125_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_126
# RISC-V Trace: Writing log to: ./core_126_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_127
# RISC-V Trace: Writing log to: ./core_127_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_128
# RISC-V Trace: Writing log to: ./core_128_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_129
# RISC-V Trace: Writing log to: ./core_129_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_130
# RISC-V Trace: Writing log to: ./core_130_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_131
# RISC-V Trace: Writing log to: ./core_131_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_132
# RISC-V Trace: Writing log to: ./core_132_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_133
# RISC-V Trace: Writing log to: ./core_133_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_134
# RISC-V Trace: Writing log to: ./core_134_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_135
# RISC-V Trace: Writing log to: ./core_135_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_136
# RISC-V Trace: Writing log to: ./core_136_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_137
# RISC-V Trace: Writing log to: ./core_137_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_138
# RISC-V Trace: Writing log to: ./core_138_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_139
# RISC-V Trace: Writing log to: ./core_139_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_140
# RISC-V Trace: Writing log to: ./core_140_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_141
# RISC-V Trace: Writing log to: ./core_141_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_142
# RISC-V Trace: Writing log to: ./core_142_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_143
# RISC-V Trace: Writing log to: ./core_143_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_144
# RISC-V Trace: Writing log to: ./core_144_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_145
# RISC-V Trace: Writing log to: ./core_145_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_146
# RISC-V Trace: Writing log to: ./core_146_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_147
# RISC-V Trace: Writing log to: ./core_147_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_148
# RISC-V Trace: Writing log to: ./core_148_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_149
# RISC-V Trace: Writing log to: ./core_149_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_150
# RISC-V Trace: Writing log to: ./core_150_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_151
# RISC-V Trace: Writing log to: ./core_151_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_152
# RISC-V Trace: Writing log to: ./core_152_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_153
# RISC-V Trace: Writing log to: ./core_153_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_154
# RISC-V Trace: Writing log to: ./core_154_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_155
# RISC-V Trace: Writing log to: ./core_155_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_156
# RISC-V Trace: Writing log to: ./core_156_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_157
# RISC-V Trace: Writing log to: ./core_157_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_158
# RISC-V Trace: Writing log to: ./core_158_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_159
# RISC-V Trace: Writing log to: ./core_159_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_160
# RISC-V Trace: Writing log to: ./core_160_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_161
# RISC-V Trace: Writing log to: ./core_161_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_162
# RISC-V Trace: Writing log to: ./core_162_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_163
# RISC-V Trace: Writing log to: ./core_163_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_164
# RISC-V Trace: Writing log to: ./core_164_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_165
# RISC-V Trace: Writing log to: ./core_165_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_166
# RISC-V Trace: Writing log to: ./core_166_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_167
# RISC-V Trace: Writing log to: ./core_167_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_168
# RISC-V Trace: Writing log to: ./core_168_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_169
# RISC-V Trace: Writing log to: ./core_169_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_170
# RISC-V Trace: Writing log to: ./core_170_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_171
# RISC-V Trace: Writing log to: ./core_171_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_172
# RISC-V Trace: Writing log to: ./core_172_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_173
# RISC-V Trace: Writing log to: ./core_173_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_174
# RISC-V Trace: Writing log to: ./core_174_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_175
# RISC-V Trace: Writing log to: ./core_175_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_176
# RISC-V Trace: Writing log to: ./core_176_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_177
# RISC-V Trace: Writing log to: ./core_177_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_178
# RISC-V Trace: Writing log to: ./core_178_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_179
# RISC-V Trace: Writing log to: ./core_179_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_180
# RISC-V Trace: Writing log to: ./core_180_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_181
# RISC-V Trace: Writing log to: ./core_181_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_182
# RISC-V Trace: Writing log to: ./core_182_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_183
# RISC-V Trace: Writing log to: ./core_183_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_184
# RISC-V Trace: Writing log to: ./core_184_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_185
# RISC-V Trace: Writing log to: ./core_185_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_186
# RISC-V Trace: Writing log to: ./core_186_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_187
# RISC-V Trace: Writing log to: ./core_187_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_188
# RISC-V Trace: Writing log to: ./core_188_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_189
# RISC-V Trace: Writing log to: ./core_189_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_190
# RISC-V Trace: Writing log to: ./core_190_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_191
# RISC-V Trace: Writing log to: ./core_191_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_192
# RISC-V Trace: Writing log to: ./core_192_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_193
# RISC-V Trace: Writing log to: ./core_193_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_194
# RISC-V Trace: Writing log to: ./core_194_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_195
# RISC-V Trace: Writing log to: ./core_195_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_196
# RISC-V Trace: Writing log to: ./core_196_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_197
# RISC-V Trace: Writing log to: ./core_197_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_198
# RISC-V Trace: Writing log to: ./core_198_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_199
# RISC-V Trace: Writing log to: ./core_199_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_200
# RISC-V Trace: Writing log to: ./core_200_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_201
# RISC-V Trace: Writing log to: ./core_201_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_202
# RISC-V Trace: Writing log to: ./core_202_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_203
# RISC-V Trace: Writing log to: ./core_203_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_204
# RISC-V Trace: Writing log to: ./core_204_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_205
# RISC-V Trace: Writing log to: ./core_205_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_206
# RISC-V Trace: Writing log to: ./core_206_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_207
# RISC-V Trace: Writing log to: ./core_207_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_208
# RISC-V Trace: Writing log to: ./core_208_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_209
# RISC-V Trace: Writing log to: ./core_209_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_210
# RISC-V Trace: Writing log to: ./core_210_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_211
# RISC-V Trace: Writing log to: ./core_211_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_212
# RISC-V Trace: Writing log to: ./core_212_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_213
# RISC-V Trace: Writing log to: ./core_213_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_214
# RISC-V Trace: Writing log to: ./core_214_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_215
# RISC-V Trace: Writing log to: ./core_215_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_216
# RISC-V Trace: Writing log to: ./core_216_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_217
# RISC-V Trace: Writing log to: ./core_217_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_218
# RISC-V Trace: Writing log to: ./core_218_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_219
# RISC-V Trace: Writing log to: ./core_219_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_220
# RISC-V Trace: Writing log to: ./core_220_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_221
# RISC-V Trace: Writing log to: ./core_221_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_222
# RISC-V Trace: Writing log to: ./core_222_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_223
# RISC-V Trace: Writing log to: ./core_223_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_224
# RISC-V Trace: Writing log to: ./core_224_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_225
# RISC-V Trace: Writing log to: ./core_225_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_226
# RISC-V Trace: Writing log to: ./core_226_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_227
# RISC-V Trace: Writing log to: ./core_227_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_228
# RISC-V Trace: Writing log to: ./core_228_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_229
# RISC-V Trace: Writing log to: ./core_229_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_230
# RISC-V Trace: Writing log to: ./core_230_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_231
# RISC-V Trace: Writing log to: ./core_231_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_232
# RISC-V Trace: Writing log to: ./core_232_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_233
# RISC-V Trace: Writing log to: ./core_233_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_234
# RISC-V Trace: Writing log to: ./core_234_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_235
# RISC-V Trace: Writing log to: ./core_235_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_236
# RISC-V Trace: Writing log to: ./core_236_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_237
# RISC-V Trace: Writing log to: ./core_237_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_238
# RISC-V Trace: Writing log to: ./core_238_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_239
# RISC-V Trace: Writing log to: ./core_239_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_240
# RISC-V Trace: Writing log to: ./core_240_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_241
# RISC-V Trace: Writing log to: ./core_241_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_242
# RISC-V Trace: Writing log to: ./core_242_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_243
# RISC-V Trace: Writing log to: ./core_243_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_244
# RISC-V Trace: Writing log to: ./core_244_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_245
# RISC-V Trace: Writing log to: ./core_245_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_246
# RISC-V Trace: Writing log to: ./core_246_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_247
# RISC-V Trace: Writing log to: ./core_247_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_248
# RISC-V Trace: Writing log to: ./core_248_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_249
# RISC-V Trace: Writing log to: ./core_249_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_250
# RISC-V Trace: Writing log to: ./core_250_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_251
# RISC-V Trace: Writing log to: ./core_251_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_252
# RISC-V Trace: Writing log to: ./core_252_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_253
# RISC-V Trace: Writing log to: ./core_253_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_254
# RISC-V Trace: Writing log to: ./core_254_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_255
# RISC-V Trace: Writing log to: ./core_255_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2916 instructions.
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 17 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 33 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 49 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 65 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 81 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 97 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 113 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 129 - Tile (8, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 145 - Tile (9, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 161 - Tile (10, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 193 - Tile (12, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 209 - Tile (13, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 225 - Tile (14, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 241 - Tile (15, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 19 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 35 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 51 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 67 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 83 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 99 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 115 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 131 - Tile (8, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 147 - Tile (9, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 163 - Tile (10, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 195 - Tile (12, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 211 - Tile (13, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 227 - Tile (14, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 243 - Tile (15, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 21 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 37 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 53 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 69 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 85 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 117 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 133 - Tile (8, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 149 - Tile (9, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 165 - Tile (10, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 197 - Tile (12, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 213 - Tile (13, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 229 - Tile (14, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 245 - Tile (15, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 23 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 39 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 55 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 71 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 87 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 135 - Tile (8, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 151 - Tile (9, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 167 - Tile (10, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 215 - Tile (13, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 231 - Tile (14, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 247 - Tile (15, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 25 - Tile (1, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 41 - Tile (2, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 57 - Tile (3, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 73 - Tile (4, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 89 - Tile (5, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 137 - Tile (8, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 153 - Tile (9, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 169 - Tile (10, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 201 - Tile (12, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 217 - Tile (13, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 233 - Tile (14, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 249 - Tile (15, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 27 - Tile (1, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 43 - Tile (2, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 59 - Tile (3, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 75 - Tile (4, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 91 - Tile (5, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 107 - Tile (6, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 139 - Tile (8, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 155 - Tile (9, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 171 - Tile (10, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 203 - Tile (12, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 219 - Tile (13, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 235 - Tile (14, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 251 - Tile (15, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 29 - Tile (1, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 45 - Tile (2, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 61 - Tile (3, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 77 - Tile (4, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 93 - Tile (5, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 109 - Tile (6, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 125 - Tile (7, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 141 - Tile (8, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 157 - Tile (9, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 173 - Tile (10, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 205 - Tile (12, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 221 - Tile (13, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 237 - Tile (14, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 253 - Tile (15, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 31 - Tile (1, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 47 - Tile (2, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 63 - Tile (3, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 79 - Tile (4, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 95 - Tile (5, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 127 - Tile (7, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 143 - Tile (8, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 159 - Tile (9, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 175 - Tile (10, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 223 - Tile (13, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 239 - Tile (14, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 255 - Tile (15, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 16 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 32 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 48 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 64 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 80 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 96 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 112 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 128 - Tile (8, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 144 - Tile (9, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 160 - Tile (10, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 176 - Tile (11, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 192 - Tile (12, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 208 - Tile (13, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 224 - Tile (14, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 240 - Tile (15, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 17 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 33 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 49 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 65 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 81 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 97 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 113 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 129 - Tile (8, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 145 - Tile (9, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 161 - Tile (10, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 177 - Tile (11, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 193 - Tile (12, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 209 - Tile (13, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 225 - Tile (14, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 241 - Tile (15, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 18 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 34 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 50 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 66 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 82 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 98 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 114 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 130 - Tile (8, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 146 - Tile (9, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 162 - Tile (10, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 178 - Tile (11, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 194 - Tile (12, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 210 - Tile (13, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 226 - Tile (14, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 242 - Tile (15, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 19 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 35 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 51 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 67 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 83 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 99 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 115 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 131 - Tile (8, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 147 - Tile (9, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 163 - Tile (10, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 179 - Tile (11, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 195 - Tile (12, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 211 - Tile (13, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 227 - Tile (14, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 243 - Tile (15, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 20 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 36 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 52 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 68 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 84 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 100 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 116 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 132 - Tile (8, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 148 - Tile (9, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 164 - Tile (10, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 180 - Tile (11, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 196 - Tile (12, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 212 - Tile (13, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 228 - Tile (14, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 244 - Tile (15, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 21 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 37 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 53 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 69 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 85 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 101 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 117 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 133 - Tile (8, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 149 - Tile (9, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 165 - Tile (10, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 181 - Tile (11, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 197 - Tile (12, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 213 - Tile (13, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 229 - Tile (14, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 245 - Tile (15, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 22 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 38 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 54 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 70 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 86 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 102 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 118 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 134 - Tile (8, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 150 - Tile (9, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 166 - Tile (10, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 182 - Tile (11, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 198 - Tile (12, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 214 - Tile (13, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 230 - Tile (14, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 246 - Tile (15, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 23 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 39 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 55 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 71 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 87 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 103 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 119 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 135 - Tile (8, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 151 - Tile (9, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 167 - Tile (10, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 183 - Tile (11, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 199 - Tile (12, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 215 - Tile (13, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 231 - Tile (14, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 247 - Tile (15, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 24 - Tile (1, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 40 - Tile (2, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 56 - Tile (3, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 72 - Tile (4, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 88 - Tile (5, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 104 - Tile (6, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 120 - Tile (7, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 136 - Tile (8, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 152 - Tile (9, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 168 - Tile (10, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 184 - Tile (11, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 200 - Tile (12, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 216 - Tile (13, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 232 - Tile (14, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 248 - Tile (15, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 25 - Tile (1, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 41 - Tile (2, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 57 - Tile (3, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 73 - Tile (4, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 89 - Tile (5, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 105 - Tile (6, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 121 - Tile (7, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 137 - Tile (8, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 153 - Tile (9, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 169 - Tile (10, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 185 - Tile (11, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 201 - Tile (12, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 217 - Tile (13, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 233 - Tile (14, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 249 - Tile (15, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 26 - Tile (1, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 42 - Tile (2, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 58 - Tile (3, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 74 - Tile (4, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 90 - Tile (5, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 106 - Tile (6, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 122 - Tile (7, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 138 - Tile (8, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 154 - Tile (9, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 170 - Tile (10, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 186 - Tile (11, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 202 - Tile (12, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 218 - Tile (13, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 234 - Tile (14, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 250 - Tile (15, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 27 - Tile (1, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 43 - Tile (2, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 59 - Tile (3, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 75 - Tile (4, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 91 - Tile (5, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 107 - Tile (6, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 123 - Tile (7, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 139 - Tile (8, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 155 - Tile (9, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 171 - Tile (10, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 187 - Tile (11, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 203 - Tile (12, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 219 - Tile (13, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 235 - Tile (14, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 251 - Tile (15, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 28 - Tile (1, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 44 - Tile (2, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 60 - Tile (3, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 76 - Tile (4, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 92 - Tile (5, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 108 - Tile (6, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 124 - Tile (7, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 140 - Tile (8, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 156 - Tile (9, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 172 - Tile (10, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 188 - Tile (11, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 204 - Tile (12, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 220 - Tile (13, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 236 - Tile (14, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 252 - Tile (15, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 29 - Tile (1, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 45 - Tile (2, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 61 - Tile (3, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 77 - Tile (4, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 93 - Tile (5, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 109 - Tile (6, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 125 - Tile (7, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 141 - Tile (8, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 157 - Tile (9, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 173 - Tile (10, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 189 - Tile (11, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 205 - Tile (12, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 221 - Tile (13, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 237 - Tile (14, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 253 - Tile (15, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290870ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290870ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290870ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290870ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290870ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290870ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290870ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290870ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290870ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290870ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290870ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290870ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290870ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290870ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290870ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290870ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 30 - Tile (1, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 46 - Tile (2, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 62 - Tile (3, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 78 - Tile (4, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 94 - Tile (5, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 110 - Tile (6, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 126 - Tile (7, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 142 - Tile (8, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 158 - Tile (9, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 174 - Tile (10, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 190 - Tile (11, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 206 - Tile (12, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 222 - Tile (13, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 238 - Tile (14, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 254 - Tile (15, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 31 - Tile (1, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 47 - Tile (2, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 63 - Tile (3, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 79 - Tile (4, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 95 - Tile (5, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 111 - Tile (6, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 127 - Tile (7, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 143 - Tile (8, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 159 - Tile (9, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 175 - Tile (10, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 191 - Tile (11, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 207 - Tile (12, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 223 - Tile (13, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 239 - Tile (14, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 255 - Tile (15, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292230ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 11245ns (2249 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292230ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 11245ns (2249 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292230ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 11245ns (2249 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292230ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 11245ns (2249 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292230ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 11245ns (2249 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292230ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 11245ns (2249 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292230ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 11245ns (2249 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292230ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 11245ns (2249 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292230ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 11245ns (2249 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292230ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 11245ns (2249 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292230ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 11245ns (2249 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292230ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 11245ns (2249 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292230ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 11245ns (2249 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292230ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 11245ns (2249 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292230ns: start-end pair with latency 1355ns (271 clock cycles) and accumulated latency 11245ns (2249 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292300ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 11315ns (2263 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292310ns
# [TB][mhartid 17 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292310ns
# [TB][mhartid 33 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292310ns
# [TB][mhartid 49 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292310ns
# [TB][mhartid 65 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292310ns
# [TB][mhartid 81 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292310ns
# [TB][mhartid 97 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292310ns
# [TB][mhartid 113 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292310ns
# [TB][mhartid 129 - Tile (8, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292310ns
# [TB][mhartid 145 - Tile (9, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292310ns
# [TB][mhartid 161 - Tile (10, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292310ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292310ns
# [TB][mhartid 193 - Tile (12, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292310ns
# [TB][mhartid 209 - Tile (13, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292310ns
# [TB][mhartid 225 - Tile (14, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292310ns
# [TB][mhartid 241 - Tile (15, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292310ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292705ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292735ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292735ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292735ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292735ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292735ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292735ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292735ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292735ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292735ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292735ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292735ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292735ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292735ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292735ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292735ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292805ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 19 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 35 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 51 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 67 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 83 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 99 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 115 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 131 - Tile (8, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 147 - Tile (9, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 163 - Tile (10, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 195 - Tile (12, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 211 - Tile (13, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 227 - Tile (14, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 243 - Tile (15, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292925ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293040ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293075ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293075ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293075ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293075ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293075ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293075ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293075ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293075ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293075ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293075ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293075ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293075ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293075ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293075ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293075ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293155ns
# [TB][mhartid 21 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293155ns
# [TB][mhartid 37 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293155ns
# [TB][mhartid 53 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293155ns
# [TB][mhartid 69 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293155ns
# [TB][mhartid 85 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293155ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293155ns
# [TB][mhartid 117 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293155ns
# [TB][mhartid 133 - Tile (8, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293155ns
# [TB][mhartid 149 - Tile (9, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293155ns
# [TB][mhartid 165 - Tile (10, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293155ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293155ns
# [TB][mhartid 197 - Tile (12, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293155ns
# [TB][mhartid 213 - Tile (13, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293155ns
# [TB][mhartid 229 - Tile (14, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293155ns
# [TB][mhartid 245 - Tile (15, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293155ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293375ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293375ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293375ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293375ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293375ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293375ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293375ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293375ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293375ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293375ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293375ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293375ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293375ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293375ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293375ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293375ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293490ns
# [TB][mhartid 23 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293490ns
# [TB][mhartid 39 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293490ns
# [TB][mhartid 55 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293490ns
# [TB][mhartid 71 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293490ns
# [TB][mhartid 87 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293490ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293490ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293490ns
# [TB][mhartid 135 - Tile (8, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293490ns
# [TB][mhartid 151 - Tile (9, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293490ns
# [TB][mhartid 167 - Tile (10, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293490ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293490ns
# [TB][mhartid 215 - Tile (13, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293490ns
# [TB][mhartid 231 - Tile (14, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293490ns
# [TB][mhartid 247 - Tile (15, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293490ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293525ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293640ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293640ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293640ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293640ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293640ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293640ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293640ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293640ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293640ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293640ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293640ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293640ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293640ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293640ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293640ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293710ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293825ns
# [TB][mhartid 25 - Tile (1, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293825ns
# [TB][mhartid 41 - Tile (2, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293825ns
# [TB][mhartid 57 - Tile (3, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293825ns
# [TB][mhartid 73 - Tile (4, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293825ns
# [TB][mhartid 89 - Tile (5, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293825ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293825ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293825ns
# [TB][mhartid 137 - Tile (8, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293825ns
# [TB][mhartid 153 - Tile (9, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293825ns
# [TB][mhartid 169 - Tile (10, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293825ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293825ns
# [TB][mhartid 201 - Tile (12, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293825ns
# [TB][mhartid 217 - Tile (13, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293825ns
# [TB][mhartid 233 - Tile (14, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293825ns
# [TB][mhartid 249 - Tile (15, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293825ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293940ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294080ns
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294080ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294080ns
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294080ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294080ns
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294080ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294080ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294080ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294080ns
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294080ns
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294080ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294080ns
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294080ns
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294080ns
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294080ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294160ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294195ns
# [TB][mhartid 27 - Tile (1, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294195ns
# [TB][mhartid 43 - Tile (2, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294195ns
# [TB][mhartid 59 - Tile (3, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294195ns
# [TB][mhartid 75 - Tile (4, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294195ns
# [TB][mhartid 91 - Tile (5, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294195ns
# [TB][mhartid 107 - Tile (6, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294195ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294195ns
# [TB][mhartid 139 - Tile (8, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294195ns
# [TB][mhartid 155 - Tile (9, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294195ns
# [TB][mhartid 171 - Tile (10, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294195ns
# [TB][mhartid 203 - Tile (12, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294195ns
# [TB][mhartid 219 - Tile (13, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294195ns
# [TB][mhartid 235 - Tile (14, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294195ns
# [TB][mhartid 251 - Tile (15, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294195ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294240ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294310ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294310ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294310ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294310ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294310ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294310ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294310ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294310ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294310ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294310ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294310ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294310ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294310ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294310ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294310ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294320ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294425ns
# [TB][mhartid 29 - Tile (1, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294425ns
# [TB][mhartid 45 - Tile (2, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294425ns
# [TB][mhartid 61 - Tile (3, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294425ns
# [TB][mhartid 77 - Tile (4, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294425ns
# [TB][mhartid 93 - Tile (5, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294425ns
# [TB][mhartid 109 - Tile (6, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294425ns
# [TB][mhartid 125 - Tile (7, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294425ns
# [TB][mhartid 141 - Tile (8, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294425ns
# [TB][mhartid 157 - Tile (9, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294425ns
# [TB][mhartid 173 - Tile (10, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294425ns
# [TB][mhartid 205 - Tile (12, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294425ns
# [TB][mhartid 221 - Tile (13, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294425ns
# [TB][mhartid 237 - Tile (14, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294425ns
# [TB][mhartid 253 - Tile (15, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294425ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294575ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294645ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294645ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294645ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294645ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294645ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294645ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294645ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294645ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294645ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294645ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294645ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294645ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294645ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294645ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294645ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294690ns
# [TB][mhartid 31 - Tile (1, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294690ns
# [TB][mhartid 47 - Tile (2, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294690ns
# [TB][mhartid 63 - Tile (3, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294690ns
# [TB][mhartid 79 - Tile (4, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294690ns
# [TB][mhartid 95 - Tile (5, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294690ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294690ns
# [TB][mhartid 127 - Tile (7, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294690ns
# [TB][mhartid 143 - Tile (8, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294690ns
# [TB][mhartid 159 - Tile (9, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294690ns
# [TB][mhartid 175 - Tile (10, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294690ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294690ns
# [TB][mhartid 223 - Tile (13, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294690ns
# [TB][mhartid 239 - Tile (14, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294690ns
# [TB][mhartid 255 - Tile (15, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294690ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294700ns: start-end pair with latency 2385ns (477 clock cycles) and accumulated latency 16880ns (3376 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294700ns: start-end pair with latency 2385ns (477 clock cycles) and accumulated latency 16880ns (3376 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294700ns: start-end pair with latency 2385ns (477 clock cycles) and accumulated latency 16880ns (3376 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294700ns: start-end pair with latency 2385ns (477 clock cycles) and accumulated latency 16880ns (3376 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294700ns: start-end pair with latency 2385ns (477 clock cycles) and accumulated latency 16880ns (3376 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294700ns: start-end pair with latency 2385ns (477 clock cycles) and accumulated latency 16880ns (3376 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294700ns: start-end pair with latency 2385ns (477 clock cycles) and accumulated latency 16880ns (3376 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294700ns: start-end pair with latency 2385ns (477 clock cycles) and accumulated latency 16880ns (3376 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294700ns: start-end pair with latency 2385ns (477 clock cycles) and accumulated latency 16880ns (3376 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294700ns: start-end pair with latency 2385ns (477 clock cycles) and accumulated latency 16880ns (3376 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294700ns: start-end pair with latency 2385ns (477 clock cycles) and accumulated latency 16880ns (3376 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294700ns: start-end pair with latency 2385ns (477 clock cycles) and accumulated latency 16880ns (3376 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294700ns: start-end pair with latency 2385ns (477 clock cycles) and accumulated latency 16880ns (3376 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294700ns: start-end pair with latency 2385ns (477 clock cycles) and accumulated latency 16880ns (3376 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294700ns: start-end pair with latency 2385ns (477 clock cycles) and accumulated latency 16880ns (3376 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294795ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294805ns: start-end pair with latency 2490ns (498 clock cycles) and accumulated latency 16985ns (3397 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295300ns
# [TB][mhartid 17 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295300ns
# [TB][mhartid 33 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295300ns
# [TB][mhartid 49 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295300ns
# [TB][mhartid 65 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295300ns
# [TB][mhartid 81 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295300ns
# [TB][mhartid 97 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295300ns
# [TB][mhartid 113 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295300ns
# [TB][mhartid 129 - Tile (8, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295300ns
# [TB][mhartid 145 - Tile (9, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295300ns
# [TB][mhartid 161 - Tile (10, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295300ns
# [TB][mhartid 193 - Tile (12, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295300ns
# [TB][mhartid 209 - Tile (13, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295300ns
# [TB][mhartid 225 - Tile (14, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295300ns
# [TB][mhartid 241 - Tile (15, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295300ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295440ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295545ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 18745ns (3749 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295545ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 18745ns (3749 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295545ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 18745ns (3749 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295545ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 18745ns (3749 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295545ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 18745ns (3749 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295545ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 18745ns (3749 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295545ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 18745ns (3749 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295545ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 18745ns (3749 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295545ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 18745ns (3749 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295545ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 18745ns (3749 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295545ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 18745ns (3749 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295545ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 18745ns (3749 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295545ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 18745ns (3749 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295545ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 18745ns (3749 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295545ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 18745ns (3749 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295740ns: start-end pair with latency 2810ns (562 clock cycles) and accumulated latency 20680ns (4136 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295740ns: start-end pair with latency 2810ns (562 clock cycles) and accumulated latency 20680ns (4136 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295740ns: start-end pair with latency 2810ns (562 clock cycles) and accumulated latency 20680ns (4136 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295740ns: start-end pair with latency 2810ns (562 clock cycles) and accumulated latency 20680ns (4136 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295740ns: start-end pair with latency 2810ns (562 clock cycles) and accumulated latency 20680ns (4136 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295740ns: start-end pair with latency 2810ns (562 clock cycles) and accumulated latency 20680ns (4136 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295740ns: start-end pair with latency 2810ns (562 clock cycles) and accumulated latency 20680ns (4136 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295740ns: start-end pair with latency 2810ns (562 clock cycles) and accumulated latency 20680ns (4136 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295740ns: start-end pair with latency 2810ns (562 clock cycles) and accumulated latency 20680ns (4136 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295740ns: start-end pair with latency 2810ns (562 clock cycles) and accumulated latency 20680ns (4136 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295740ns: start-end pair with latency 2810ns (562 clock cycles) and accumulated latency 20680ns (4136 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295740ns: start-end pair with latency 2810ns (562 clock cycles) and accumulated latency 20680ns (4136 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295740ns: start-end pair with latency 2810ns (562 clock cycles) and accumulated latency 20680ns (4136 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295740ns: start-end pair with latency 2810ns (562 clock cycles) and accumulated latency 20680ns (4136 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295740ns: start-end pair with latency 2810ns (562 clock cycles) and accumulated latency 20680ns (4136 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295770ns: start-end pair with latency 3060ns (612 clock cycles) and accumulated latency 18970ns (3794 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295920ns: start-end pair with latency 2840ns (568 clock cycles) and accumulated latency 22930ns (4586 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295920ns: start-end pair with latency 2840ns (568 clock cycles) and accumulated latency 22930ns (4586 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295920ns: start-end pair with latency 2840ns (568 clock cycles) and accumulated latency 22930ns (4586 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295920ns: start-end pair with latency 2840ns (568 clock cycles) and accumulated latency 22930ns (4586 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295920ns: start-end pair with latency 2840ns (568 clock cycles) and accumulated latency 22930ns (4586 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295920ns: start-end pair with latency 2840ns (568 clock cycles) and accumulated latency 22930ns (4586 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295920ns: start-end pair with latency 2840ns (568 clock cycles) and accumulated latency 22930ns (4586 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295920ns: start-end pair with latency 2840ns (568 clock cycles) and accumulated latency 22930ns (4586 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295920ns: start-end pair with latency 2840ns (568 clock cycles) and accumulated latency 22930ns (4586 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295920ns: start-end pair with latency 2840ns (568 clock cycles) and accumulated latency 22930ns (4586 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295920ns: start-end pair with latency 2840ns (568 clock cycles) and accumulated latency 22930ns (4586 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295920ns: start-end pair with latency 2840ns (568 clock cycles) and accumulated latency 22930ns (4586 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295920ns: start-end pair with latency 2840ns (568 clock cycles) and accumulated latency 22930ns (4586 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295920ns: start-end pair with latency 2840ns (568 clock cycles) and accumulated latency 22930ns (4586 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295920ns: start-end pair with latency 2840ns (568 clock cycles) and accumulated latency 22930ns (4586 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296010ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 20950ns (4190 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296085ns: start-end pair with latency 3040ns (608 clock cycles) and accumulated latency 23130ns (4626 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296115ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 25015ns (5003 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296115ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 25015ns (5003 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296115ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 25015ns (5003 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296115ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 25015ns (5003 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296115ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 25015ns (5003 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296115ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 25015ns (5003 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296115ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 25015ns (5003 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296115ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 25015ns (5003 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296115ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 25015ns (5003 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296115ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 25015ns (5003 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296115ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 25015ns (5003 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296115ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 25015ns (5003 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296115ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 25015ns (5003 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296115ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 25015ns (5003 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296115ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 25015ns (5003 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296250ns: start-end pair with latency 3090ns (618 clock cycles) and accumulated latency 25150ns (5030 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296255ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296255ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296255ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296255ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296255ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296255ns
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296255ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296255ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296255ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296255ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296255ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296255ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296255ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296255ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296255ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296395ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 26845ns (5369 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296395ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 26845ns (5369 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296395ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 26845ns (5369 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296395ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 26845ns (5369 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296395ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 26845ns (5369 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296395ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 26845ns (5369 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296395ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 26845ns (5369 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296395ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 26845ns (5369 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296395ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 26845ns (5369 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296395ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 26845ns (5369 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296395ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 26845ns (5369 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296395ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296395ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 26845ns (5369 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296395ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 26845ns (5369 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296395ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 26845ns (5369 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296395ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 26845ns (5369 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296510ns
# [TB][mhartid 19 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296510ns
# [TB][mhartid 35 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296510ns
# [TB][mhartid 51 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296510ns
# [TB][mhartid 67 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296510ns
# [TB][mhartid 83 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296510ns
# [TB][mhartid 99 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296510ns
# [TB][mhartid 115 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296510ns
# [TB][mhartid 131 - Tile (8, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296510ns
# [TB][mhartid 147 - Tile (9, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296510ns
# [TB][mhartid 163 - Tile (10, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296510ns
# [TB][mhartid 195 - Tile (12, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296510ns
# [TB][mhartid 211 - Tile (13, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296510ns
# [TB][mhartid 227 - Tile (14, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296510ns
# [TB][mhartid 243 - Tile (15, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296510ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296560ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 27010ns (5402 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296580ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 29425ns (5885 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296580ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 29425ns (5885 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296580ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 29425ns (5885 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296580ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 29425ns (5885 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296580ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 29425ns (5885 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296580ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 29425ns (5885 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296580ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 29425ns (5885 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296580ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 29425ns (5885 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296580ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 29425ns (5885 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296580ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 29425ns (5885 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296580ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 29425ns (5885 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296580ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 29425ns (5885 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296580ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 29425ns (5885 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296580ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 29425ns (5885 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296580ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 29425ns (5885 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296685ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296730ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 31255ns (6251 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296730ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 31255ns (6251 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296730ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 31255ns (6251 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296730ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 31255ns (6251 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296730ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 31255ns (6251 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296730ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 31255ns (6251 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296730ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 31255ns (6251 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296730ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 31255ns (6251 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296730ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 31255ns (6251 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296730ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 31255ns (6251 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296730ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 31255ns (6251 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296730ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 31255ns (6251 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296730ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 31255ns (6251 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296730ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 31255ns (6251 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296730ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 31255ns (6251 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296765ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296765ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296765ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296765ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296765ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296765ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296765ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296765ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296765ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296765ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296765ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296765ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296765ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296765ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296765ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296785ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 29595ns (5919 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296835ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296950ns
# [TB][mhartid 21 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296950ns
# [TB][mhartid 37 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296950ns
# [TB][mhartid 53 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296950ns
# [TB][mhartid 69 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296950ns
# [TB][mhartid 85 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296950ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296950ns
# [TB][mhartid 117 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296950ns
# [TB][mhartid 133 - Tile (8, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296950ns
# [TB][mhartid 149 - Tile (9, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296950ns
# [TB][mhartid 165 - Tile (10, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296950ns
# [TB][mhartid 197 - Tile (12, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296950ns
# [TB][mhartid 213 - Tile (13, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296950ns
# [TB][mhartid 229 - Tile (14, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296950ns
# [TB][mhartid 245 - Tile (15, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296950ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296970ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 31425ns (6285 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296985ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297135ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 34185ns (6837 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297135ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 34185ns (6837 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297135ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 34185ns (6837 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297135ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 34185ns (6837 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297135ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 34185ns (6837 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297135ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 34185ns (6837 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297135ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 34185ns (6837 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297135ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 34185ns (6837 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297135ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 34185ns (6837 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297135ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 34185ns (6837 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297135ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 34185ns (6837 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297135ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 34185ns (6837 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297135ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 34185ns (6837 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297135ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 34185ns (6837 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297135ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 34185ns (6837 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297250ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 36480ns (7296 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297250ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 36480ns (7296 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297250ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 36480ns (7296 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297250ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 36480ns (7296 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297250ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 36480ns (7296 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297250ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 36480ns (7296 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297250ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 36480ns (7296 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297250ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 36480ns (7296 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297250ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 36480ns (7296 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297250ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 36480ns (7296 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297250ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 36480ns (7296 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297250ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 36480ns (7296 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297250ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 36480ns (7296 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297250ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 36480ns (7296 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297250ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 36480ns (7296 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297280ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 34330ns (6866 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297285ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297460ns
# [TB][mhartid 23 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297460ns
# [TB][mhartid 39 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297460ns
# [TB][mhartid 55 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297460ns
# [TB][mhartid 71 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297460ns
# [TB][mhartid 87 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297460ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297460ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297460ns
# [TB][mhartid 135 - Tile (8, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297460ns
# [TB][mhartid 151 - Tile (9, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297460ns
# [TB][mhartid 167 - Tile (10, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297460ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297460ns
# [TB][mhartid 215 - Tile (13, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297460ns
# [TB][mhartid 231 - Tile (14, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297460ns
# [TB][mhartid 247 - Tile (15, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297460ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297475ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 38980ns (7796 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297475ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 38980ns (7796 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297475ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 38980ns (7796 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297475ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 38980ns (7796 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297475ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 38980ns (7796 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297475ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 38980ns (7796 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297475ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 38980ns (7796 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297475ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 38980ns (7796 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297475ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 38980ns (7796 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297475ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 38980ns (7796 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297475ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 38980ns (7796 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297475ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 38980ns (7796 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297475ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 38980ns (7796 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297475ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 38980ns (7796 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297475ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 38980ns (7796 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297495ns: start-end pair with latency 3550ns (710 clock cycles) and accumulated latency 36865ns (7373 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297545ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297610ns: start-end pair with latency 3445ns (689 clock cycles) and accumulated latency 39150ns (7830 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297645ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297645ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297645ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297645ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297645ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297645ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297645ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297645ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297645ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297645ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297645ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297645ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297645ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297645ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297645ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297735ns: start-end pair with latency 3420ns (684 clock cycles) and accumulated latency 41755ns (8351 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297735ns: start-end pair with latency 3420ns (684 clock cycles) and accumulated latency 41755ns (8351 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297735ns: start-end pair with latency 3420ns (684 clock cycles) and accumulated latency 41755ns (8351 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297735ns: start-end pair with latency 3420ns (684 clock cycles) and accumulated latency 41755ns (8351 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297735ns: start-end pair with latency 3420ns (684 clock cycles) and accumulated latency 41755ns (8351 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297735ns: start-end pair with latency 3420ns (684 clock cycles) and accumulated latency 41755ns (8351 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297735ns: start-end pair with latency 3420ns (684 clock cycles) and accumulated latency 41755ns (8351 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297735ns: start-end pair with latency 3420ns (684 clock cycles) and accumulated latency 41755ns (8351 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297735ns: start-end pair with latency 3420ns (684 clock cycles) and accumulated latency 41755ns (8351 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297735ns: start-end pair with latency 3420ns (684 clock cycles) and accumulated latency 41755ns (8351 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297735ns: start-end pair with latency 3420ns (684 clock cycles) and accumulated latency 41755ns (8351 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297735ns: start-end pair with latency 3420ns (684 clock cycles) and accumulated latency 41755ns (8351 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297735ns: start-end pair with latency 3420ns (684 clock cycles) and accumulated latency 41755ns (8351 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297735ns: start-end pair with latency 3420ns (684 clock cycles) and accumulated latency 41755ns (8351 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297735ns: start-end pair with latency 3420ns (684 clock cycles) and accumulated latency 41755ns (8351 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297800ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297870ns: start-end pair with latency 3625ns (725 clock cycles) and accumulated latency 41960ns (8392 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297970ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 44490ns (8898 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297970ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 44490ns (8898 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297970ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 44490ns (8898 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297970ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 44490ns (8898 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297970ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 44490ns (8898 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297970ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 44490ns (8898 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297970ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 44490ns (8898 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297970ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 44490ns (8898 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297970ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 44490ns (8898 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297970ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 44490ns (8898 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297970ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 44490ns (8898 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297970ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 44490ns (8898 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297970ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 44490ns (8898 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297970ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 44490ns (8898 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297970ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 44490ns (8898 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298005ns
# [TB][mhartid 25 - Tile (1, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298005ns
# [TB][mhartid 41 - Tile (2, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298005ns
# [TB][mhartid 57 - Tile (3, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298005ns
# [TB][mhartid 73 - Tile (4, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298005ns
# [TB][mhartid 89 - Tile (5, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298005ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298005ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298005ns
# [TB][mhartid 137 - Tile (8, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298005ns
# [TB][mhartid 153 - Tile (9, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298005ns
# [TB][mhartid 169 - Tile (10, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298005ns
# [TB][mhartid 201 - Tile (12, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298005ns
# [TB][mhartid 217 - Tile (13, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298005ns
# [TB][mhartid 233 - Tile (14, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298005ns
# [TB][mhartid 249 - Tile (15, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298005ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298120ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 46980ns (9396 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298120ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 46980ns (9396 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298120ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 46980ns (9396 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298120ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 46980ns (9396 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298120ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 46980ns (9396 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298120ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 46980ns (9396 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298120ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 46980ns (9396 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298120ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 46980ns (9396 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298120ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 46980ns (9396 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298120ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 46980ns (9396 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298120ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 46980ns (9396 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298120ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 46980ns (9396 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298120ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 46980ns (9396 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298120ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 46980ns (9396 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298120ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 46980ns (9396 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298125ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298130ns: start-end pair with latency 3805ns (761 clock cycles) and accumulated latency 44755ns (8951 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298155ns
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298155ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298155ns
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298155ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298155ns
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298155ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298155ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298155ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298155ns
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298155ns
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298155ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298155ns
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298155ns
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298155ns
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298155ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298335ns: start-end pair with latency 3755ns (751 clock cycles) and accumulated latency 47265ns (9453 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298350ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 49795ns (9959 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298350ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 49795ns (9959 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298350ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 49795ns (9959 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298350ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 49795ns (9959 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298350ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 49795ns (9959 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298350ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 49795ns (9959 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298350ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 49795ns (9959 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298350ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 49795ns (9959 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298350ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 49795ns (9959 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298350ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 49795ns (9959 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298350ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 49795ns (9959 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298350ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 49795ns (9959 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298350ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 49795ns (9959 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298350ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 49795ns (9959 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298350ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 49795ns (9959 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298415ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298445ns
# [TB][mhartid 27 - Tile (1, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298445ns
# [TB][mhartid 43 - Tile (2, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298445ns
# [TB][mhartid 59 - Tile (3, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298445ns
# [TB][mhartid 75 - Tile (4, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298445ns
# [TB][mhartid 91 - Tile (5, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298445ns
# [TB][mhartid 107 - Tile (6, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298445ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298445ns
# [TB][mhartid 139 - Tile (8, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298445ns
# [TB][mhartid 155 - Tile (9, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298445ns
# [TB][mhartid 171 - Tile (10, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298445ns
# [TB][mhartid 203 - Tile (12, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298445ns
# [TB][mhartid 219 - Tile (13, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298445ns
# [TB][mhartid 235 - Tile (14, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298445ns
# [TB][mhartid 251 - Tile (15, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298445ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298510ns: start-end pair with latency 3710ns (742 clock cycles) and accumulated latency 49850ns (9970 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298575ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298805ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298805ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298805ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298805ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298805ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298805ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298805ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298805ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298805ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298805ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298805ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298805ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298805ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298805ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298805ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298865ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299095ns
# [TB][mhartid 29 - Tile (1, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299095ns
# [TB][mhartid 45 - Tile (2, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299095ns
# [TB][mhartid 61 - Tile (3, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299095ns
# [TB][mhartid 77 - Tile (4, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299095ns
# [TB][mhartid 93 - Tile (5, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299095ns
# [TB][mhartid 109 - Tile (6, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299095ns
# [TB][mhartid 125 - Tile (7, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299095ns
# [TB][mhartid 141 - Tile (8, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299095ns
# [TB][mhartid 157 - Tile (9, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299095ns
# [TB][mhartid 173 - Tile (10, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299095ns
# [TB][mhartid 205 - Tile (12, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299095ns
# [TB][mhartid 221 - Tile (13, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299095ns
# [TB][mhartid 237 - Tile (14, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299095ns
# [TB][mhartid 253 - Tile (15, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299095ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299210ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299210ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299210ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299210ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299210ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299210ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299210ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299210ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299210ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299210ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299210ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299210ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299210ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299210ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299210ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299230ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299350ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299435ns
# [TB][mhartid 31 - Tile (1, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299435ns
# [TB][mhartid 47 - Tile (2, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299435ns
# [TB][mhartid 63 - Tile (3, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299435ns
# [TB][mhartid 79 - Tile (4, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299435ns
# [TB][mhartid 95 - Tile (5, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299435ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299435ns
# [TB][mhartid 127 - Tile (7, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299435ns
# [TB][mhartid 143 - Tile (8, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299435ns
# [TB][mhartid 159 - Tile (9, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299435ns
# [TB][mhartid 175 - Tile (10, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299435ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299435ns
# [TB][mhartid 223 - Tile (13, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299435ns
# [TB][mhartid 239 - Tile (14, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299435ns
# [TB][mhartid 255 - Tile (15, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299435ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299535ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312510ns: start-end pair with latency 19770ns (3954 clock cycles) and accumulated latency 31015ns (6203 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312510ns: start-end pair with latency 19770ns (3954 clock cycles) and accumulated latency 31015ns (6203 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312510ns: start-end pair with latency 19770ns (3954 clock cycles) and accumulated latency 31015ns (6203 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312510ns: start-end pair with latency 19770ns (3954 clock cycles) and accumulated latency 31015ns (6203 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312510ns: start-end pair with latency 19770ns (3954 clock cycles) and accumulated latency 31015ns (6203 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312510ns: start-end pair with latency 19770ns (3954 clock cycles) and accumulated latency 31015ns (6203 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312510ns: start-end pair with latency 19770ns (3954 clock cycles) and accumulated latency 31015ns (6203 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312510ns: start-end pair with latency 19770ns (3954 clock cycles) and accumulated latency 31015ns (6203 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312510ns: start-end pair with latency 19770ns (3954 clock cycles) and accumulated latency 31015ns (6203 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312510ns: start-end pair with latency 19770ns (3954 clock cycles) and accumulated latency 31015ns (6203 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312510ns: start-end pair with latency 19770ns (3954 clock cycles) and accumulated latency 31015ns (6203 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312510ns: start-end pair with latency 19770ns (3954 clock cycles) and accumulated latency 31015ns (6203 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312510ns: start-end pair with latency 19770ns (3954 clock cycles) and accumulated latency 31015ns (6203 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312510ns: start-end pair with latency 19770ns (3954 clock cycles) and accumulated latency 31015ns (6203 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312510ns: start-end pair with latency 19770ns (3954 clock cycles) and accumulated latency 31015ns (6203 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312615ns: start-end pair with latency 19805ns (3961 clock cycles) and accumulated latency 31120ns (6224 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312640ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312640ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312640ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312640ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312640ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312640ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312640ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312640ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312640ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312640ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312640ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312640ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312640ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312640ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312640ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312740ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313490ns: start-end pair with latency 845ns (169 clock cycles) and accumulated latency 31860ns (6372 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313490ns: start-end pair with latency 845ns (169 clock cycles) and accumulated latency 31860ns (6372 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313490ns: start-end pair with latency 845ns (169 clock cycles) and accumulated latency 31860ns (6372 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313490ns: start-end pair with latency 845ns (169 clock cycles) and accumulated latency 31860ns (6372 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313490ns: start-end pair with latency 845ns (169 clock cycles) and accumulated latency 31860ns (6372 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313490ns: start-end pair with latency 845ns (169 clock cycles) and accumulated latency 31860ns (6372 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313490ns: start-end pair with latency 845ns (169 clock cycles) and accumulated latency 31860ns (6372 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313490ns: start-end pair with latency 845ns (169 clock cycles) and accumulated latency 31860ns (6372 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313490ns: start-end pair with latency 845ns (169 clock cycles) and accumulated latency 31860ns (6372 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313490ns: start-end pair with latency 845ns (169 clock cycles) and accumulated latency 31860ns (6372 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313490ns: start-end pair with latency 845ns (169 clock cycles) and accumulated latency 31860ns (6372 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313490ns: start-end pair with latency 845ns (169 clock cycles) and accumulated latency 31860ns (6372 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313490ns: start-end pair with latency 845ns (169 clock cycles) and accumulated latency 31860ns (6372 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313490ns: start-end pair with latency 845ns (169 clock cycles) and accumulated latency 31860ns (6372 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313490ns: start-end pair with latency 845ns (169 clock cycles) and accumulated latency 31860ns (6372 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313505ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 31880ns (6376 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313610ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313610ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313610ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313610ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313610ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313610ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313610ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313610ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313610ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313610ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313610ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313610ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313610ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313610ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313610ns
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313625ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316615ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 3000ns (600 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316615ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 3000ns (600 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316615ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 3000ns (600 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316615ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 3000ns (600 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316615ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 3000ns (600 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316615ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 3000ns (600 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316615ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 3000ns (600 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316615ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 3000ns (600 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316615ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 3000ns (600 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316615ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 3000ns (600 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316615ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 3000ns (600 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316615ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 3000ns (600 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316615ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 3000ns (600 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316615ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 3000ns (600 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316615ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 3000ns (600 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316620ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316620ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316620ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316620ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316620ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316620ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316620ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316620ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316620ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316620ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316620ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316620ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316620ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316620ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316620ns
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316635ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316640ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316850ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316850ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316850ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316850ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316850ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316850ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316850ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316850ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316850ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316850ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316850ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316850ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316850ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316850ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316850ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316865ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320420ns: start-end pair with latency 24975ns (4995 clock cycles) and accumulated latency 41960ns (8392 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 320570ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321410ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 42795ns (8559 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321490ns: start-end pair with latency 26185ns (5237 clock cycles) and accumulated latency 43065ns (8613 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321490ns: start-end pair with latency 26185ns (5237 clock cycles) and accumulated latency 43065ns (8613 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321490ns: start-end pair with latency 26185ns (5237 clock cycles) and accumulated latency 43065ns (8613 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321490ns: start-end pair with latency 26185ns (5237 clock cycles) and accumulated latency 43065ns (8613 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321490ns: start-end pair with latency 26185ns (5237 clock cycles) and accumulated latency 43065ns (8613 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321490ns: start-end pair with latency 26185ns (5237 clock cycles) and accumulated latency 43065ns (8613 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321490ns: start-end pair with latency 26185ns (5237 clock cycles) and accumulated latency 43065ns (8613 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321490ns: start-end pair with latency 26185ns (5237 clock cycles) and accumulated latency 43065ns (8613 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321490ns: start-end pair with latency 26185ns (5237 clock cycles) and accumulated latency 43065ns (8613 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321490ns: start-end pair with latency 26185ns (5237 clock cycles) and accumulated latency 43065ns (8613 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321490ns: start-end pair with latency 26185ns (5237 clock cycles) and accumulated latency 43065ns (8613 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321490ns: start-end pair with latency 26185ns (5237 clock cycles) and accumulated latency 43065ns (8613 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321490ns: start-end pair with latency 26185ns (5237 clock cycles) and accumulated latency 43065ns (8613 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321490ns: start-end pair with latency 26185ns (5237 clock cycles) and accumulated latency 43065ns (8613 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321490ns: start-end pair with latency 26185ns (5237 clock cycles) and accumulated latency 43065ns (8613 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 321545ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321635ns
# [TB][mhartid 17 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321635ns
# [TB][mhartid 33 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321635ns
# [TB][mhartid 49 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321635ns
# [TB][mhartid 65 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321635ns
# [TB][mhartid 81 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321635ns
# [TB][mhartid 97 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321635ns
# [TB][mhartid 113 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321635ns
# [TB][mhartid 129 - Tile (8, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321635ns
# [TB][mhartid 145 - Tile (9, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321635ns
# [TB][mhartid 161 - Tile (10, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321635ns
# [TB][mhartid 193 - Tile (12, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321635ns
# [TB][mhartid 209 - Tile (13, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321635ns
# [TB][mhartid 225 - Tile (14, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321635ns
# [TB][mhartid 241 - Tile (15, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321635ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322530ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 43955ns (8791 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322530ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 43955ns (8791 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322530ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 43955ns (8791 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322530ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 43955ns (8791 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322530ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 43955ns (8791 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322530ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 43955ns (8791 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322530ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 43955ns (8791 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322530ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 43955ns (8791 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322530ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 43955ns (8791 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322530ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 43955ns (8791 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322530ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 43955ns (8791 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322530ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 43955ns (8791 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322530ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 43955ns (8791 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322530ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 43955ns (8791 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322530ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 43955ns (8791 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322665ns
# [TB][mhartid 17 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322665ns
# [TB][mhartid 33 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322665ns
# [TB][mhartid 49 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322665ns
# [TB][mhartid 65 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322665ns
# [TB][mhartid 81 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322665ns
# [TB][mhartid 97 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322665ns
# [TB][mhartid 113 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322665ns
# [TB][mhartid 129 - Tile (8, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322665ns
# [TB][mhartid 145 - Tile (9, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322665ns
# [TB][mhartid 161 - Tile (10, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322665ns
# [TB][mhartid 193 - Tile (12, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322665ns
# [TB][mhartid 209 - Tile (13, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322665ns
# [TB][mhartid 225 - Tile (14, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322665ns
# [TB][mhartid 241 - Tile (15, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322665ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324190ns: start-end pair with latency 27790ns (5558 clock cycles) and accumulated latency 46760ns (9352 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324360ns
# [TB][mhartid 177 - Tile (11, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 324570ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 3020ns (604 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 324575ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 324845ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325010ns: start-end pair with latency 28750ns (5750 clock cycles) and accumulated latency 47495ns (9499 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325010ns: start-end pair with latency 28750ns (5750 clock cycles) and accumulated latency 47495ns (9499 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325010ns: start-end pair with latency 28750ns (5750 clock cycles) and accumulated latency 47495ns (9499 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325010ns: start-end pair with latency 28750ns (5750 clock cycles) and accumulated latency 47495ns (9499 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325010ns: start-end pair with latency 28750ns (5750 clock cycles) and accumulated latency 47495ns (9499 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325010ns: start-end pair with latency 28750ns (5750 clock cycles) and accumulated latency 47495ns (9499 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325010ns: start-end pair with latency 28750ns (5750 clock cycles) and accumulated latency 47495ns (9499 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325010ns: start-end pair with latency 28750ns (5750 clock cycles) and accumulated latency 47495ns (9499 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325010ns: start-end pair with latency 28750ns (5750 clock cycles) and accumulated latency 47495ns (9499 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325010ns: start-end pair with latency 28750ns (5750 clock cycles) and accumulated latency 47495ns (9499 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325010ns: start-end pair with latency 28750ns (5750 clock cycles) and accumulated latency 47495ns (9499 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325010ns: start-end pair with latency 28750ns (5750 clock cycles) and accumulated latency 47495ns (9499 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325010ns: start-end pair with latency 28750ns (5750 clock cycles) and accumulated latency 47495ns (9499 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325010ns: start-end pair with latency 28750ns (5750 clock cycles) and accumulated latency 47495ns (9499 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325010ns: start-end pair with latency 28750ns (5750 clock cycles) and accumulated latency 47495ns (9499 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325175ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325175ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325175ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325175ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325175ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325175ns
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325175ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325175ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325175ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325175ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325175ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325175ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325175ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325175ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325175ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325280ns: start-end pair with latency 915ns (183 clock cycles) and accumulated latency 47675ns (9535 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325435ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325695ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325695ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325695ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325695ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325695ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325695ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325695ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325695ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325695ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325695ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325695ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325695ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325695ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325695ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325695ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325700ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325700ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325700ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325700ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325700ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325700ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325700ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325700ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325700ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325700ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325700ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325700ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325700ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325700ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325700ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325970ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325970ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325970ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325970ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325970ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325970ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325970ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325970ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325970ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325970ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325970ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325970ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325970ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325970ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325970ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326110ns: start-end pair with latency 930ns (186 clock cycles) and accumulated latency 48425ns (9685 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326110ns: start-end pair with latency 930ns (186 clock cycles) and accumulated latency 48425ns (9685 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326110ns: start-end pair with latency 930ns (186 clock cycles) and accumulated latency 48425ns (9685 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326110ns: start-end pair with latency 930ns (186 clock cycles) and accumulated latency 48425ns (9685 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326110ns: start-end pair with latency 930ns (186 clock cycles) and accumulated latency 48425ns (9685 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326110ns: start-end pair with latency 930ns (186 clock cycles) and accumulated latency 48425ns (9685 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326110ns: start-end pair with latency 930ns (186 clock cycles) and accumulated latency 48425ns (9685 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326110ns: start-end pair with latency 930ns (186 clock cycles) and accumulated latency 48425ns (9685 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326110ns: start-end pair with latency 930ns (186 clock cycles) and accumulated latency 48425ns (9685 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326110ns: start-end pair with latency 930ns (186 clock cycles) and accumulated latency 48425ns (9685 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326110ns: start-end pair with latency 930ns (186 clock cycles) and accumulated latency 48425ns (9685 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326110ns: start-end pair with latency 930ns (186 clock cycles) and accumulated latency 48425ns (9685 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326110ns: start-end pair with latency 930ns (186 clock cycles) and accumulated latency 48425ns (9685 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326110ns: start-end pair with latency 930ns (186 clock cycles) and accumulated latency 48425ns (9685 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326110ns: start-end pair with latency 930ns (186 clock cycles) and accumulated latency 48425ns (9685 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326285ns
# [TB][mhartid 18 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326285ns
# [TB][mhartid 34 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326285ns
# [TB][mhartid 50 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326285ns
# [TB][mhartid 66 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326285ns
# [TB][mhartid 82 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326285ns
# [TB][mhartid 98 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326285ns
# [TB][mhartid 114 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326285ns
# [TB][mhartid 130 - Tile (8, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326285ns
# [TB][mhartid 146 - Tile (9, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326285ns
# [TB][mhartid 162 - Tile (10, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326285ns
# [TB][mhartid 194 - Tile (12, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326285ns
# [TB][mhartid 210 - Tile (13, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326285ns
# [TB][mhartid 226 - Tile (14, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326285ns
# [TB][mhartid 242 - Tile (15, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326285ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326365ns: start-end pair with latency 29675ns (5935 clock cycles) and accumulated latency 50625ns (10125 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326550ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327210ns: start-end pair with latency 30695ns (6139 clock cycles) and accumulated latency 51375ns (10275 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327210ns: start-end pair with latency 30695ns (6139 clock cycles) and accumulated latency 51375ns (10275 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327210ns: start-end pair with latency 30695ns (6139 clock cycles) and accumulated latency 51375ns (10275 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327210ns: start-end pair with latency 30695ns (6139 clock cycles) and accumulated latency 51375ns (10275 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327210ns: start-end pair with latency 30695ns (6139 clock cycles) and accumulated latency 51375ns (10275 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327210ns: start-end pair with latency 30695ns (6139 clock cycles) and accumulated latency 51375ns (10275 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327210ns: start-end pair with latency 30695ns (6139 clock cycles) and accumulated latency 51375ns (10275 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327210ns: start-end pair with latency 30695ns (6139 clock cycles) and accumulated latency 51375ns (10275 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327210ns: start-end pair with latency 30695ns (6139 clock cycles) and accumulated latency 51375ns (10275 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327210ns: start-end pair with latency 30695ns (6139 clock cycles) and accumulated latency 51375ns (10275 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327210ns: start-end pair with latency 30695ns (6139 clock cycles) and accumulated latency 51375ns (10275 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327210ns: start-end pair with latency 30695ns (6139 clock cycles) and accumulated latency 51375ns (10275 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327210ns: start-end pair with latency 30695ns (6139 clock cycles) and accumulated latency 51375ns (10275 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327210ns: start-end pair with latency 30695ns (6139 clock cycles) and accumulated latency 51375ns (10275 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327210ns: start-end pair with latency 30695ns (6139 clock cycles) and accumulated latency 51375ns (10275 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327400ns
# [TB][mhartid 19 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327400ns
# [TB][mhartid 35 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327400ns
# [TB][mhartid 51 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327400ns
# [TB][mhartid 67 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327400ns
# [TB][mhartid 83 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327400ns
# [TB][mhartid 99 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327400ns
# [TB][mhartid 115 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327400ns
# [TB][mhartid 131 - Tile (8, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327400ns
# [TB][mhartid 147 - Tile (9, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327400ns
# [TB][mhartid 163 - Tile (10, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327400ns
# [TB][mhartid 195 - Tile (12, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327400ns
# [TB][mhartid 211 - Tile (13, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327400ns
# [TB][mhartid 227 - Tile (14, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327400ns
# [TB][mhartid 243 - Tile (15, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327400ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327530ns: start-end pair with latency 975ns (195 clock cycles) and accumulated latency 51600ns (10320 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327710ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328420ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 52390ns (10478 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328420ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 52390ns (10478 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328420ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 52390ns (10478 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328420ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 52390ns (10478 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328420ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 52390ns (10478 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328420ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 52390ns (10478 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328420ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 52390ns (10478 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328420ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 52390ns (10478 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328420ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 52390ns (10478 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328420ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 52390ns (10478 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328420ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 52390ns (10478 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328420ns: start-end pair with latency 31580ns (6316 clock cycles) and accumulated latency 54710ns (10942 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328420ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 52390ns (10478 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328420ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 52390ns (10478 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328420ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 52390ns (10478 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328420ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 52390ns (10478 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328485ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328490ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328595ns
# [TB][mhartid 19 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328595ns
# [TB][mhartid 35 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328595ns
# [TB][mhartid 51 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328595ns
# [TB][mhartid 67 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328595ns
# [TB][mhartid 83 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328595ns
# [TB][mhartid 99 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328595ns
# [TB][mhartid 115 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328595ns
# [TB][mhartid 131 - Tile (8, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328595ns
# [TB][mhartid 147 - Tile (9, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328595ns
# [TB][mhartid 163 - Tile (10, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328595ns
# [TB][mhartid 195 - Tile (12, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328595ns
# [TB][mhartid 211 - Tile (13, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328595ns
# [TB][mhartid 227 - Tile (14, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328595ns
# [TB][mhartid 243 - Tile (15, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328595ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 328630ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 328825ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329000ns: start-end pair with latency 32230ns (6446 clock cycles) and accumulated latency 55160ns (11032 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329000ns: start-end pair with latency 32230ns (6446 clock cycles) and accumulated latency 55160ns (11032 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329000ns: start-end pair with latency 32230ns (6446 clock cycles) and accumulated latency 55160ns (11032 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329000ns: start-end pair with latency 32230ns (6446 clock cycles) and accumulated latency 55160ns (11032 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329000ns: start-end pair with latency 32230ns (6446 clock cycles) and accumulated latency 55160ns (11032 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329000ns: start-end pair with latency 32230ns (6446 clock cycles) and accumulated latency 55160ns (11032 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329000ns: start-end pair with latency 32230ns (6446 clock cycles) and accumulated latency 55160ns (11032 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329000ns: start-end pair with latency 32230ns (6446 clock cycles) and accumulated latency 55160ns (11032 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329000ns: start-end pair with latency 32230ns (6446 clock cycles) and accumulated latency 55160ns (11032 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329000ns: start-end pair with latency 32230ns (6446 clock cycles) and accumulated latency 55160ns (11032 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329000ns: start-end pair with latency 32230ns (6446 clock cycles) and accumulated latency 55160ns (11032 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329000ns: start-end pair with latency 32230ns (6446 clock cycles) and accumulated latency 55160ns (11032 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329000ns: start-end pair with latency 32230ns (6446 clock cycles) and accumulated latency 55160ns (11032 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329000ns: start-end pair with latency 32230ns (6446 clock cycles) and accumulated latency 55160ns (11032 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329000ns: start-end pair with latency 32230ns (6446 clock cycles) and accumulated latency 55160ns (11032 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329205ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329205ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329205ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329205ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329205ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329205ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329205ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329205ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329205ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329205ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329205ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329205ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329205ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329205ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329205ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329335ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329335ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329335ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329335ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329335ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329335ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329335ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329335ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329335ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329335ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329335ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329335ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329335ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329335ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329335ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329340ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329340ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329340ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329340ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329340ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329340ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329340ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329340ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329340ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329340ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329340ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329340ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329340ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329340ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329340ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329640ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329640ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329640ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329640ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329640ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329640ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329640ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329640ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329640ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329640ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329640ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329640ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329640ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329640ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329640ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329775ns: start-end pair with latency 1140ns (228 clock cycles) and accumulated latency 55850ns (11170 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 329970ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330320ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 56270ns (11254 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330320ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 56270ns (11254 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330320ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 56270ns (11254 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330320ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 56270ns (11254 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330320ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 56270ns (11254 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330320ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 56270ns (11254 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330320ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 56270ns (11254 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330320ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 56270ns (11254 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330320ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 56270ns (11254 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330320ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 56270ns (11254 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330320ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 56270ns (11254 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330320ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 56270ns (11254 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330320ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 56270ns (11254 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330320ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 56270ns (11254 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330320ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 56270ns (11254 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330515ns
# [TB][mhartid 20 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330515ns
# [TB][mhartid 36 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330515ns
# [TB][mhartid 52 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330515ns
# [TB][mhartid 68 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330515ns
# [TB][mhartid 84 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330515ns
# [TB][mhartid 100 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330515ns
# [TB][mhartid 116 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330515ns
# [TB][mhartid 132 - Tile (8, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330515ns
# [TB][mhartid 148 - Tile (9, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330515ns
# [TB][mhartid 164 - Tile (10, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330515ns
# [TB][mhartid 196 - Tile (12, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330515ns
# [TB][mhartid 212 - Tile (13, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330515ns
# [TB][mhartid 228 - Tile (14, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330515ns
# [TB][mhartid 244 - Tile (15, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330515ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330710ns: start-end pair with latency 33720ns (6744 clock cycles) and accumulated latency 58870ns (11774 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330775ns: start-end pair with latency 3060ns (612 clock cycles) and accumulated latency 3060ns (612 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330780ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330940ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331030ns: start-end pair with latency 34075ns (6815 clock cycles) and accumulated latency 59090ns (11818 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331030ns: start-end pair with latency 34075ns (6815 clock cycles) and accumulated latency 59090ns (11818 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331030ns: start-end pair with latency 34075ns (6815 clock cycles) and accumulated latency 59090ns (11818 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331030ns: start-end pair with latency 34075ns (6815 clock cycles) and accumulated latency 59090ns (11818 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331030ns: start-end pair with latency 34075ns (6815 clock cycles) and accumulated latency 59090ns (11818 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331030ns: start-end pair with latency 34075ns (6815 clock cycles) and accumulated latency 59090ns (11818 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331030ns: start-end pair with latency 34075ns (6815 clock cycles) and accumulated latency 59090ns (11818 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331030ns: start-end pair with latency 34075ns (6815 clock cycles) and accumulated latency 59090ns (11818 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331030ns: start-end pair with latency 34075ns (6815 clock cycles) and accumulated latency 59090ns (11818 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331030ns: start-end pair with latency 34075ns (6815 clock cycles) and accumulated latency 59090ns (11818 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331030ns: start-end pair with latency 34075ns (6815 clock cycles) and accumulated latency 59090ns (11818 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331030ns: start-end pair with latency 34075ns (6815 clock cycles) and accumulated latency 59090ns (11818 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331030ns: start-end pair with latency 34075ns (6815 clock cycles) and accumulated latency 59090ns (11818 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331030ns: start-end pair with latency 34075ns (6815 clock cycles) and accumulated latency 59090ns (11818 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331030ns: start-end pair with latency 34075ns (6815 clock cycles) and accumulated latency 59090ns (11818 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331155ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331255ns
# [TB][mhartid 21 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331255ns
# [TB][mhartid 37 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331255ns
# [TB][mhartid 53 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331255ns
# [TB][mhartid 69 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331255ns
# [TB][mhartid 85 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331255ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331255ns
# [TB][mhartid 117 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331255ns
# [TB][mhartid 133 - Tile (8, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331255ns
# [TB][mhartid 149 - Tile (9, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331255ns
# [TB][mhartid 165 - Tile (10, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331255ns
# [TB][mhartid 197 - Tile (12, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331255ns
# [TB][mhartid 213 - Tile (13, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331255ns
# [TB][mhartid 229 - Tile (14, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331255ns
# [TB][mhartid 245 - Tile (15, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331255ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331665ns: start-end pair with latency 3065ns (613 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331665ns: start-end pair with latency 3065ns (613 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331665ns: start-end pair with latency 3065ns (613 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331665ns: start-end pair with latency 3065ns (613 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331665ns: start-end pair with latency 3065ns (613 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331665ns: start-end pair with latency 3065ns (613 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331665ns: start-end pair with latency 3065ns (613 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331665ns: start-end pair with latency 3065ns (613 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331665ns: start-end pair with latency 3065ns (613 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331665ns: start-end pair with latency 3065ns (613 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331665ns: start-end pair with latency 3065ns (613 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331665ns: start-end pair with latency 3065ns (613 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331665ns: start-end pair with latency 3065ns (613 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331665ns: start-end pair with latency 3065ns (613 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331665ns: start-end pair with latency 3065ns (613 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331670ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331670ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331670ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331670ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331670ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331670ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331670ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331670ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331670ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331670ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331670ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331670ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331670ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331670ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331670ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332020ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332020ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332020ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332020ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332020ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332020ns
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332020ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332020ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332020ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332020ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332020ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332020ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332020ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332020ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332020ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332120ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 60045ns (12009 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332340ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332450ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 60280ns (12056 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332450ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 60280ns (12056 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332450ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 60280ns (12056 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332450ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 60280ns (12056 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332450ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 60280ns (12056 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332450ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 60280ns (12056 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332450ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 60280ns (12056 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332450ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 60280ns (12056 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332450ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 60280ns (12056 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332450ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 60280ns (12056 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332450ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 60280ns (12056 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332450ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 60280ns (12056 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332450ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 60280ns (12056 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332450ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 60280ns (12056 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332450ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 60280ns (12056 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332665ns
# [TB][mhartid 21 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332665ns
# [TB][mhartid 37 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332665ns
# [TB][mhartid 53 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332665ns
# [TB][mhartid 69 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332665ns
# [TB][mhartid 85 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332665ns
# [TB][mhartid 101 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332665ns
# [TB][mhartid 117 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332665ns
# [TB][mhartid 133 - Tile (8, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332665ns
# [TB][mhartid 149 - Tile (9, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332665ns
# [TB][mhartid 165 - Tile (10, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332665ns
# [TB][mhartid 197 - Tile (12, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332665ns
# [TB][mhartid 213 - Tile (13, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332665ns
# [TB][mhartid 229 - Tile (14, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332665ns
# [TB][mhartid 245 - Tile (15, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332665ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332820ns: start-end pair with latency 35505ns (7101 clock cycles) and accumulated latency 62350ns (12470 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332820ns: start-end pair with latency 35505ns (7101 clock cycles) and accumulated latency 62350ns (12470 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332820ns: start-end pair with latency 35505ns (7101 clock cycles) and accumulated latency 62350ns (12470 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332820ns: start-end pair with latency 35505ns (7101 clock cycles) and accumulated latency 62350ns (12470 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332820ns: start-end pair with latency 35505ns (7101 clock cycles) and accumulated latency 62350ns (12470 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332820ns: start-end pair with latency 35505ns (7101 clock cycles) and accumulated latency 62350ns (12470 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332820ns: start-end pair with latency 35505ns (7101 clock cycles) and accumulated latency 62350ns (12470 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332820ns: start-end pair with latency 35505ns (7101 clock cycles) and accumulated latency 62350ns (12470 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332820ns: start-end pair with latency 35505ns (7101 clock cycles) and accumulated latency 62350ns (12470 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332820ns: start-end pair with latency 35505ns (7101 clock cycles) and accumulated latency 62350ns (12470 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332820ns: start-end pair with latency 35505ns (7101 clock cycles) and accumulated latency 62350ns (12470 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332820ns: start-end pair with latency 35505ns (7101 clock cycles) and accumulated latency 62350ns (12470 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332820ns: start-end pair with latency 35505ns (7101 clock cycles) and accumulated latency 62350ns (12470 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332820ns: start-end pair with latency 35505ns (7101 clock cycles) and accumulated latency 62350ns (12470 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332820ns: start-end pair with latency 35505ns (7101 clock cycles) and accumulated latency 62350ns (12470 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333050ns: start-end pair with latency 35760ns (7152 clock cycles) and accumulated latency 62770ns (12554 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333060ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333065ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333065ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333065ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333065ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333065ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333065ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333065ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333065ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333065ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333065ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333065ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333065ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333065ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333065ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333065ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333065ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333325ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333450ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333600ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333600ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333600ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333600ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333600ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333600ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333600ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333600ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333600ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333600ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333600ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333600ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333600ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333600ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333600ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333605ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333605ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333605ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333605ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333605ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333605ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333605ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333605ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333605ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333605ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333605ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333605ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333605ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333605ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333605ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333990ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333990ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333990ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333990ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333990ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333990ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333990ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333990ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333990ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333990ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333990ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333990ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333990ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333990ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333990ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334350ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 63630ns (12726 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334350ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 63630ns (12726 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334350ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 63630ns (12726 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334350ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 63630ns (12726 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334350ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 63630ns (12726 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334350ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 63630ns (12726 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334350ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 63630ns (12726 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334350ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 63630ns (12726 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334350ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 63630ns (12726 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334350ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 63630ns (12726 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334350ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 63630ns (12726 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334350ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 63630ns (12726 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334350ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 63630ns (12726 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334350ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 63630ns (12726 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334350ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 63630ns (12726 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334585ns
# [TB][mhartid 22 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334585ns
# [TB][mhartid 38 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334585ns
# [TB][mhartid 54 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334585ns
# [TB][mhartid 70 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334585ns
# [TB][mhartid 86 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334585ns
# [TB][mhartid 102 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334585ns
# [TB][mhartid 118 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334585ns
# [TB][mhartid 134 - Tile (8, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334585ns
# [TB][mhartid 150 - Tile (9, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334585ns
# [TB][mhartid 166 - Tile (10, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334585ns
# [TB][mhartid 198 - Tile (12, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334585ns
# [TB][mhartid 214 - Tile (13, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334585ns
# [TB][mhartid 230 - Tile (14, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334585ns
# [TB][mhartid 246 - Tile (15, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334585ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334595ns: start-end pair with latency 1265ns (253 clock cycles) and accumulated latency 64035ns (12807 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334655ns: start-end pair with latency 37190ns (7438 clock cycles) and accumulated latency 66615ns (13323 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334655ns: start-end pair with latency 37190ns (7438 clock cycles) and accumulated latency 66615ns (13323 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334655ns: start-end pair with latency 37190ns (7438 clock cycles) and accumulated latency 66615ns (13323 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334655ns: start-end pair with latency 37190ns (7438 clock cycles) and accumulated latency 66615ns (13323 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334655ns: start-end pair with latency 37190ns (7438 clock cycles) and accumulated latency 66615ns (13323 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334655ns: start-end pair with latency 37190ns (7438 clock cycles) and accumulated latency 66615ns (13323 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334655ns: start-end pair with latency 37190ns (7438 clock cycles) and accumulated latency 66615ns (13323 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334655ns: start-end pair with latency 37190ns (7438 clock cycles) and accumulated latency 66615ns (13323 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334655ns: start-end pair with latency 37190ns (7438 clock cycles) and accumulated latency 66615ns (13323 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334655ns: start-end pair with latency 37190ns (7438 clock cycles) and accumulated latency 66615ns (13323 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334655ns: start-end pair with latency 37190ns (7438 clock cycles) and accumulated latency 66615ns (13323 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334655ns: start-end pair with latency 37190ns (7438 clock cycles) and accumulated latency 66615ns (13323 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334655ns: start-end pair with latency 37190ns (7438 clock cycles) and accumulated latency 66615ns (13323 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334655ns: start-end pair with latency 37190ns (7438 clock cycles) and accumulated latency 66615ns (13323 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334655ns: start-end pair with latency 37190ns (7438 clock cycles) and accumulated latency 66615ns (13323 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334830ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334925ns
# [TB][mhartid 23 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334925ns
# [TB][mhartid 39 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334925ns
# [TB][mhartid 55 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334925ns
# [TB][mhartid 71 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334925ns
# [TB][mhartid 87 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334925ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334925ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334925ns
# [TB][mhartid 135 - Tile (8, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334925ns
# [TB][mhartid 151 - Tile (9, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334925ns
# [TB][mhartid 167 - Tile (10, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334925ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334925ns
# [TB][mhartid 215 - Tile (13, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334925ns
# [TB][mhartid 231 - Tile (14, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334925ns
# [TB][mhartid 247 - Tile (15, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334925ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335400ns: start-end pair with latency 37850ns (7570 clock cycles) and accumulated latency 67445ns (13489 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335445ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335450ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 335665ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335770ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335775ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335775ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335775ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335775ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335775ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335775ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335775ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335775ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335775ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335775ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335775ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335775ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335775ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335775ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335775ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335885ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336200ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336200ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336200ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336200ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336200ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336200ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336200ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336200ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336200ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336200ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336200ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336200ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336200ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336200ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336200ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336310ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 67995ns (13599 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336310ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 67995ns (13599 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336310ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 67995ns (13599 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336310ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 67995ns (13599 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336310ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 67995ns (13599 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336310ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 67995ns (13599 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336310ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 67995ns (13599 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336310ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 67995ns (13599 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336310ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 67995ns (13599 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336310ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 67995ns (13599 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336310ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 67995ns (13599 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336310ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 67995ns (13599 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336310ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 67995ns (13599 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336310ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 67995ns (13599 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336310ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 67995ns (13599 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336565ns
# [TB][mhartid 23 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336565ns
# [TB][mhartid 39 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336565ns
# [TB][mhartid 55 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336565ns
# [TB][mhartid 71 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336565ns
# [TB][mhartid 87 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336565ns
# [TB][mhartid 103 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336565ns
# [TB][mhartid 119 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336565ns
# [TB][mhartid 135 - Tile (8, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336565ns
# [TB][mhartid 151 - Tile (9, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336565ns
# [TB][mhartid 167 - Tile (10, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336565ns
# [TB][mhartid 199 - Tile (12, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336565ns
# [TB][mhartid 215 - Tile (13, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336565ns
# [TB][mhartid 231 - Tile (14, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336565ns
# [TB][mhartid 247 - Tile (15, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336565ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 39300ns (7860 clock cycles) and accumulated latency 70555ns (14111 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 39300ns (7860 clock cycles) and accumulated latency 70555ns (14111 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 39300ns (7860 clock cycles) and accumulated latency 70555ns (14111 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 39300ns (7860 clock cycles) and accumulated latency 70555ns (14111 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 39300ns (7860 clock cycles) and accumulated latency 70555ns (14111 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 39300ns (7860 clock cycles) and accumulated latency 70555ns (14111 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 39300ns (7860 clock cycles) and accumulated latency 70555ns (14111 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 39300ns (7860 clock cycles) and accumulated latency 70555ns (14111 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 39300ns (7860 clock cycles) and accumulated latency 70555ns (14111 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 39300ns (7860 clock cycles) and accumulated latency 70555ns (14111 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 39300ns (7860 clock cycles) and accumulated latency 70555ns (14111 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 39300ns (7860 clock cycles) and accumulated latency 70555ns (14111 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 39300ns (7860 clock cycles) and accumulated latency 70555ns (14111 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 39300ns (7860 clock cycles) and accumulated latency 70555ns (14111 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336950ns: start-end pair with latency 39300ns (7860 clock cycles) and accumulated latency 70555ns (14111 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337090ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 68865ns (13773 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337240ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337240ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337240ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337240ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337240ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337240ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337240ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337240ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337240ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337240ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337240ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337240ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337240ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337240ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337240ns
# [TB][mhartid 183 - Tile (11, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337345ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337710ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 3120ns (624 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337710ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 3120ns (624 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337710ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 3120ns (624 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337710ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 3120ns (624 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337710ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 3120ns (624 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337710ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 3120ns (624 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337710ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 3120ns (624 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337710ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 3120ns (624 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337710ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 3120ns (624 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337710ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 3120ns (624 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337710ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 3120ns (624 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337710ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 3120ns (624 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337710ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 3120ns (624 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337710ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 3120ns (624 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337710ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 3120ns (624 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337715ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337715ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337715ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337715ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337715ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337715ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337715ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337715ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337715ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337715ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337715ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337715ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337715ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337715ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337715ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337745ns: start-end pair with latency 39940ns (7988 clock cycles) and accumulated latency 71365ns (14273 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337955ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 3120ns (624 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337960ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 338030ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338180ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338180ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338180ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338180ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338180ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338180ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338180ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338180ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338180ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338180ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338180ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338180ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338180ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338180ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338180ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338425ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338750ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 72060ns (14412 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338750ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 72060ns (14412 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338750ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 72060ns (14412 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338750ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 72060ns (14412 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338750ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 72060ns (14412 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338750ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 72060ns (14412 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338750ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 72060ns (14412 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338750ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 72060ns (14412 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338750ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 72060ns (14412 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338750ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 72060ns (14412 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338750ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 72060ns (14412 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338750ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 72060ns (14412 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338750ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 72060ns (14412 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338750ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 72060ns (14412 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338750ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 72060ns (14412 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338860ns: start-end pair with latency 40850ns (8170 clock cycles) and accumulated latency 75035ns (15007 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338860ns: start-end pair with latency 40850ns (8170 clock cycles) and accumulated latency 75035ns (15007 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338860ns: start-end pair with latency 40850ns (8170 clock cycles) and accumulated latency 75035ns (15007 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338860ns: start-end pair with latency 40850ns (8170 clock cycles) and accumulated latency 75035ns (15007 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338860ns: start-end pair with latency 40850ns (8170 clock cycles) and accumulated latency 75035ns (15007 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338860ns: start-end pair with latency 40850ns (8170 clock cycles) and accumulated latency 75035ns (15007 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338860ns: start-end pair with latency 40850ns (8170 clock cycles) and accumulated latency 75035ns (15007 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338860ns: start-end pair with latency 40850ns (8170 clock cycles) and accumulated latency 75035ns (15007 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338860ns: start-end pair with latency 40850ns (8170 clock cycles) and accumulated latency 75035ns (15007 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338860ns: start-end pair with latency 40850ns (8170 clock cycles) and accumulated latency 75035ns (15007 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338860ns: start-end pair with latency 40850ns (8170 clock cycles) and accumulated latency 75035ns (15007 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338860ns: start-end pair with latency 40850ns (8170 clock cycles) and accumulated latency 75035ns (15007 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338860ns: start-end pair with latency 40850ns (8170 clock cycles) and accumulated latency 75035ns (15007 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338860ns: start-end pair with latency 40850ns (8170 clock cycles) and accumulated latency 75035ns (15007 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338860ns: start-end pair with latency 40850ns (8170 clock cycles) and accumulated latency 75035ns (15007 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339025ns
# [TB][mhartid 24 - Tile (1, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339025ns
# [TB][mhartid 40 - Tile (2, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339025ns
# [TB][mhartid 56 - Tile (3, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339025ns
# [TB][mhartid 72 - Tile (4, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339025ns
# [TB][mhartid 88 - Tile (5, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339025ns
# [TB][mhartid 104 - Tile (6, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339025ns
# [TB][mhartid 120 - Tile (7, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339025ns
# [TB][mhartid 136 - Tile (8, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339025ns
# [TB][mhartid 152 - Tile (9, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339025ns
# [TB][mhartid 168 - Tile (10, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339025ns
# [TB][mhartid 200 - Tile (12, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339025ns
# [TB][mhartid 216 - Tile (13, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339025ns
# [TB][mhartid 232 - Tile (14, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339025ns
# [TB][mhartid 248 - Tile (15, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339025ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339170ns
# [TB][mhartid 25 - Tile (1, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339170ns
# [TB][mhartid 41 - Tile (2, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339170ns
# [TB][mhartid 57 - Tile (3, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339170ns
# [TB][mhartid 73 - Tile (4, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339170ns
# [TB][mhartid 89 - Tile (5, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339170ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339170ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339170ns
# [TB][mhartid 137 - Tile (8, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339170ns
# [TB][mhartid 153 - Tile (9, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339170ns
# [TB][mhartid 169 - Tile (10, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339170ns
# [TB][mhartid 201 - Tile (12, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339170ns
# [TB][mhartid 217 - Tile (13, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339170ns
# [TB][mhartid 233 - Tile (14, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339170ns
# [TB][mhartid 249 - Tile (15, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339170ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339535ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 72865ns (14573 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339715ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339715ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339715ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339715ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339715ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339715ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339715ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339715ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339715ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339715ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339715ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339715ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339715ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339715ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339715ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339720ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339720ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339720ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339720ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339720ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339720ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339720ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339720ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339720ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339720ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339720ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339720ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339720ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339720ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339720ns
# [TB][mhartid 184 - Tile (11, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339810ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340220ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340220ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340220ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340220ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340220ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340220ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340220ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340220ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340220ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340220ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340220ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340220ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340220ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340220ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340220ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340355ns: start-end pair with latency 42225ns (8445 clock cycles) and accumulated latency 76555ns (15311 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340490ns: start-end pair with latency 3140ns (628 clock cycles) and accumulated latency 3140ns (628 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340495ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 340660ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340840ns: start-end pair with latency 1665ns (333 clock cycles) and accumulated latency 76700ns (15340 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340840ns: start-end pair with latency 1665ns (333 clock cycles) and accumulated latency 76700ns (15340 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340840ns: start-end pair with latency 1665ns (333 clock cycles) and accumulated latency 76700ns (15340 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340840ns: start-end pair with latency 1665ns (333 clock cycles) and accumulated latency 76700ns (15340 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340840ns: start-end pair with latency 1665ns (333 clock cycles) and accumulated latency 76700ns (15340 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340840ns: start-end pair with latency 1665ns (333 clock cycles) and accumulated latency 76700ns (15340 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340840ns: start-end pair with latency 1665ns (333 clock cycles) and accumulated latency 76700ns (15340 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340840ns: start-end pair with latency 1665ns (333 clock cycles) and accumulated latency 76700ns (15340 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340840ns: start-end pair with latency 1665ns (333 clock cycles) and accumulated latency 76700ns (15340 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340840ns: start-end pair with latency 1665ns (333 clock cycles) and accumulated latency 76700ns (15340 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340840ns: start-end pair with latency 1665ns (333 clock cycles) and accumulated latency 76700ns (15340 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340840ns: start-end pair with latency 1665ns (333 clock cycles) and accumulated latency 76700ns (15340 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340840ns: start-end pair with latency 1665ns (333 clock cycles) and accumulated latency 76700ns (15340 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340840ns: start-end pair with latency 1665ns (333 clock cycles) and accumulated latency 76700ns (15340 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340840ns: start-end pair with latency 1665ns (333 clock cycles) and accumulated latency 76700ns (15340 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340995ns
# [TB][mhartid 9 - Tile (0, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341135ns
# [TB][mhartid 25 - Tile (1, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341135ns
# [TB][mhartid 41 - Tile (2, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341135ns
# [TB][mhartid 57 - Tile (3, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341135ns
# [TB][mhartid 73 - Tile (4, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341135ns
# [TB][mhartid 89 - Tile (5, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341135ns
# [TB][mhartid 105 - Tile (6, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341135ns
# [TB][mhartid 121 - Tile (7, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341135ns
# [TB][mhartid 137 - Tile (8, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341135ns
# [TB][mhartid 153 - Tile (9, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341135ns
# [TB][mhartid 169 - Tile (10, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341135ns
# [TB][mhartid 201 - Tile (12, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341135ns
# [TB][mhartid 217 - Tile (13, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341135ns
# [TB][mhartid 233 - Tile (14, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341135ns
# [TB][mhartid 249 - Tile (15, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341135ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341280ns: start-end pair with latency 43120ns (8624 clock cycles) and accumulated latency 79600ns (15920 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341280ns: start-end pair with latency 43120ns (8624 clock cycles) and accumulated latency 79600ns (15920 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341280ns: start-end pair with latency 43120ns (8624 clock cycles) and accumulated latency 79600ns (15920 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341280ns: start-end pair with latency 43120ns (8624 clock cycles) and accumulated latency 79600ns (15920 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341280ns: start-end pair with latency 43120ns (8624 clock cycles) and accumulated latency 79600ns (15920 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341280ns: start-end pair with latency 43120ns (8624 clock cycles) and accumulated latency 79600ns (15920 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341280ns: start-end pair with latency 43120ns (8624 clock cycles) and accumulated latency 79600ns (15920 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341280ns: start-end pair with latency 43120ns (8624 clock cycles) and accumulated latency 79600ns (15920 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341280ns: start-end pair with latency 43120ns (8624 clock cycles) and accumulated latency 79600ns (15920 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341280ns: start-end pair with latency 43120ns (8624 clock cycles) and accumulated latency 79600ns (15920 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341280ns: start-end pair with latency 43120ns (8624 clock cycles) and accumulated latency 79600ns (15920 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341280ns: start-end pair with latency 43120ns (8624 clock cycles) and accumulated latency 79600ns (15920 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341280ns: start-end pair with latency 43120ns (8624 clock cycles) and accumulated latency 79600ns (15920 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341280ns: start-end pair with latency 43120ns (8624 clock cycles) and accumulated latency 79600ns (15920 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341280ns: start-end pair with latency 43120ns (8624 clock cycles) and accumulated latency 79600ns (15920 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341605ns
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341605ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341605ns
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341605ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341605ns
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341605ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341605ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341605ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341605ns
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341605ns
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341605ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341605ns
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341605ns
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341605ns
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341605ns
# [TB][mhartid 8 - Tile (0, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342195ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342195ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342195ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342195ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342195ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342195ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342195ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342195ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342195ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342195ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342195ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342195ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342195ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342195ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342195ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342200ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342200ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342200ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342200ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342200ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342200ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342200ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342200ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342200ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342200ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342200ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342200ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342200ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342200ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342200ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342330ns: start-end pair with latency 1665ns (333 clock cycles) and accumulated latency 78220ns (15644 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342625ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342740ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342740ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342740ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342740ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342740ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342740ns
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342740ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342740ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342740ns
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342740ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342740ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342740ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342740ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342740ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342740ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342945ns: start-end pair with latency 44525ns (8905 clock cycles) and accumulated latency 81390ns (16278 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342975ns: start-end pair with latency 3160ns (632 clock cycles) and accumulated latency 3160ns (632 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342980ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343260ns: start-end pair with latency 44810ns (8962 clock cycles) and accumulated latency 83790ns (16758 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343260ns: start-end pair with latency 44810ns (8962 clock cycles) and accumulated latency 83790ns (16758 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343260ns: start-end pair with latency 44810ns (8962 clock cycles) and accumulated latency 83790ns (16758 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343260ns: start-end pair with latency 44810ns (8962 clock cycles) and accumulated latency 83790ns (16758 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343260ns: start-end pair with latency 44810ns (8962 clock cycles) and accumulated latency 83790ns (16758 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343260ns: start-end pair with latency 44810ns (8962 clock cycles) and accumulated latency 83790ns (16758 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343260ns: start-end pair with latency 44810ns (8962 clock cycles) and accumulated latency 83790ns (16758 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343260ns: start-end pair with latency 44810ns (8962 clock cycles) and accumulated latency 83790ns (16758 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343260ns: start-end pair with latency 44810ns (8962 clock cycles) and accumulated latency 83790ns (16758 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343260ns: start-end pair with latency 44810ns (8962 clock cycles) and accumulated latency 83790ns (16758 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343260ns: start-end pair with latency 44810ns (8962 clock cycles) and accumulated latency 83790ns (16758 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343260ns: start-end pair with latency 44810ns (8962 clock cycles) and accumulated latency 83790ns (16758 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343260ns: start-end pair with latency 44810ns (8962 clock cycles) and accumulated latency 83790ns (16758 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343260ns: start-end pair with latency 44810ns (8962 clock cycles) and accumulated latency 83790ns (16758 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343260ns: start-end pair with latency 44810ns (8962 clock cycles) and accumulated latency 83790ns (16758 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343270ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343370ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 81360ns (16272 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343370ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 81360ns (16272 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343370ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 81360ns (16272 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343370ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 81360ns (16272 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343370ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 81360ns (16272 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343370ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 81360ns (16272 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343370ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 81360ns (16272 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343370ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 81360ns (16272 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343370ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 81360ns (16272 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343370ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 81360ns (16272 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343370ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 81360ns (16272 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343370ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 81360ns (16272 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343370ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 81360ns (16272 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343370ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 81360ns (16272 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343370ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 81360ns (16272 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343545ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343630ns
# [TB][mhartid 27 - Tile (1, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343630ns
# [TB][mhartid 43 - Tile (2, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343630ns
# [TB][mhartid 59 - Tile (3, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343630ns
# [TB][mhartid 75 - Tile (4, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343630ns
# [TB][mhartid 91 - Tile (5, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343630ns
# [TB][mhartid 107 - Tile (6, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343630ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343630ns
# [TB][mhartid 139 - Tile (8, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343630ns
# [TB][mhartid 155 - Tile (9, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343630ns
# [TB][mhartid 171 - Tile (10, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343630ns
# [TB][mhartid 203 - Tile (12, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343630ns
# [TB][mhartid 219 - Tile (13, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343630ns
# [TB][mhartid 235 - Tile (14, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343630ns
# [TB][mhartid 251 - Tile (15, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343630ns
# [TB][mhartid 10 - Tile (0, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343685ns
# [TB][mhartid 26 - Tile (1, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343685ns
# [TB][mhartid 42 - Tile (2, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343685ns
# [TB][mhartid 58 - Tile (3, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343685ns
# [TB][mhartid 74 - Tile (4, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343685ns
# [TB][mhartid 90 - Tile (5, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343685ns
# [TB][mhartid 106 - Tile (6, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343685ns
# [TB][mhartid 122 - Tile (7, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343685ns
# [TB][mhartid 138 - Tile (8, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343685ns
# [TB][mhartid 154 - Tile (9, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343685ns
# [TB][mhartid 170 - Tile (10, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343685ns
# [TB][mhartid 202 - Tile (12, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343685ns
# [TB][mhartid 218 - Tile (13, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343685ns
# [TB][mhartid 234 - Tile (14, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343685ns
# [TB][mhartid 250 - Tile (15, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343685ns
# [TB][mhartid 9 - Tile (0, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344325ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344325ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344325ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344325ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344325ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344325ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344325ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344325ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344325ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344325ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344325ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344325ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344325ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344325ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344325ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344330ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344330ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344330ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344330ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344330ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344330ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344330ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344330ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344330ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344330ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344330ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344330ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344330ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344330ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344330ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344945ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344945ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344945ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344945ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344945ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344945ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344945ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344945ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344945ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344945ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344945ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344945ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344945ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344945ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344945ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345050ns: start-end pair with latency 1775ns (355 clock cycles) and accumulated latency 83165ns (16633 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345365ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1855ns (371 clock cycles) and accumulated latency 85645ns (17129 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1855ns (371 clock cycles) and accumulated latency 85645ns (17129 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1855ns (371 clock cycles) and accumulated latency 85645ns (17129 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1855ns (371 clock cycles) and accumulated latency 85645ns (17129 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1855ns (371 clock cycles) and accumulated latency 85645ns (17129 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1855ns (371 clock cycles) and accumulated latency 85645ns (17129 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1855ns (371 clock cycles) and accumulated latency 85645ns (17129 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1855ns (371 clock cycles) and accumulated latency 85645ns (17129 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1855ns (371 clock cycles) and accumulated latency 85645ns (17129 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1855ns (371 clock cycles) and accumulated latency 85645ns (17129 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1855ns (371 clock cycles) and accumulated latency 85645ns (17129 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1855ns (371 clock cycles) and accumulated latency 85645ns (17129 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1855ns (371 clock cycles) and accumulated latency 85645ns (17129 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1855ns (371 clock cycles) and accumulated latency 85645ns (17129 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1855ns (371 clock cycles) and accumulated latency 85645ns (17129 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345530ns: start-end pair with latency 46950ns (9390 clock cycles) and accumulated latency 86100ns (17220 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345570ns: start-end pair with latency 46760ns (9352 clock cycles) and accumulated latency 88515ns (17703 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345570ns: start-end pair with latency 46760ns (9352 clock cycles) and accumulated latency 88515ns (17703 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345570ns: start-end pair with latency 46760ns (9352 clock cycles) and accumulated latency 88515ns (17703 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345570ns: start-end pair with latency 46760ns (9352 clock cycles) and accumulated latency 88515ns (17703 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345570ns: start-end pair with latency 46760ns (9352 clock cycles) and accumulated latency 88515ns (17703 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345570ns: start-end pair with latency 46760ns (9352 clock cycles) and accumulated latency 88515ns (17703 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345570ns: start-end pair with latency 46760ns (9352 clock cycles) and accumulated latency 88515ns (17703 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345570ns: start-end pair with latency 46760ns (9352 clock cycles) and accumulated latency 88515ns (17703 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345570ns: start-end pair with latency 46760ns (9352 clock cycles) and accumulated latency 88515ns (17703 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345570ns: start-end pair with latency 46760ns (9352 clock cycles) and accumulated latency 88515ns (17703 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345570ns: start-end pair with latency 46760ns (9352 clock cycles) and accumulated latency 88515ns (17703 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345570ns: start-end pair with latency 46760ns (9352 clock cycles) and accumulated latency 88515ns (17703 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345570ns: start-end pair with latency 46760ns (9352 clock cycles) and accumulated latency 88515ns (17703 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345570ns: start-end pair with latency 46760ns (9352 clock cycles) and accumulated latency 88515ns (17703 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345570ns: start-end pair with latency 46760ns (9352 clock cycles) and accumulated latency 88515ns (17703 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345815ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345820ns
# [TB][mhartid 11 - Tile (0, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345825ns
# [TB][mhartid 27 - Tile (1, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345825ns
# [TB][mhartid 43 - Tile (2, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345825ns
# [TB][mhartid 59 - Tile (3, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345825ns
# [TB][mhartid 75 - Tile (4, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345825ns
# [TB][mhartid 91 - Tile (5, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345825ns
# [TB][mhartid 107 - Tile (6, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345825ns
# [TB][mhartid 123 - Tile (7, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345825ns
# [TB][mhartid 139 - Tile (8, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345825ns
# [TB][mhartid 155 - Tile (9, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345825ns
# [TB][mhartid 171 - Tile (10, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345825ns
# [TB][mhartid 203 - Tile (12, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345825ns
# [TB][mhartid 219 - Tile (13, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345825ns
# [TB][mhartid 235 - Tile (14, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345825ns
# [TB][mhartid 251 - Tile (15, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345825ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345875ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345935ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345935ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345935ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345935ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345935ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345935ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345935ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345935ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345935ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345935ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345935ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345935ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345935ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345935ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345935ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346405ns
# [TB][mhartid 10 - Tile (0, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346890ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346890ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346890ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346890ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346890ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346890ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346890ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346890ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346890ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346890ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346890ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346890ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346890ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346890ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346890ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346895ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346895ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346895ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346895ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346895ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346895ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346895ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346895ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346895ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346895ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346895ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346895ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346895ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346895ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346895ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347515ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347515ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347515ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347515ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347515ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347515ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347515ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347515ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347515ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347515ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347515ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347515ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347515ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347515ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347515ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347720ns: start-end pair with latency 48620ns (9724 clock cycles) and accumulated latency 93110ns (18622 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347720ns: start-end pair with latency 48620ns (9724 clock cycles) and accumulated latency 93110ns (18622 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347720ns: start-end pair with latency 48620ns (9724 clock cycles) and accumulated latency 93110ns (18622 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347720ns: start-end pair with latency 48620ns (9724 clock cycles) and accumulated latency 93110ns (18622 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347720ns: start-end pair with latency 48620ns (9724 clock cycles) and accumulated latency 93110ns (18622 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347720ns: start-end pair with latency 48620ns (9724 clock cycles) and accumulated latency 93110ns (18622 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347720ns: start-end pair with latency 48620ns (9724 clock cycles) and accumulated latency 93110ns (18622 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347720ns: start-end pair with latency 48620ns (9724 clock cycles) and accumulated latency 93110ns (18622 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347720ns: start-end pair with latency 48620ns (9724 clock cycles) and accumulated latency 93110ns (18622 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347720ns: start-end pair with latency 48620ns (9724 clock cycles) and accumulated latency 93110ns (18622 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347720ns: start-end pair with latency 48620ns (9724 clock cycles) and accumulated latency 93110ns (18622 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347720ns: start-end pair with latency 48620ns (9724 clock cycles) and accumulated latency 93110ns (18622 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347720ns: start-end pair with latency 48620ns (9724 clock cycles) and accumulated latency 93110ns (18622 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347720ns: start-end pair with latency 48620ns (9724 clock cycles) and accumulated latency 93110ns (18622 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347720ns: start-end pair with latency 48620ns (9724 clock cycles) and accumulated latency 93110ns (18622 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347730ns: start-end pair with latency 1850ns (370 clock cycles) and accumulated latency 87950ns (17590 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347915ns: start-end pair with latency 1975ns (395 clock cycles) and accumulated latency 90490ns (18098 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347915ns: start-end pair with latency 1975ns (395 clock cycles) and accumulated latency 90490ns (18098 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347915ns: start-end pair with latency 1975ns (395 clock cycles) and accumulated latency 90490ns (18098 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347915ns: start-end pair with latency 1975ns (395 clock cycles) and accumulated latency 90490ns (18098 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347915ns: start-end pair with latency 1975ns (395 clock cycles) and accumulated latency 90490ns (18098 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347915ns: start-end pair with latency 1975ns (395 clock cycles) and accumulated latency 90490ns (18098 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347915ns: start-end pair with latency 1975ns (395 clock cycles) and accumulated latency 90490ns (18098 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347915ns: start-end pair with latency 1975ns (395 clock cycles) and accumulated latency 90490ns (18098 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347915ns: start-end pair with latency 1975ns (395 clock cycles) and accumulated latency 90490ns (18098 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347915ns: start-end pair with latency 1975ns (395 clock cycles) and accumulated latency 90490ns (18098 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347915ns: start-end pair with latency 1975ns (395 clock cycles) and accumulated latency 90490ns (18098 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347915ns: start-end pair with latency 1975ns (395 clock cycles) and accumulated latency 90490ns (18098 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347915ns: start-end pair with latency 1975ns (395 clock cycles) and accumulated latency 90490ns (18098 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347915ns: start-end pair with latency 1975ns (395 clock cycles) and accumulated latency 90490ns (18098 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347915ns: start-end pair with latency 1975ns (395 clock cycles) and accumulated latency 90490ns (18098 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348065ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348100ns: start-end pair with latency 49230ns (9846 clock cycles) and accumulated latency 91190ns (18238 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348105ns
# [TB][mhartid 29 - Tile (1, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348105ns
# [TB][mhartid 45 - Tile (2, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348105ns
# [TB][mhartid 61 - Tile (3, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348105ns
# [TB][mhartid 77 - Tile (4, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348105ns
# [TB][mhartid 93 - Tile (5, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348105ns
# [TB][mhartid 109 - Tile (6, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348105ns
# [TB][mhartid 125 - Tile (7, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348105ns
# [TB][mhartid 141 - Tile (8, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348105ns
# [TB][mhartid 157 - Tile (9, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348105ns
# [TB][mhartid 173 - Tile (10, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348105ns
# [TB][mhartid 205 - Tile (12, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348105ns
# [TB][mhartid 221 - Tile (13, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348105ns
# [TB][mhartid 237 - Tile (14, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348105ns
# [TB][mhartid 253 - Tile (15, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348105ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348270ns
# [TB][mhartid 28 - Tile (1, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348270ns
# [TB][mhartid 44 - Tile (2, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348270ns
# [TB][mhartid 60 - Tile (3, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348270ns
# [TB][mhartid 76 - Tile (4, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348270ns
# [TB][mhartid 92 - Tile (5, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348270ns
# [TB][mhartid 108 - Tile (6, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348270ns
# [TB][mhartid 124 - Tile (7, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348270ns
# [TB][mhartid 140 - Tile (8, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348270ns
# [TB][mhartid 156 - Tile (9, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348270ns
# [TB][mhartid 172 - Tile (10, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348270ns
# [TB][mhartid 204 - Tile (12, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348270ns
# [TB][mhartid 220 - Tile (13, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348270ns
# [TB][mhartid 236 - Tile (14, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348270ns
# [TB][mhartid 252 - Tile (15, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348270ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348465ns
# [TB][mhartid 186 - Tile (11, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348570ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348575ns
# [TB][mhartid 11 - Tile (0, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349050ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349050ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349050ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349050ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349050ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349050ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349050ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349050ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349050ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349050ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349050ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349050ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349050ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349050ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349050ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349055ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349055ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349055ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349055ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349055ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349055ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349055ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349055ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349055ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349055ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349055ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349055ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349055ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349055ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349055ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349195ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349715ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349715ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349715ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349715ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349715ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349715ns
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349715ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349715ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349715ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349715ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349715ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349715ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349715ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349715ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349715ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350100ns: start-end pair with latency 50885ns (10177 clock cycles) and accumulated latency 97865ns (19573 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350100ns: start-end pair with latency 50885ns (10177 clock cycles) and accumulated latency 97865ns (19573 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350100ns: start-end pair with latency 50885ns (10177 clock cycles) and accumulated latency 97865ns (19573 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350100ns: start-end pair with latency 50885ns (10177 clock cycles) and accumulated latency 97865ns (19573 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350100ns: start-end pair with latency 50885ns (10177 clock cycles) and accumulated latency 97865ns (19573 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350100ns: start-end pair with latency 50885ns (10177 clock cycles) and accumulated latency 97865ns (19573 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350100ns: start-end pair with latency 50885ns (10177 clock cycles) and accumulated latency 97865ns (19573 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350100ns: start-end pair with latency 50885ns (10177 clock cycles) and accumulated latency 97865ns (19573 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350100ns: start-end pair with latency 50885ns (10177 clock cycles) and accumulated latency 97865ns (19573 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350100ns: start-end pair with latency 50885ns (10177 clock cycles) and accumulated latency 97865ns (19573 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350100ns: start-end pair with latency 50885ns (10177 clock cycles) and accumulated latency 97865ns (19573 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350100ns: start-end pair with latency 50885ns (10177 clock cycles) and accumulated latency 97865ns (19573 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350100ns: start-end pair with latency 50885ns (10177 clock cycles) and accumulated latency 97865ns (19573 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350100ns: start-end pair with latency 50885ns (10177 clock cycles) and accumulated latency 97865ns (19573 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350100ns: start-end pair with latency 50885ns (10177 clock cycles) and accumulated latency 97865ns (19573 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350200ns: start-end pair with latency 2090ns (418 clock cycles) and accumulated latency 95200ns (19040 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350200ns: start-end pair with latency 2090ns (418 clock cycles) and accumulated latency 95200ns (19040 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350200ns: start-end pair with latency 2090ns (418 clock cycles) and accumulated latency 95200ns (19040 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350200ns: start-end pair with latency 2090ns (418 clock cycles) and accumulated latency 95200ns (19040 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350200ns: start-end pair with latency 2090ns (418 clock cycles) and accumulated latency 95200ns (19040 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350200ns: start-end pair with latency 2090ns (418 clock cycles) and accumulated latency 95200ns (19040 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350200ns: start-end pair with latency 2090ns (418 clock cycles) and accumulated latency 95200ns (19040 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350200ns: start-end pair with latency 2090ns (418 clock cycles) and accumulated latency 95200ns (19040 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350200ns: start-end pair with latency 2090ns (418 clock cycles) and accumulated latency 95200ns (19040 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350200ns: start-end pair with latency 2090ns (418 clock cycles) and accumulated latency 95200ns (19040 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350200ns: start-end pair with latency 2090ns (418 clock cycles) and accumulated latency 95200ns (19040 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350200ns: start-end pair with latency 2090ns (418 clock cycles) and accumulated latency 95200ns (19040 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350200ns: start-end pair with latency 2090ns (418 clock cycles) and accumulated latency 95200ns (19040 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350200ns: start-end pair with latency 2090ns (418 clock cycles) and accumulated latency 95200ns (19040 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350200ns: start-end pair with latency 2090ns (418 clock cycles) and accumulated latency 95200ns (19040 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350450ns: start-end pair with latency 1980ns (396 clock cycles) and accumulated latency 93170ns (18634 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350505ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350505ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350505ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350505ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350505ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350505ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350505ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350505ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350505ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350505ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350505ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350505ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350505ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350505ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350505ns
# [TB][mhartid 13 - Tile (0, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350575ns
# [TB][mhartid 29 - Tile (1, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350575ns
# [TB][mhartid 45 - Tile (2, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350575ns
# [TB][mhartid 61 - Tile (3, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350575ns
# [TB][mhartid 77 - Tile (4, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350575ns
# [TB][mhartid 93 - Tile (5, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350575ns
# [TB][mhartid 109 - Tile (6, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350575ns
# [TB][mhartid 125 - Tile (7, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350575ns
# [TB][mhartid 141 - Tile (8, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350575ns
# [TB][mhartid 157 - Tile (9, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350575ns
# [TB][mhartid 173 - Tile (10, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350575ns
# [TB][mhartid 205 - Tile (12, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350575ns
# [TB][mhartid 221 - Tile (13, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350575ns
# [TB][mhartid 237 - Tile (14, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350575ns
# [TB][mhartid 253 - Tile (15, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350575ns
# [TB][mhartid 188 - Tile (11, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350805ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350935ns: start-end pair with latency 51700ns (10340 clock cycles) and accumulated latency 96455ns (19291 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351290ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351295ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351320ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351515ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351515ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351515ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351515ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351515ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351515ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351515ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351515ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351515ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351515ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351515ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351515ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351515ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351515ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351515ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351520ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351520ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351520ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351520ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351520ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351520ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351520ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351520ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351520ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351520ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351520ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351520ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351520ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351520ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351520ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351955ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352220ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352220ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352220ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352220ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352220ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352220ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352220ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352220ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352220ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352220ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352220ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352220ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352220ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352220ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352220ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352435ns: start-end pair with latency 52995ns (10599 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352435ns: start-end pair with latency 52995ns (10599 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352435ns: start-end pair with latency 52995ns (10599 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352435ns: start-end pair with latency 52995ns (10599 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352435ns: start-end pair with latency 52995ns (10599 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352435ns: start-end pair with latency 52995ns (10599 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352435ns: start-end pair with latency 52995ns (10599 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352435ns: start-end pair with latency 52995ns (10599 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352435ns: start-end pair with latency 52995ns (10599 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352435ns: start-end pair with latency 52995ns (10599 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352435ns: start-end pair with latency 52995ns (10599 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352435ns: start-end pair with latency 52995ns (10599 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352435ns: start-end pair with latency 52995ns (10599 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352435ns: start-end pair with latency 52995ns (10599 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352435ns: start-end pair with latency 52995ns (10599 clock cycles) and accumulated latency 102790ns (20558 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352720ns: start-end pair with latency 2210ns (442 clock cycles) and accumulated latency 100075ns (20015 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352720ns: start-end pair with latency 2210ns (442 clock cycles) and accumulated latency 100075ns (20015 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352720ns: start-end pair with latency 2210ns (442 clock cycles) and accumulated latency 100075ns (20015 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352720ns: start-end pair with latency 2210ns (442 clock cycles) and accumulated latency 100075ns (20015 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352720ns: start-end pair with latency 2210ns (442 clock cycles) and accumulated latency 100075ns (20015 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352720ns: start-end pair with latency 2210ns (442 clock cycles) and accumulated latency 100075ns (20015 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352720ns: start-end pair with latency 2210ns (442 clock cycles) and accumulated latency 100075ns (20015 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352720ns: start-end pair with latency 2210ns (442 clock cycles) and accumulated latency 100075ns (20015 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352720ns: start-end pair with latency 2210ns (442 clock cycles) and accumulated latency 100075ns (20015 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352720ns: start-end pair with latency 2210ns (442 clock cycles) and accumulated latency 100075ns (20015 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352720ns: start-end pair with latency 2210ns (442 clock cycles) and accumulated latency 100075ns (20015 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352720ns: start-end pair with latency 2210ns (442 clock cycles) and accumulated latency 100075ns (20015 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352720ns: start-end pair with latency 2210ns (442 clock cycles) and accumulated latency 100075ns (20015 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352720ns: start-end pair with latency 2210ns (442 clock cycles) and accumulated latency 100075ns (20015 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352720ns: start-end pair with latency 2210ns (442 clock cycles) and accumulated latency 100075ns (20015 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352860ns
# [TB][mhartid 31 - Tile (1, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352860ns
# [TB][mhartid 47 - Tile (2, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352860ns
# [TB][mhartid 63 - Tile (3, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352860ns
# [TB][mhartid 79 - Tile (4, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352860ns
# [TB][mhartid 95 - Tile (5, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352860ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352860ns
# [TB][mhartid 127 - Tile (7, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352860ns
# [TB][mhartid 143 - Tile (8, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352860ns
# [TB][mhartid 159 - Tile (9, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352860ns
# [TB][mhartid 175 - Tile (10, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352860ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352860ns
# [TB][mhartid 223 - Tile (13, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352860ns
# [TB][mhartid 239 - Tile (14, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352860ns
# [TB][mhartid 255 - Tile (15, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352860ns
# [TB][mhartid 14 - Tile (0, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353115ns
# [TB][mhartid 30 - Tile (1, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353115ns
# [TB][mhartid 46 - Tile (2, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353115ns
# [TB][mhartid 62 - Tile (3, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353115ns
# [TB][mhartid 78 - Tile (4, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353115ns
# [TB][mhartid 94 - Tile (5, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353115ns
# [TB][mhartid 110 - Tile (6, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353115ns
# [TB][mhartid 126 - Tile (7, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353115ns
# [TB][mhartid 142 - Tile (8, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353115ns
# [TB][mhartid 158 - Tile (9, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353115ns
# [TB][mhartid 174 - Tile (10, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353115ns
# [TB][mhartid 206 - Tile (12, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353115ns
# [TB][mhartid 222 - Tile (13, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353115ns
# [TB][mhartid 238 - Tile (14, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353115ns
# [TB][mhartid 254 - Tile (15, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353115ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 353420ns: start-end pair with latency 2095ns (419 clock cycles) and accumulated latency 98550ns (19710 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 353465ns: start-end pair with latency 54110ns (10822 clock cycles) and accumulated latency 101375ns (20275 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353795ns
# [TB][mhartid 13 - Tile (0, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353840ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353840ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353840ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353840ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353840ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353840ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353840ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353840ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353840ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353840ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353840ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353840ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353840ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353840ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353840ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353845ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353845ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353845ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353845ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353845ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353845ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353845ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353845ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353845ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353845ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353845ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353845ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353845ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353845ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353845ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 353870ns
# [TB][mhartid 188 - Tile (11, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354050ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 3240ns (648 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354055ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354585ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354585ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354585ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354585ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354585ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354585ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354585ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354585ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354585ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354585ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354585ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354585ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354585ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354585ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354585ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354755ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 355195ns: start-end pair with latency 2330ns (466 clock cycles) and accumulated latency 105120ns (21024 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 355195ns: start-end pair with latency 2330ns (466 clock cycles) and accumulated latency 105120ns (21024 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 355195ns: start-end pair with latency 2330ns (466 clock cycles) and accumulated latency 105120ns (21024 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 355195ns: start-end pair with latency 2330ns (466 clock cycles) and accumulated latency 105120ns (21024 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 355195ns: start-end pair with latency 2330ns (466 clock cycles) and accumulated latency 105120ns (21024 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 355195ns: start-end pair with latency 2330ns (466 clock cycles) and accumulated latency 105120ns (21024 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 355195ns: start-end pair with latency 2330ns (466 clock cycles) and accumulated latency 105120ns (21024 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 355195ns: start-end pair with latency 2330ns (466 clock cycles) and accumulated latency 105120ns (21024 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 355195ns: start-end pair with latency 2330ns (466 clock cycles) and accumulated latency 105120ns (21024 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 355195ns: start-end pair with latency 2330ns (466 clock cycles) and accumulated latency 105120ns (21024 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 355195ns: start-end pair with latency 2330ns (466 clock cycles) and accumulated latency 105120ns (21024 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 355195ns: start-end pair with latency 2330ns (466 clock cycles) and accumulated latency 105120ns (21024 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 355195ns: start-end pair with latency 2330ns (466 clock cycles) and accumulated latency 105120ns (21024 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 355195ns: start-end pair with latency 2330ns (466 clock cycles) and accumulated latency 105120ns (21024 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 355195ns: start-end pair with latency 2330ns (466 clock cycles) and accumulated latency 105120ns (21024 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355610ns
# [TB][mhartid 31 - Tile (1, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355610ns
# [TB][mhartid 47 - Tile (2, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355610ns
# [TB][mhartid 63 - Tile (3, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355610ns
# [TB][mhartid 79 - Tile (4, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355610ns
# [TB][mhartid 95 - Tile (5, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355610ns
# [TB][mhartid 111 - Tile (6, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355610ns
# [TB][mhartid 127 - Tile (7, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355610ns
# [TB][mhartid 143 - Tile (8, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355610ns
# [TB][mhartid 159 - Tile (9, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355610ns
# [TB][mhartid 175 - Tile (10, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355610ns
# [TB][mhartid 207 - Tile (12, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355610ns
# [TB][mhartid 223 - Tile (13, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355610ns
# [TB][mhartid 239 - Tile (14, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355610ns
# [TB][mhartid 255 - Tile (15, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355610ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 356085ns: start-end pair with latency 2210ns (442 clock cycles) and accumulated latency 103585ns (20717 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 356280ns: start-end pair with latency 56740ns (11348 clock cycles) and accumulated latency 106590ns (21318 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356405ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356405ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356405ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356405ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356405ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356405ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356405ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356405ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356405ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356405ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356405ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356405ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356405ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356405ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356405ns
# [TB][mhartid 190 - Tile (11, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 356480ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356705ns
# [TB][mhartid 189 - Tile (11, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357060ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357065ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357185ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357185ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357185ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357185ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357185ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357185ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357185ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357185ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357185ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357185ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357185ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357185ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357185ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357185ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357185ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357805ns
# [TB][mhartid 15 - Tile (0, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358915ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358915ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358915ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358915ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358915ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358915ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358915ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358915ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358915ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358915ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358915ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358915ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358915ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358915ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358915ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358920ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358920ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358920ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358920ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358920ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358920ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358920ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358920ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358920ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358920ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358920ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358920ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358920ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358920ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358920ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 359040ns: start-end pair with latency 2330ns (466 clock cycles) and accumulated latency 108920ns (21784 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 359455ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359740ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359740ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359740ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359740ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359740ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359740ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359740ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359740ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359740ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359740ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359740ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359740ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359740ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359740ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359740ns
# [TB][mhartid 190 - Tile (11, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359765ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359770ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 360550ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 43935ns (8787 clock cycles) and accumulated latency 247115ns (49423 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 34815ns (6963 clock cycles) and accumulated latency 206280ns (41256 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 31145ns (6229 clock cycles) and accumulated latency 180700ns (36140 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 28765ns (5753 clock cycles) and accumulated latency 162535ns (32507 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 26795ns (5359 clock cycles) and accumulated latency 149080ns (29816 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 24585ns (4917 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 22605ns (4521 clock cycles) and accumulated latency 122675ns (24535 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 20565ns (4113 clock cycles) and accumulated latency 110280ns (22056 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 18045ns (3609 clock cycles) and accumulated latency 97285ns (19457 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 15840ns (3168 clock cycles) and accumulated latency 84670ns (16934 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 13270ns (2654 clock cycles) and accumulated latency 71260ns (14252 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 11070ns (2214 clock cycles) and accumulated latency 56500ns (11300 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 8565ns (1713 clock cycles) and accumulated latency 42355ns (8471 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 6200ns (1240 clock cycles) and accumulated latency 30235ns (6047 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 3600ns (720 clock cycles) and accumulated latency 21010ns (4202 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 43935ns (8787 clock cycles) and accumulated latency 247115ns (49423 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 34815ns (6963 clock cycles) and accumulated latency 206280ns (41256 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 31145ns (6229 clock cycles) and accumulated latency 180700ns (36140 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 28765ns (5753 clock cycles) and accumulated latency 162535ns (32507 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 26795ns (5359 clock cycles) and accumulated latency 149080ns (29816 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 24585ns (4917 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 22605ns (4521 clock cycles) and accumulated latency 122675ns (24535 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 20565ns (4113 clock cycles) and accumulated latency 110280ns (22056 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 18045ns (3609 clock cycles) and accumulated latency 97285ns (19457 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 15840ns (3168 clock cycles) and accumulated latency 84670ns (16934 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 13270ns (2654 clock cycles) and accumulated latency 71260ns (14252 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 11070ns (2214 clock cycles) and accumulated latency 56500ns (11300 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 8565ns (1713 clock cycles) and accumulated latency 42355ns (8471 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 6200ns (1240 clock cycles) and accumulated latency 30235ns (6047 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 3600ns (720 clock cycles) and accumulated latency 21010ns (4202 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 43935ns (8787 clock cycles) and accumulated latency 247115ns (49423 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 34815ns (6963 clock cycles) and accumulated latency 206280ns (41256 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 31145ns (6229 clock cycles) and accumulated latency 180700ns (36140 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 28765ns (5753 clock cycles) and accumulated latency 162535ns (32507 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 26795ns (5359 clock cycles) and accumulated latency 149080ns (29816 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 24585ns (4917 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 22605ns (4521 clock cycles) and accumulated latency 122675ns (24535 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 20565ns (4113 clock cycles) and accumulated latency 110280ns (22056 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 18045ns (3609 clock cycles) and accumulated latency 97285ns (19457 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 15840ns (3168 clock cycles) and accumulated latency 84670ns (16934 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 13270ns (2654 clock cycles) and accumulated latency 71260ns (14252 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 11070ns (2214 clock cycles) and accumulated latency 56500ns (11300 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 8565ns (1713 clock cycles) and accumulated latency 42355ns (8471 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 6200ns (1240 clock cycles) and accumulated latency 30235ns (6047 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 3600ns (720 clock cycles) and accumulated latency 21010ns (4202 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 43935ns (8787 clock cycles) and accumulated latency 247115ns (49423 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 34815ns (6963 clock cycles) and accumulated latency 206280ns (41256 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 31145ns (6229 clock cycles) and accumulated latency 180700ns (36140 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 28765ns (5753 clock cycles) and accumulated latency 162535ns (32507 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 26795ns (5359 clock cycles) and accumulated latency 149080ns (29816 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 24585ns (4917 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 22605ns (4521 clock cycles) and accumulated latency 122675ns (24535 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 20565ns (4113 clock cycles) and accumulated latency 110280ns (22056 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 18045ns (3609 clock cycles) and accumulated latency 97285ns (19457 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 15840ns (3168 clock cycles) and accumulated latency 84670ns (16934 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 13270ns (2654 clock cycles) and accumulated latency 71260ns (14252 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 11070ns (2214 clock cycles) and accumulated latency 56500ns (11300 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 8565ns (1713 clock cycles) and accumulated latency 42355ns (8471 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 6200ns (1240 clock cycles) and accumulated latency 30235ns (6047 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 3600ns (720 clock cycles) and accumulated latency 21010ns (4202 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 43935ns (8787 clock cycles) and accumulated latency 247115ns (49423 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 34815ns (6963 clock cycles) and accumulated latency 206280ns (41256 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 31145ns (6229 clock cycles) and accumulated latency 180700ns (36140 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 28765ns (5753 clock cycles) and accumulated latency 162535ns (32507 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 26795ns (5359 clock cycles) and accumulated latency 149080ns (29816 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 24585ns (4917 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 22605ns (4521 clock cycles) and accumulated latency 122675ns (24535 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 20565ns (4113 clock cycles) and accumulated latency 110280ns (22056 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 18045ns (3609 clock cycles) and accumulated latency 97285ns (19457 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 15840ns (3168 clock cycles) and accumulated latency 84670ns (16934 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 13270ns (2654 clock cycles) and accumulated latency 71260ns (14252 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 11070ns (2214 clock cycles) and accumulated latency 56500ns (11300 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 8565ns (1713 clock cycles) and accumulated latency 42355ns (8471 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 6200ns (1240 clock cycles) and accumulated latency 30235ns (6047 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 3600ns (720 clock cycles) and accumulated latency 21010ns (4202 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 43935ns (8787 clock cycles) and accumulated latency 247115ns (49423 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 34815ns (6963 clock cycles) and accumulated latency 206280ns (41256 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 31145ns (6229 clock cycles) and accumulated latency 180700ns (36140 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 28765ns (5753 clock cycles) and accumulated latency 162535ns (32507 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 26795ns (5359 clock cycles) and accumulated latency 149080ns (29816 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 24585ns (4917 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 22605ns (4521 clock cycles) and accumulated latency 122675ns (24535 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 20565ns (4113 clock cycles) and accumulated latency 110280ns (22056 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 18045ns (3609 clock cycles) and accumulated latency 97285ns (19457 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 15840ns (3168 clock cycles) and accumulated latency 84670ns (16934 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 13270ns (2654 clock cycles) and accumulated latency 71260ns (14252 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 11070ns (2214 clock cycles) and accumulated latency 56500ns (11300 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 8565ns (1713 clock cycles) and accumulated latency 42355ns (8471 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 6200ns (1240 clock cycles) and accumulated latency 30235ns (6047 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 3600ns (720 clock cycles) and accumulated latency 21010ns (4202 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 43935ns (8787 clock cycles) and accumulated latency 247115ns (49423 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 34815ns (6963 clock cycles) and accumulated latency 206280ns (41256 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 31145ns (6229 clock cycles) and accumulated latency 180700ns (36140 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 28765ns (5753 clock cycles) and accumulated latency 162535ns (32507 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 26795ns (5359 clock cycles) and accumulated latency 149080ns (29816 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 24585ns (4917 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 22605ns (4521 clock cycles) and accumulated latency 122675ns (24535 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 20565ns (4113 clock cycles) and accumulated latency 110280ns (22056 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 18045ns (3609 clock cycles) and accumulated latency 97285ns (19457 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 15840ns (3168 clock cycles) and accumulated latency 84670ns (16934 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 13270ns (2654 clock cycles) and accumulated latency 71260ns (14252 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 11070ns (2214 clock cycles) and accumulated latency 56500ns (11300 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 8565ns (1713 clock cycles) and accumulated latency 42355ns (8471 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 6200ns (1240 clock cycles) and accumulated latency 30235ns (6047 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 3600ns (720 clock cycles) and accumulated latency 21010ns (4202 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 43935ns (8787 clock cycles) and accumulated latency 247115ns (49423 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 34815ns (6963 clock cycles) and accumulated latency 206280ns (41256 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 31145ns (6229 clock cycles) and accumulated latency 180700ns (36140 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 28765ns (5753 clock cycles) and accumulated latency 162535ns (32507 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 26795ns (5359 clock cycles) and accumulated latency 149080ns (29816 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 24585ns (4917 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 22605ns (4521 clock cycles) and accumulated latency 122675ns (24535 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 20565ns (4113 clock cycles) and accumulated latency 110280ns (22056 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 18045ns (3609 clock cycles) and accumulated latency 97285ns (19457 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 15840ns (3168 clock cycles) and accumulated latency 84670ns (16934 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 13270ns (2654 clock cycles) and accumulated latency 71260ns (14252 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 11070ns (2214 clock cycles) and accumulated latency 56500ns (11300 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 8565ns (1713 clock cycles) and accumulated latency 42355ns (8471 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 6200ns (1240 clock cycles) and accumulated latency 30235ns (6047 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360790ns: start-end pair with latency 3600ns (720 clock cycles) and accumulated latency 21010ns (4202 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 43940ns (8788 clock cycles) and accumulated latency 247120ns (49424 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 34820ns (6964 clock cycles) and accumulated latency 206285ns (41257 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 31150ns (6230 clock cycles) and accumulated latency 180705ns (36141 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 28770ns (5754 clock cycles) and accumulated latency 162540ns (32508 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 26800ns (5360 clock cycles) and accumulated latency 149085ns (29817 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 24590ns (4918 clock cycles) and accumulated latency 134865ns (26973 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 22610ns (4522 clock cycles) and accumulated latency 122680ns (24536 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 20570ns (4114 clock cycles) and accumulated latency 110285ns (22057 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 18050ns (3610 clock cycles) and accumulated latency 97290ns (19458 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 15845ns (3169 clock cycles) and accumulated latency 84675ns (16935 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 13275ns (2655 clock cycles) and accumulated latency 71265ns (14253 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 11075ns (2215 clock cycles) and accumulated latency 56505ns (11301 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 8570ns (1714 clock cycles) and accumulated latency 42360ns (8472 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 6205ns (1241 clock cycles) and accumulated latency 30240ns (6048 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 3605ns (721 clock cycles) and accumulated latency 21015ns (4203 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 43940ns (8788 clock cycles) and accumulated latency 247120ns (49424 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 34820ns (6964 clock cycles) and accumulated latency 206285ns (41257 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 31150ns (6230 clock cycles) and accumulated latency 180705ns (36141 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 28770ns (5754 clock cycles) and accumulated latency 162540ns (32508 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 26800ns (5360 clock cycles) and accumulated latency 149085ns (29817 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 24590ns (4918 clock cycles) and accumulated latency 134865ns (26973 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 22610ns (4522 clock cycles) and accumulated latency 122680ns (24536 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 20570ns (4114 clock cycles) and accumulated latency 110285ns (22057 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 18050ns (3610 clock cycles) and accumulated latency 97290ns (19458 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 15845ns (3169 clock cycles) and accumulated latency 84675ns (16935 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 13275ns (2655 clock cycles) and accumulated latency 71265ns (14253 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 11075ns (2215 clock cycles) and accumulated latency 56505ns (11301 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 8570ns (1714 clock cycles) and accumulated latency 42360ns (8472 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 6205ns (1241 clock cycles) and accumulated latency 30240ns (6048 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 3605ns (721 clock cycles) and accumulated latency 21015ns (4203 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 43940ns (8788 clock cycles) and accumulated latency 247120ns (49424 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 34820ns (6964 clock cycles) and accumulated latency 206285ns (41257 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 31150ns (6230 clock cycles) and accumulated latency 180705ns (36141 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 28770ns (5754 clock cycles) and accumulated latency 162540ns (32508 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 26800ns (5360 clock cycles) and accumulated latency 149085ns (29817 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 24590ns (4918 clock cycles) and accumulated latency 134865ns (26973 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 22610ns (4522 clock cycles) and accumulated latency 122680ns (24536 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 20570ns (4114 clock cycles) and accumulated latency 110285ns (22057 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 18050ns (3610 clock cycles) and accumulated latency 97290ns (19458 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 15845ns (3169 clock cycles) and accumulated latency 84675ns (16935 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 13275ns (2655 clock cycles) and accumulated latency 71265ns (14253 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 11075ns (2215 clock cycles) and accumulated latency 56505ns (11301 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 8570ns (1714 clock cycles) and accumulated latency 42360ns (8472 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 6205ns (1241 clock cycles) and accumulated latency 30240ns (6048 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 3605ns (721 clock cycles) and accumulated latency 21015ns (4203 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 43940ns (8788 clock cycles) and accumulated latency 247120ns (49424 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 34820ns (6964 clock cycles) and accumulated latency 206285ns (41257 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 31150ns (6230 clock cycles) and accumulated latency 180705ns (36141 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 28770ns (5754 clock cycles) and accumulated latency 162540ns (32508 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 26800ns (5360 clock cycles) and accumulated latency 149085ns (29817 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 24590ns (4918 clock cycles) and accumulated latency 134865ns (26973 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 22610ns (4522 clock cycles) and accumulated latency 122680ns (24536 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 20570ns (4114 clock cycles) and accumulated latency 110285ns (22057 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 18050ns (3610 clock cycles) and accumulated latency 97290ns (19458 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 15845ns (3169 clock cycles) and accumulated latency 84675ns (16935 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 13275ns (2655 clock cycles) and accumulated latency 71265ns (14253 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 11075ns (2215 clock cycles) and accumulated latency 56505ns (11301 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 8570ns (1714 clock cycles) and accumulated latency 42360ns (8472 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 6205ns (1241 clock cycles) and accumulated latency 30240ns (6048 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 3605ns (721 clock cycles) and accumulated latency 21015ns (4203 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 43940ns (8788 clock cycles) and accumulated latency 247120ns (49424 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 34820ns (6964 clock cycles) and accumulated latency 206285ns (41257 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 31150ns (6230 clock cycles) and accumulated latency 180705ns (36141 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 28770ns (5754 clock cycles) and accumulated latency 162540ns (32508 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 26800ns (5360 clock cycles) and accumulated latency 149085ns (29817 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 24590ns (4918 clock cycles) and accumulated latency 134865ns (26973 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 22610ns (4522 clock cycles) and accumulated latency 122680ns (24536 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 20570ns (4114 clock cycles) and accumulated latency 110285ns (22057 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 18050ns (3610 clock cycles) and accumulated latency 97290ns (19458 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 15845ns (3169 clock cycles) and accumulated latency 84675ns (16935 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 13275ns (2655 clock cycles) and accumulated latency 71265ns (14253 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 11075ns (2215 clock cycles) and accumulated latency 56505ns (11301 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 8570ns (1714 clock cycles) and accumulated latency 42360ns (8472 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 6205ns (1241 clock cycles) and accumulated latency 30240ns (6048 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 3605ns (721 clock cycles) and accumulated latency 21015ns (4203 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 43940ns (8788 clock cycles) and accumulated latency 247120ns (49424 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 34820ns (6964 clock cycles) and accumulated latency 206285ns (41257 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 31150ns (6230 clock cycles) and accumulated latency 180705ns (36141 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 28770ns (5754 clock cycles) and accumulated latency 162540ns (32508 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 26800ns (5360 clock cycles) and accumulated latency 149085ns (29817 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 24590ns (4918 clock cycles) and accumulated latency 134865ns (26973 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 22610ns (4522 clock cycles) and accumulated latency 122680ns (24536 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 20570ns (4114 clock cycles) and accumulated latency 110285ns (22057 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 18050ns (3610 clock cycles) and accumulated latency 97290ns (19458 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 15845ns (3169 clock cycles) and accumulated latency 84675ns (16935 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 13275ns (2655 clock cycles) and accumulated latency 71265ns (14253 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 11075ns (2215 clock cycles) and accumulated latency 56505ns (11301 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 8570ns (1714 clock cycles) and accumulated latency 42360ns (8472 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 6205ns (1241 clock cycles) and accumulated latency 30240ns (6048 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 3605ns (721 clock cycles) and accumulated latency 21015ns (4203 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 43940ns (8788 clock cycles) and accumulated latency 247120ns (49424 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 34820ns (6964 clock cycles) and accumulated latency 206285ns (41257 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 31150ns (6230 clock cycles) and accumulated latency 180705ns (36141 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 28770ns (5754 clock cycles) and accumulated latency 162540ns (32508 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 26800ns (5360 clock cycles) and accumulated latency 149085ns (29817 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 24590ns (4918 clock cycles) and accumulated latency 134865ns (26973 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 22610ns (4522 clock cycles) and accumulated latency 122680ns (24536 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 20570ns (4114 clock cycles) and accumulated latency 110285ns (22057 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 18050ns (3610 clock cycles) and accumulated latency 97290ns (19458 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 15845ns (3169 clock cycles) and accumulated latency 84675ns (16935 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 13275ns (2655 clock cycles) and accumulated latency 71265ns (14253 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 11075ns (2215 clock cycles) and accumulated latency 56505ns (11301 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 8570ns (1714 clock cycles) and accumulated latency 42360ns (8472 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 6205ns (1241 clock cycles) and accumulated latency 30240ns (6048 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360795ns: start-end pair with latency 3605ns (721 clock cycles) and accumulated latency 21015ns (4203 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360795ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360800ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360985ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360985ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360985ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360985ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360985ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360985ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360985ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360985ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360985ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360985ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360985ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360985ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360985ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360985ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 360985ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360990ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360990ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360990ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360990ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360990ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360990ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360990ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360990ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360990ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360990ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360990ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360990ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360990ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360990ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 360990ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361140ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361140ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361140ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361140ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361140ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361140ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361140ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361140ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361145ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361145ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361145ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361145ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361145ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361145ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361145ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361375ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361375ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361375ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361375ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361375ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361375ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361375ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361375ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361380ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361380ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361380ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361380ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361380ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361380ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361380ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361545ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361545ns
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361545ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361545ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361545ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361545ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361545ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361545ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361550ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361550ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361550ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361550ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361550ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361550ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361550ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361605ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361605ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361605ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361605ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361605ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361605ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361605ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361605ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361610ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361610ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361610ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361610ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361610ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361610ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361610ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361635ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361635ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361635ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361635ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361635ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361635ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361635ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361635ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361640ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361640ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361640ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361640ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361640ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361640ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361640ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361765ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361765ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361765ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361765ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361765ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361765ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361765ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361765ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361770ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361770ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361770ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361770ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361770ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361770ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361770ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361795ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361795ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361795ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361795ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361795ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361795ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361795ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361795ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361800ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361800ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361800ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361800ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361800ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361800ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361800ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361800ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361800ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361800ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361800ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361800ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361800ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361800ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361800ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361805ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361805ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361805ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361805ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361805ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361805ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361805ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361890ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361890ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361890ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361890ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361890ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361890ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361890ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361890ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361895ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361895ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361895ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361895ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361895ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361895ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361895ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361920ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361920ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361920ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361920ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361920ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361920ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361920ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361920ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361925ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361925ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361925ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361925ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361925ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361925ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 361925ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362015ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362015ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362015ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362015ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362015ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362015ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362015ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362015ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362020ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362020ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362020ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362020ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362020ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362020ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362020ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362045ns
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362045ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362045ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362045ns
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362045ns
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362045ns
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362045ns
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362045ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362050ns
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362050ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362050ns
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362050ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362050ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362050ns
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362050ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362100ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362100ns
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362100ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362100ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362100ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362100ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362100ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362100ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362105ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362105ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362105ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362105ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362105ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362105ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362105ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362105ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362105ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362105ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362105ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362105ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362105ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362105ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362105ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362110ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362110ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362110ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362110ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362110ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362110ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362110ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 362145ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 362145ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 362145ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 362145ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 362145ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 362145ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 362145ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 362145ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 362150ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 362150ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 362150ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 362150ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 362150ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 362150ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 362150ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 362150ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 362150ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 362150ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 362150ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 362150ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 362150ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 362150ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 362150ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 362155ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 362155ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 362155ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 362155ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 362155ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 362155ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 362155ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362205ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362205ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362205ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362205ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362205ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362205ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362205ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362205ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362210ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362210ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362210ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362210ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362210ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362210ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362210ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362330ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362330ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362330ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362330ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362330ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362330ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362330ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362330ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362335ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362335ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362335ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362335ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362335ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362335ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362335ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362335ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362335ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362335ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362335ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362335ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362335ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362335ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362335ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362340ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362365ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362365ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362365ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362365ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362365ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362365ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362365ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362365ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362370ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362370ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362370ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362370ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362370ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362370ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362370ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362420ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362420ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362420ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362420ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362420ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362420ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362420ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362420ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362425ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362425ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362425ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362425ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362425ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362425ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362425ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362530ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362535ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362535ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362535ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362535ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362535ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362535ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362535ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362615ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362615ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362615ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362615ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362615ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362615ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362615ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362615ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362620ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362620ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362620ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362620ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362620ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362620ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362620ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362705ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362705ns
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362705ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362705ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362705ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362705ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362705ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362705ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362710ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362710ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362710ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362710ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362710ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362710ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362710ns
# [TB][mhartid 191 - Tile (11, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 362760ns: start-end pair with latency 3300ns (660 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362765ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362900ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362900ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362900ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362900ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362900ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362900ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362900ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362900ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362905ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362905ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362905ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362905ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362905ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362905ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362905ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363060ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363060ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363060ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363060ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363060ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363060ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363060ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363060ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363065ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363065ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363065ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363065ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363065ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363065ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363065ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363075ns: start-end pair with latency 1525ns (305 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363075ns: start-end pair with latency 1525ns (305 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363075ns: start-end pair with latency 1525ns (305 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363075ns: start-end pair with latency 1525ns (305 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363075ns: start-end pair with latency 1525ns (305 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363075ns: start-end pair with latency 1525ns (305 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363075ns: start-end pair with latency 1525ns (305 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363075ns: start-end pair with latency 1525ns (305 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363080ns: start-end pair with latency 1525ns (305 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363080ns: start-end pair with latency 1525ns (305 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363080ns
# [TB][mhartid 50 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363080ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363080ns: start-end pair with latency 1525ns (305 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363080ns: start-end pair with latency 1525ns (305 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363080ns
# [TB][mhartid 114 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363080ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363080ns: start-end pair with latency 1525ns (305 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363080ns
# [TB][mhartid 162 - Tile (10, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363080ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363080ns: start-end pair with latency 1525ns (305 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363080ns: start-end pair with latency 1525ns (305 clock cycles) and accumulated latency 49950ns (9990 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363080ns
# [TB][mhartid 242 - Tile (15, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363080ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363085ns
# [TB][mhartid 18 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363085ns
# [TB][mhartid 66 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363085ns
# [TB][mhartid 82 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363085ns
# [TB][mhartid 130 - Tile (8, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363085ns
# [TB][mhartid 194 - Tile (12, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363085ns
# [TB][mhartid 210 - Tile (13, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363085ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363175ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 57805ns (11561 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363175ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 57805ns (11561 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363175ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 57805ns (11561 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363175ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 57805ns (11561 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363175ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 57805ns (11561 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363175ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 57805ns (11561 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363175ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 57805ns (11561 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363175ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 57805ns (11561 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363180ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 57805ns (11561 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363180ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 57805ns (11561 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363180ns
# [TB][mhartid 52 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363180ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363180ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 57805ns (11561 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363180ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 57805ns (11561 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363180ns
# [TB][mhartid 116 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363180ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363180ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 57805ns (11561 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363180ns
# [TB][mhartid 164 - Tile (10, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363180ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363180ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 57805ns (11561 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363180ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 57805ns (11561 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363180ns
# [TB][mhartid 244 - Tile (15, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363180ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363185ns
# [TB][mhartid 20 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363185ns
# [TB][mhartid 68 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363185ns
# [TB][mhartid 84 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363185ns
# [TB][mhartid 132 - Tile (8, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363185ns
# [TB][mhartid 196 - Tile (12, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363185ns
# [TB][mhartid 212 - Tile (13, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363185ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363335ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 65165ns (13033 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363335ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 65165ns (13033 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363335ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 65165ns (13033 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363335ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 65165ns (13033 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363335ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 65165ns (13033 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363335ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 65165ns (13033 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363335ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 65165ns (13033 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363335ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 65165ns (13033 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363340ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 65165ns (13033 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363340ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 65165ns (13033 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363340ns
# [TB][mhartid 54 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363340ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363340ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 65165ns (13033 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363340ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 65165ns (13033 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363340ns
# [TB][mhartid 118 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363340ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363340ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 65165ns (13033 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363340ns
# [TB][mhartid 166 - Tile (10, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363340ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363340ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 65165ns (13033 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363340ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 65165ns (13033 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363340ns
# [TB][mhartid 246 - Tile (15, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363340ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363345ns
# [TB][mhartid 22 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363345ns
# [TB][mhartid 70 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363345ns
# [TB][mhartid 86 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363345ns
# [TB][mhartid 134 - Tile (8, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363345ns
# [TB][mhartid 198 - Tile (12, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363345ns
# [TB][mhartid 214 - Tile (13, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363345ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363550ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 73685ns (14737 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363550ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 73685ns (14737 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363550ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 73685ns (14737 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363550ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 73685ns (14737 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363550ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 73685ns (14737 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363550ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 73685ns (14737 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363550ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 73685ns (14737 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363550ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 73685ns (14737 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363555ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 73685ns (14737 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363555ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 73685ns (14737 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363555ns
# [TB][mhartid 56 - Tile (3, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363555ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363555ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 73685ns (14737 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363555ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 73685ns (14737 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363555ns
# [TB][mhartid 120 - Tile (7, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363555ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363555ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 73685ns (14737 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363555ns
# [TB][mhartid 168 - Tile (10, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363555ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363555ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 73685ns (14737 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363555ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 73685ns (14737 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363555ns
# [TB][mhartid 248 - Tile (15, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363555ns
# [TB][mhartid 8 - Tile (0, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363560ns
# [TB][mhartid 24 - Tile (1, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363560ns
# [TB][mhartid 72 - Tile (4, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363560ns
# [TB][mhartid 88 - Tile (5, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363560ns
# [TB][mhartid 136 - Tile (8, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363560ns
# [TB][mhartid 200 - Tile (12, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363560ns
# [TB][mhartid 216 - Tile (13, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363560ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363585ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363730ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 83040ns (16608 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363730ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 83040ns (16608 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363730ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 83040ns (16608 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363730ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 83040ns (16608 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363730ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 83040ns (16608 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363730ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 83040ns (16608 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363730ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 83040ns (16608 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363730ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 83040ns (16608 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363735ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 83040ns (16608 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363735ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 83040ns (16608 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363735ns
# [TB][mhartid 58 - Tile (3, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363735ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363735ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 83040ns (16608 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363735ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 83040ns (16608 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363735ns
# [TB][mhartid 122 - Tile (7, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363735ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363735ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 83040ns (16608 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363735ns
# [TB][mhartid 170 - Tile (10, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363735ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363735ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 83040ns (16608 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363735ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 83040ns (16608 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363735ns
# [TB][mhartid 250 - Tile (15, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363735ns
# [TB][mhartid 10 - Tile (0, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363740ns
# [TB][mhartid 26 - Tile (1, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363740ns
# [TB][mhartid 74 - Tile (4, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363740ns
# [TB][mhartid 90 - Tile (5, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363740ns
# [TB][mhartid 138 - Tile (8, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363740ns
# [TB][mhartid 202 - Tile (12, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363740ns
# [TB][mhartid 218 - Tile (13, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363740ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363940ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 92220ns (18444 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363940ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 92220ns (18444 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363940ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 92220ns (18444 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363940ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 92220ns (18444 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363940ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 92220ns (18444 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363940ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 92220ns (18444 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363940ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 92220ns (18444 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363940ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 92220ns (18444 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 92220ns (18444 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 92220ns (18444 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363945ns
# [TB][mhartid 60 - Tile (3, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363945ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 92220ns (18444 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 92220ns (18444 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363945ns
# [TB][mhartid 124 - Tile (7, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363945ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 92220ns (18444 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363945ns
# [TB][mhartid 172 - Tile (10, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363945ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 92220ns (18444 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363945ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 92220ns (18444 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363945ns
# [TB][mhartid 252 - Tile (15, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363945ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 28 - Tile (1, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 76 - Tile (4, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 92 - Tile (5, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 140 - Tile (8, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 204 - Tile (12, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 220 - Tile (13, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363950ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364135ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 101840ns (20368 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364135ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 101840ns (20368 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364135ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 101840ns (20368 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364135ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 101840ns (20368 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364135ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 101840ns (20368 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364135ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 101840ns (20368 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364135ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 101840ns (20368 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364135ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 101840ns (20368 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364140ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 101840ns (20368 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364140ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 101840ns (20368 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364140ns
# [TB][mhartid 62 - Tile (3, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364140ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364140ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 101840ns (20368 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364140ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 101840ns (20368 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364140ns
# [TB][mhartid 126 - Tile (7, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364140ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364140ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 101840ns (20368 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364140ns
# [TB][mhartid 174 - Tile (10, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364140ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364140ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 101840ns (20368 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364140ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 101840ns (20368 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364140ns
# [TB][mhartid 254 - Tile (15, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364140ns
# [TB][mhartid 14 - Tile (0, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364145ns
# [TB][mhartid 30 - Tile (1, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364145ns
# [TB][mhartid 78 - Tile (4, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364145ns
# [TB][mhartid 94 - Tile (5, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364145ns
# [TB][mhartid 142 - Tile (8, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364145ns
# [TB][mhartid 206 - Tile (12, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364145ns
# [TB][mhartid 222 - Tile (13, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364145ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364635ns: start-end pair with latency 47765ns (9553 clock cycles) and accumulated latency 250945ns (50189 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364635ns: start-end pair with latency 39785ns (7957 clock cycles) and accumulated latency 211250ns (42250 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364635ns: start-end pair with latency 35805ns (7161 clock cycles) and accumulated latency 185360ns (37072 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364635ns: start-end pair with latency 33475ns (6695 clock cycles) and accumulated latency 167245ns (33449 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364635ns: start-end pair with latency 31180ns (6236 clock cycles) and accumulated latency 153465ns (30693 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364635ns: start-end pair with latency 28745ns (5749 clock cycles) and accumulated latency 139020ns (27804 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364635ns: start-end pair with latency 26205ns (5241 clock cycles) and accumulated latency 126275ns (25255 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364635ns: start-end pair with latency 23635ns (4727 clock cycles) and accumulated latency 113350ns (22670 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364635ns: start-end pair with latency 21085ns (4217 clock cycles) and accumulated latency 100325ns (20065 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364635ns: start-end pair with latency 18225ns (3645 clock cycles) and accumulated latency 87055ns (17411 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364635ns: start-end pair with latency 15435ns (3087 clock cycles) and accumulated latency 73425ns (14685 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364635ns: start-end pair with latency 12675ns (2535 clock cycles) and accumulated latency 58105ns (11621 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364635ns: start-end pair with latency 9875ns (1975 clock cycles) and accumulated latency 43665ns (8733 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364635ns: start-end pair with latency 6825ns (1365 clock cycles) and accumulated latency 30860ns (6172 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364635ns: start-end pair with latency 4080ns (816 clock cycles) and accumulated latency 21490ns (4298 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364640ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364640ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364640ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364640ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364640ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364640ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364640ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364640ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364640ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364640ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364640ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364640ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364640ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364640ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364640ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364830ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364835ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 364985ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365220ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 365305ns: start-end pair with latency 3150ns (630 clock cycles) and accumulated latency 6150ns (1230 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 365305ns: start-end pair with latency 3150ns (630 clock cycles) and accumulated latency 6150ns (1230 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 365305ns: start-end pair with latency 3150ns (630 clock cycles) and accumulated latency 6150ns (1230 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 365305ns: start-end pair with latency 3150ns (630 clock cycles) and accumulated latency 6150ns (1230 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 365305ns: start-end pair with latency 3150ns (630 clock cycles) and accumulated latency 6150ns (1230 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 365305ns: start-end pair with latency 3150ns (630 clock cycles) and accumulated latency 6150ns (1230 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 365305ns: start-end pair with latency 3150ns (630 clock cycles) and accumulated latency 6150ns (1230 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 365305ns: start-end pair with latency 3150ns (630 clock cycles) and accumulated latency 6150ns (1230 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 365310ns: start-end pair with latency 3150ns (630 clock cycles) and accumulated latency 6150ns (1230 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 365310ns: start-end pair with latency 3150ns (630 clock cycles) and accumulated latency 6150ns (1230 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 365310ns: start-end pair with latency 3150ns (630 clock cycles) and accumulated latency 6150ns (1230 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 365310ns: start-end pair with latency 3150ns (630 clock cycles) and accumulated latency 6150ns (1230 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 365310ns: start-end pair with latency 3150ns (630 clock cycles) and accumulated latency 6150ns (1230 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 365310ns: start-end pair with latency 3150ns (630 clock cycles) and accumulated latency 6150ns (1230 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 365310ns: start-end pair with latency 3150ns (630 clock cycles) and accumulated latency 6150ns (1230 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365325ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365325ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365325ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365325ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365325ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365325ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365325ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365325ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365330ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365330ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365330ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365330ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365330ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365330ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365330ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 365390ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365435ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365435ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365435ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365435ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365435ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365435ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365435ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365435ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365440ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365440ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365440ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365440ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365440ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365440ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365440ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365450ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 365480ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365610ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 365640ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365645ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365735ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 365765ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365860ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 365890ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365945ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365950ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 365990ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 32880ns (6576 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 365995ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 366050ns
# [TB][mhartid 34 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366140ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 6100ns (1220 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366140ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 6100ns (1220 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366140ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 6100ns (1220 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366140ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 6100ns (1220 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366140ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 6100ns (1220 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366140ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 6100ns (1220 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366140ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 6100ns (1220 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366140ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 6100ns (1220 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366145ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 6100ns (1220 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366145ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 6100ns (1220 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366145ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 6100ns (1220 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366145ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 6100ns (1220 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366145ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 6100ns (1220 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366145ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 6100ns (1220 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366145ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 6100ns (1220 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366160ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366160ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366160ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366160ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366160ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366160ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366160ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366160ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366165ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366165ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366165ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366165ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366165ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366165ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366165ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366175ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366180ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 366210ns
# [TB][mhartid 36 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366265ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366265ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366265ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366265ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366265ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366265ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366265ns
# [TB][mhartid 228 - Tile (14, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366265ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366265ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366270ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366270ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366270ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366270ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366270ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366270ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366270ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366285ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366285ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366285ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366285ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366285ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366285ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366285ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366285ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366290ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366290ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366290ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366290ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366290ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366290ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366290ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366315ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366315ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366315ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366315ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366315ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366315ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366315ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366375ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366460ns
# [TB][mhartid 38 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366465ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366465ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366465ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366465ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366465ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366465ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366465ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366465ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366470ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366470ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366470ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366470ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366470ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366470ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366470ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366475ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366475ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366475ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366475ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366475ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366475ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366475ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366475ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366480ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366480ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366480ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366480ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366480ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366480ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366480ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366485ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366485ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366485ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366485ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366485ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366485ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366485ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366485ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366490ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366490ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366490ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366490ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366490ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366490ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366490ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366550ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366715ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366715ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366715ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366715ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366715ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366715ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366715ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366715ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366720ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366720ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366720ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366720ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366720ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366720ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366720ns
# [TB][mhartid 40 - Tile (2, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366745ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366745ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366745ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366745ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366745ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366745ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366745ns
# [TB][mhartid 232 - Tile (14, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366745ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366745ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366750ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366750ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366750ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366750ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366750ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366750ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366750ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366765ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366765ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366765ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366765ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366765ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366765ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366765ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366765ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366770ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366770ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366770ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366770ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366770ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366770ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366770ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366905ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 366920ns: start-end pair with latency 1525ns (305 clock cycles) and accumulated latency 49200ns (9840 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 366925ns
# [TB][mhartid 42 - Tile (2, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366940ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6400ns (1280 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366940ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6400ns (1280 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366940ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6400ns (1280 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366940ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6400ns (1280 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366940ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6400ns (1280 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366940ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6400ns (1280 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366940ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6400ns (1280 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366940ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6400ns (1280 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366945ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6400ns (1280 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366945ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6400ns (1280 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366945ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6400ns (1280 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366945ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6400ns (1280 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366945ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6400ns (1280 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366945ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6400ns (1280 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366945ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6400ns (1280 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366960ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366960ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366960ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366960ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366960ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366960ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366960ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366960ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366965ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366965ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366965ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366965ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366965ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366965ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366965ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 367020ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 57385ns (11477 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 367025ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367035ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367035ns
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367035ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367035ns
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367035ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367035ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367035ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367035ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367040ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367040ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367040ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367040ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367040ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367040ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367040ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 367180ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 65570ns (13114 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 367185ns
# [TB][mhartid 44 - Tile (2, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367190ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 6480ns (1296 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367190ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 6480ns (1296 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367190ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 6480ns (1296 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367190ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 6480ns (1296 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367190ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 6480ns (1296 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367190ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 6480ns (1296 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367190ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 6480ns (1296 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367190ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 6480ns (1296 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367195ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 6480ns (1296 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367195ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 6480ns (1296 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367195ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 6480ns (1296 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367195ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 6480ns (1296 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367195ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 6480ns (1296 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367195ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 6480ns (1296 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367195ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 6480ns (1296 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367210ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367210ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367210ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367210ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367210ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367210ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367210ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367210ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367215ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367215ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367215ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367215ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367215ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367215ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367215ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367275ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367275ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367275ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367275ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367275ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367275ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367275ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 367395ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 74490ns (14898 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 367400ns
# [TB][mhartid 46 - Tile (2, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367425ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367425ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367425ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367425ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367425ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367425ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367425ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367425ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367430ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367430ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367430ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367430ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367430ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367430ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 367430ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367445ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367445ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367445ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367445ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367445ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367445ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367445ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367445ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367450ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367450ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367450ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367450ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367450ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367450ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367450ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367560ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367560ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367560ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367560ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367560ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367560ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367560ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367560ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367565ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367565ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367565ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367565ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367565ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367565ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367565ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 367575ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 84845ns (16969 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 367580ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 367785ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 94900ns (18980 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 367790ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367835ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367835ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367835ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367835ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367835ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367835ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367835ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367835ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367840ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367840ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367840ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367840ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367840ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367840ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367840ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 367980ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 105350ns (21070 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 367985ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 2660ns (532 clock cycles) and accumulated latency 249775ns (49955 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 6295ns (1259 clock cycles) and accumulated latency 212575ns (42515 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 1785ns (357 clock cycles) and accumulated latency 182485ns (36497 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5995ns (1199 clock cycles) and accumulated latency 168530ns (33706 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 150700ns (30140 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5765ns (1153 clock cycles) and accumulated latency 140625ns (28125 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 124055ns (24811 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5675ns (1135 clock cycles) and accumulated latency 115955ns (23191 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 98345ns (19669 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5480ns (1096 clock cycles) and accumulated latency 90150ns (18030 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 825ns (165 clock cycles) and accumulated latency 72085ns (14417 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5390ns (1078 clock cycles) and accumulated latency 61890ns (12378 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 535ns (107 clock cycles) and accumulated latency 42890ns (8578 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5195ns (1039 clock cycles) and accumulated latency 35430ns (7086 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 21270ns (4254 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5035ns (1007 clock cycles) and accumulated latency 9000ns (1800 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 2660ns (532 clock cycles) and accumulated latency 249775ns (49955 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 6295ns (1259 clock cycles) and accumulated latency 212575ns (42515 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 1785ns (357 clock cycles) and accumulated latency 182485ns (36497 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5995ns (1199 clock cycles) and accumulated latency 168530ns (33706 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 150700ns (30140 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5765ns (1153 clock cycles) and accumulated latency 140625ns (28125 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 124055ns (24811 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5675ns (1135 clock cycles) and accumulated latency 115955ns (23191 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 98345ns (19669 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5480ns (1096 clock cycles) and accumulated latency 90150ns (18030 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 825ns (165 clock cycles) and accumulated latency 72085ns (14417 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5390ns (1078 clock cycles) and accumulated latency 61890ns (12378 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 535ns (107 clock cycles) and accumulated latency 42890ns (8578 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5195ns (1039 clock cycles) and accumulated latency 35430ns (7086 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 21270ns (4254 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5035ns (1007 clock cycles) and accumulated latency 9000ns (1800 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 2660ns (532 clock cycles) and accumulated latency 249775ns (49955 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 6295ns (1259 clock cycles) and accumulated latency 212575ns (42515 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 1785ns (357 clock cycles) and accumulated latency 182485ns (36497 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5995ns (1199 clock cycles) and accumulated latency 168530ns (33706 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 150700ns (30140 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5765ns (1153 clock cycles) and accumulated latency 140625ns (28125 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 124055ns (24811 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5675ns (1135 clock cycles) and accumulated latency 115955ns (23191 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 98345ns (19669 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5480ns (1096 clock cycles) and accumulated latency 90150ns (18030 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 825ns (165 clock cycles) and accumulated latency 72085ns (14417 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5390ns (1078 clock cycles) and accumulated latency 61890ns (12378 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 535ns (107 clock cycles) and accumulated latency 42890ns (8578 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5195ns (1039 clock cycles) and accumulated latency 35430ns (7086 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 21270ns (4254 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5035ns (1007 clock cycles) and accumulated latency 9000ns (1800 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 2660ns (532 clock cycles) and accumulated latency 249775ns (49955 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 6295ns (1259 clock cycles) and accumulated latency 212575ns (42515 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 1785ns (357 clock cycles) and accumulated latency 182485ns (36497 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5995ns (1199 clock cycles) and accumulated latency 168530ns (33706 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 150700ns (30140 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5765ns (1153 clock cycles) and accumulated latency 140625ns (28125 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 124055ns (24811 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5675ns (1135 clock cycles) and accumulated latency 115955ns (23191 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 98345ns (19669 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5480ns (1096 clock cycles) and accumulated latency 90150ns (18030 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 825ns (165 clock cycles) and accumulated latency 72085ns (14417 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5390ns (1078 clock cycles) and accumulated latency 61890ns (12378 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 535ns (107 clock cycles) and accumulated latency 42890ns (8578 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5195ns (1039 clock cycles) and accumulated latency 35430ns (7086 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 21270ns (4254 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368100ns: start-end pair with latency 5035ns (1007 clock cycles) and accumulated latency 9000ns (1800 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 249780ns (49956 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 6300ns (1260 clock cycles) and accumulated latency 212580ns (42516 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 1790ns (358 clock cycles) and accumulated latency 182490ns (36498 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 6000ns (1200 clock cycles) and accumulated latency 168535ns (33707 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 150705ns (30141 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5770ns (1154 clock cycles) and accumulated latency 140630ns (28126 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 1385ns (277 clock cycles) and accumulated latency 124060ns (24812 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5680ns (1136 clock cycles) and accumulated latency 115960ns (23192 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 98350ns (19670 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5485ns (1097 clock cycles) and accumulated latency 90155ns (18031 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 830ns (166 clock cycles) and accumulated latency 72090ns (14418 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5395ns (1079 clock cycles) and accumulated latency 61895ns (12379 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 540ns (108 clock cycles) and accumulated latency 42895ns (8579 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5200ns (1040 clock cycles) and accumulated latency 35435ns (7087 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 265ns (53 clock cycles) and accumulated latency 21275ns (4255 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5040ns (1008 clock cycles) and accumulated latency 9005ns (1801 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 249780ns (49956 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 6300ns (1260 clock cycles) and accumulated latency 212580ns (42516 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 1790ns (358 clock cycles) and accumulated latency 182490ns (36498 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 6000ns (1200 clock cycles) and accumulated latency 168535ns (33707 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 150705ns (30141 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5770ns (1154 clock cycles) and accumulated latency 140630ns (28126 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 1385ns (277 clock cycles) and accumulated latency 124060ns (24812 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5680ns (1136 clock cycles) and accumulated latency 115960ns (23192 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 98350ns (19670 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5485ns (1097 clock cycles) and accumulated latency 90155ns (18031 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 830ns (166 clock cycles) and accumulated latency 72090ns (14418 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5395ns (1079 clock cycles) and accumulated latency 61895ns (12379 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 540ns (108 clock cycles) and accumulated latency 42895ns (8579 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5200ns (1040 clock cycles) and accumulated latency 35435ns (7087 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 265ns (53 clock cycles) and accumulated latency 21275ns (4255 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5040ns (1008 clock cycles) and accumulated latency 9005ns (1801 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 249780ns (49956 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 6300ns (1260 clock cycles) and accumulated latency 212580ns (42516 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 1790ns (358 clock cycles) and accumulated latency 182490ns (36498 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 6000ns (1200 clock cycles) and accumulated latency 168535ns (33707 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 150705ns (30141 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5770ns (1154 clock cycles) and accumulated latency 140630ns (28126 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 1385ns (277 clock cycles) and accumulated latency 124060ns (24812 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5680ns (1136 clock cycles) and accumulated latency 115960ns (23192 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 98350ns (19670 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5485ns (1097 clock cycles) and accumulated latency 90155ns (18031 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 830ns (166 clock cycles) and accumulated latency 72090ns (14418 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5395ns (1079 clock cycles) and accumulated latency 61895ns (12379 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 540ns (108 clock cycles) and accumulated latency 42895ns (8579 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5200ns (1040 clock cycles) and accumulated latency 35435ns (7087 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 265ns (53 clock cycles) and accumulated latency 21275ns (4255 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5040ns (1008 clock cycles) and accumulated latency 9005ns (1801 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 249780ns (49956 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 6300ns (1260 clock cycles) and accumulated latency 212580ns (42516 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 1790ns (358 clock cycles) and accumulated latency 182490ns (36498 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 6000ns (1200 clock cycles) and accumulated latency 168535ns (33707 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 150705ns (30141 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5770ns (1154 clock cycles) and accumulated latency 140630ns (28126 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 1385ns (277 clock cycles) and accumulated latency 124060ns (24812 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5680ns (1136 clock cycles) and accumulated latency 115960ns (23192 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 98350ns (19670 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5485ns (1097 clock cycles) and accumulated latency 90155ns (18031 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 830ns (166 clock cycles) and accumulated latency 72090ns (14418 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5395ns (1079 clock cycles) and accumulated latency 61895ns (12379 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 540ns (108 clock cycles) and accumulated latency 42895ns (8579 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5200ns (1040 clock cycles) and accumulated latency 35435ns (7087 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 265ns (53 clock cycles) and accumulated latency 21275ns (4255 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368105ns: start-end pair with latency 5040ns (1008 clock cycles) and accumulated latency 9005ns (1801 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368105ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 249785ns (49957 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 6300ns (1260 clock cycles) and accumulated latency 212585ns (42517 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 1790ns (358 clock cycles) and accumulated latency 182495ns (36499 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 6000ns (1200 clock cycles) and accumulated latency 168540ns (33708 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 150710ns (30142 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5770ns (1154 clock cycles) and accumulated latency 140635ns (28127 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 1385ns (277 clock cycles) and accumulated latency 124065ns (24813 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5680ns (1136 clock cycles) and accumulated latency 115965ns (23193 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 98355ns (19671 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5485ns (1097 clock cycles) and accumulated latency 90160ns (18032 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 830ns (166 clock cycles) and accumulated latency 72095ns (14419 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5395ns (1079 clock cycles) and accumulated latency 61900ns (12380 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 540ns (108 clock cycles) and accumulated latency 42900ns (8580 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5200ns (1040 clock cycles) and accumulated latency 35440ns (7088 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 265ns (53 clock cycles) and accumulated latency 21280ns (4256 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5040ns (1008 clock cycles) and accumulated latency 9005ns (1801 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 249785ns (49957 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 6300ns (1260 clock cycles) and accumulated latency 212585ns (42517 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 1790ns (358 clock cycles) and accumulated latency 182495ns (36499 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 6000ns (1200 clock cycles) and accumulated latency 168540ns (33708 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 150710ns (30142 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5770ns (1154 clock cycles) and accumulated latency 140635ns (28127 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 1385ns (277 clock cycles) and accumulated latency 124065ns (24813 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5680ns (1136 clock cycles) and accumulated latency 115965ns (23193 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 98355ns (19671 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5485ns (1097 clock cycles) and accumulated latency 90160ns (18032 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 830ns (166 clock cycles) and accumulated latency 72095ns (14419 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5395ns (1079 clock cycles) and accumulated latency 61900ns (12380 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 540ns (108 clock cycles) and accumulated latency 42900ns (8580 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5200ns (1040 clock cycles) and accumulated latency 35440ns (7088 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 265ns (53 clock cycles) and accumulated latency 21280ns (4256 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5040ns (1008 clock cycles) and accumulated latency 9005ns (1801 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 249785ns (49957 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 6300ns (1260 clock cycles) and accumulated latency 212585ns (42517 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 1790ns (358 clock cycles) and accumulated latency 182495ns (36499 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 6000ns (1200 clock cycles) and accumulated latency 168540ns (33708 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 150710ns (30142 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5770ns (1154 clock cycles) and accumulated latency 140635ns (28127 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 1385ns (277 clock cycles) and accumulated latency 124065ns (24813 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5680ns (1136 clock cycles) and accumulated latency 115965ns (23193 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 98355ns (19671 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5485ns (1097 clock cycles) and accumulated latency 90160ns (18032 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 830ns (166 clock cycles) and accumulated latency 72095ns (14419 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5395ns (1079 clock cycles) and accumulated latency 61900ns (12380 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 540ns (108 clock cycles) and accumulated latency 42900ns (8580 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5200ns (1040 clock cycles) and accumulated latency 35440ns (7088 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 265ns (53 clock cycles) and accumulated latency 21280ns (4256 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5040ns (1008 clock cycles) and accumulated latency 9005ns (1801 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 249785ns (49957 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 6300ns (1260 clock cycles) and accumulated latency 212585ns (42517 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 1790ns (358 clock cycles) and accumulated latency 182495ns (36499 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 6000ns (1200 clock cycles) and accumulated latency 168540ns (33708 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 150710ns (30142 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5770ns (1154 clock cycles) and accumulated latency 140635ns (28127 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 1385ns (277 clock cycles) and accumulated latency 124065ns (24813 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5680ns (1136 clock cycles) and accumulated latency 115965ns (23193 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 98355ns (19671 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5485ns (1097 clock cycles) and accumulated latency 90160ns (18032 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 830ns (166 clock cycles) and accumulated latency 72095ns (14419 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5395ns (1079 clock cycles) and accumulated latency 61900ns (12380 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 540ns (108 clock cycles) and accumulated latency 42900ns (8580 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5200ns (1040 clock cycles) and accumulated latency 35440ns (7088 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 265ns (53 clock cycles) and accumulated latency 21280ns (4256 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368110ns: start-end pair with latency 5040ns (1008 clock cycles) and accumulated latency 9005ns (1801 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368110ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 2670ns (534 clock cycles) and accumulated latency 249790ns (49958 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 6305ns (1261 clock cycles) and accumulated latency 212590ns (42518 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 182500ns (36500 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 6005ns (1201 clock cycles) and accumulated latency 168545ns (33709 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 150715ns (30143 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 5775ns (1155 clock cycles) and accumulated latency 140640ns (28128 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 124070ns (24814 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 5685ns (1137 clock cycles) and accumulated latency 115970ns (23194 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 98360ns (19672 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 5490ns (1098 clock cycles) and accumulated latency 90165ns (18033 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 72100ns (14420 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 5400ns (1080 clock cycles) and accumulated latency 61905ns (12381 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 42905ns (8581 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 5205ns (1041 clock cycles) and accumulated latency 35445ns (7089 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 270ns (54 clock cycles) and accumulated latency 21285ns (4257 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 5045ns (1009 clock cycles) and accumulated latency 9010ns (1802 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 2670ns (534 clock cycles) and accumulated latency 249790ns (49958 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 6305ns (1261 clock cycles) and accumulated latency 212590ns (42518 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 182500ns (36500 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 6005ns (1201 clock cycles) and accumulated latency 168545ns (33709 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 150715ns (30143 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 5775ns (1155 clock cycles) and accumulated latency 140640ns (28128 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 124070ns (24814 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 5685ns (1137 clock cycles) and accumulated latency 115970ns (23194 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 98360ns (19672 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 5490ns (1098 clock cycles) and accumulated latency 90165ns (18033 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 72100ns (14420 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 5400ns (1080 clock cycles) and accumulated latency 61905ns (12381 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 42905ns (8581 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 5205ns (1041 clock cycles) and accumulated latency 35445ns (7089 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 270ns (54 clock cycles) and accumulated latency 21285ns (4257 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 5045ns (1009 clock cycles) and accumulated latency 9010ns (1802 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 2670ns (534 clock cycles) and accumulated latency 249790ns (49958 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 6305ns (1261 clock cycles) and accumulated latency 212590ns (42518 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 182500ns (36500 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 6005ns (1201 clock cycles) and accumulated latency 168545ns (33709 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 150715ns (30143 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 5775ns (1155 clock cycles) and accumulated latency 140640ns (28128 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 124070ns (24814 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 5685ns (1137 clock cycles) and accumulated latency 115970ns (23194 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 98360ns (19672 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 5490ns (1098 clock cycles) and accumulated latency 90165ns (18033 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 72100ns (14420 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 5400ns (1080 clock cycles) and accumulated latency 61905ns (12381 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 42905ns (8581 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 5205ns (1041 clock cycles) and accumulated latency 35445ns (7089 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 270ns (54 clock cycles) and accumulated latency 21285ns (4257 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368115ns: start-end pair with latency 5045ns (1009 clock cycles) and accumulated latency 9010ns (1802 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368115ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 368120ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368140ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368140ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368140ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368140ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368140ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368140ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368140ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368140ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368140ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368140ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368140ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368140ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368140ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368140ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368140ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368140ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368145ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368145ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368145ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368145ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368145ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368145ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368145ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368145ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368145ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368145ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368145ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368145ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368145ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368145ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368145ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368145ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368150ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368150ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368150ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368150ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368150ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368150ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368150ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368150ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368150ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368150ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368150ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368150ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368150ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368150ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368150ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368150ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368155ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368155ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368155ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368155ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368155ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368155ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368155ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368155ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368155ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368155ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368155ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 368155ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368155ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368160ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368165ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368170ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368180ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368185ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368400ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33115ns (6623 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368400ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 58060ns (11612 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368400ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73940ns (14788 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368400ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92475ns (18495 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368400ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33115ns (6623 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368400ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 58060ns (11612 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368400ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73940ns (14788 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368400ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92475ns (18495 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368400ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33115ns (6623 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368400ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 58060ns (11612 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368400ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73940ns (14788 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368400ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92475ns (18495 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368400ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33115ns (6623 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368400ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 58060ns (11612 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368400ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73940ns (14788 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368400ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92475ns (18495 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368405ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33115ns (6623 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368405ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 58060ns (11612 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368405ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73940ns (14788 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368405ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92475ns (18495 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368405ns
# [TB][mhartid 52 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368405ns
# [TB][mhartid 56 - Tile (3, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368405ns
# [TB][mhartid 60 - Tile (3, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368405ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368405ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33115ns (6623 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368405ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 58060ns (11612 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368405ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73940ns (14788 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368405ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92475ns (18495 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368405ns
# [TB][mhartid 116 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368405ns
# [TB][mhartid 120 - Tile (7, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368405ns
# [TB][mhartid 124 - Tile (7, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368405ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368405ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33115ns (6623 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368405ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 58060ns (11612 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368405ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73940ns (14788 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368405ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92475ns (18495 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368405ns
# [TB][mhartid 164 - Tile (10, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368405ns
# [TB][mhartid 168 - Tile (10, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368405ns
# [TB][mhartid 172 - Tile (10, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368405ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368405ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33115ns (6623 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368405ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 58060ns (11612 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368405ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73940ns (14788 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368405ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92475ns (18495 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368405ns
# [TB][mhartid 244 - Tile (15, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368405ns
# [TB][mhartid 248 - Tile (15, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368405ns
# [TB][mhartid 252 - Tile (15, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368405ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368410ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33115ns (6623 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368410ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 58060ns (11612 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368410ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73940ns (14788 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368410ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92475ns (18495 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368410ns
# [TB][mhartid 36 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368410ns
# [TB][mhartid 40 - Tile (2, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368410ns
# [TB][mhartid 44 - Tile (2, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368410ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368410ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33115ns (6623 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368410ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 58060ns (11612 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368410ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73940ns (14788 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368410ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92475ns (18495 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368410ns
# [TB][mhartid 100 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368410ns
# [TB][mhartid 104 - Tile (6, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368410ns
# [TB][mhartid 108 - Tile (6, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368410ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368410ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33115ns (6623 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368410ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 58060ns (11612 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368410ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73940ns (14788 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368410ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92475ns (18495 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368410ns
# [TB][mhartid 148 - Tile (9, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368410ns
# [TB][mhartid 152 - Tile (9, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368410ns
# [TB][mhartid 156 - Tile (9, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368410ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368410ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33115ns (6623 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368410ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 58060ns (11612 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368410ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73940ns (14788 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368410ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92475ns (18495 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368410ns
# [TB][mhartid 228 - Tile (14, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368410ns
# [TB][mhartid 232 - Tile (14, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368410ns
# [TB][mhartid 236 - Tile (14, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368410ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368415ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33115ns (6623 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368415ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 58060ns (11612 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368415ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73940ns (14788 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368415ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92475ns (18495 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368415ns
# [TB][mhartid 20 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368415ns
# [TB][mhartid 24 - Tile (1, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368415ns
# [TB][mhartid 28 - Tile (1, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368415ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368415ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33115ns (6623 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368415ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 58060ns (11612 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368415ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73940ns (14788 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368415ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92475ns (18495 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368415ns
# [TB][mhartid 84 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368415ns
# [TB][mhartid 88 - Tile (5, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368415ns
# [TB][mhartid 92 - Tile (5, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368415ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368415ns
# [TB][mhartid 132 - Tile (8, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368415ns
# [TB][mhartid 136 - Tile (8, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368415ns
# [TB][mhartid 140 - Tile (8, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368415ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368415ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33115ns (6623 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368415ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 58060ns (11612 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368415ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 73940ns (14788 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 368415ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 92475ns (18495 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368415ns
# [TB][mhartid 212 - Tile (13, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368415ns
# [TB][mhartid 216 - Tile (13, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368415ns
# [TB][mhartid 220 - Tile (13, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368415ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368420ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368420ns
# [TB][mhartid 8 - Tile (0, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368420ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368420ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368420ns
# [TB][mhartid 68 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368420ns
# [TB][mhartid 72 - Tile (4, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368420ns
# [TB][mhartid 76 - Tile (4, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368420ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368420ns
# [TB][mhartid 196 - Tile (12, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368420ns
# [TB][mhartid 200 - Tile (12, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368420ns
# [TB][mhartid 204 - Tile (12, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368420ns
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 369150ns: start-end pair with latency 3150ns (630 clock cycles) and accumulated latency 6155ns (1231 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369170ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369280ns
# [TB][mhartid 178 - Tile (11, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 369985ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 6100ns (1220 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370005ns
# [TB][mhartid 180 - Tile (11, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 370110ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 6165ns (1233 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370130ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 370155ns
# [TB][mhartid 182 - Tile (11, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 370310ns: start-end pair with latency 3120ns (624 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 370320ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370330ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 370560ns
# [TB][mhartid 184 - Tile (11, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 370590ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 6345ns (1269 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370610ns
# [TB][mhartid 186 - Tile (11, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 370785ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 6400ns (1280 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370805ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 370880ns
# [TB][mhartid 188 - Tile (11, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371035ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 6480ns (1296 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371055ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371115ns
# [TB][mhartid 190 - Tile (11, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371270ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371290ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371325ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9065ns (1813 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371325ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371325ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371325ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9395ns (1879 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371325ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9065ns (1813 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371325ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371325ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371325ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9395ns (1879 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371325ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9065ns (1813 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371325ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371325ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371325ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9395ns (1879 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371325ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9065ns (1813 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371325ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371325ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371325ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9395ns (1879 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371330ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9065ns (1813 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371330ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371330ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371330ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9395ns (1879 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371330ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9065ns (1813 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371330ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371330ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371330ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9395ns (1879 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371330ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9065ns (1813 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371330ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371330ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371330ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9395ns (1879 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371330ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9065ns (1813 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371330ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371330ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371330ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9395ns (1879 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371335ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9065ns (1813 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371335ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371335ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371335ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9395ns (1879 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371335ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9065ns (1813 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371335ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371335ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371335ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9395ns (1879 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371335ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9065ns (1813 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371335ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371335ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371335ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9395ns (1879 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371335ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9065ns (1813 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371335ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371335ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371335ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9395ns (1879 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371340ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9065ns (1813 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371340ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371340ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371340ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9395ns (1879 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371340ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9065ns (1813 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371340ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371340ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371340ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9395ns (1879 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371340ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9065ns (1813 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371340ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9075ns (1815 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371340ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371340ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9395ns (1879 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371345ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371345ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371345ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371345ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371345ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371345ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371345ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371345ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371345ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371345ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371345ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371345ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371345ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371345ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371345ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371345ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371350ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371350ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371350ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371350ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371350ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371350ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371350ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371350ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371350ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371350ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371350ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371350ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371350ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371350ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371350ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371350ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371355ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371355ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371355ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371355ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371355ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371355ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371355ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371355ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371355ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371355ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371355ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371355ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371355ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371355ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371355ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371355ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371360ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371360ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371360ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371360ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371360ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371360ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371360ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371360ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371360ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371360ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371360ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371360ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371370ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371370ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371370ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371370ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371370ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371370ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371370ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371370ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371370ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371370ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371370ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371370ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371370ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371370ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371370ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371370ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371375ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371375ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371375ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371375ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371375ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371375ns
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371375ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371375ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371375ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371375ns
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371375ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371375ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371375ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371375ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371375ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371375ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371380ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371380ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371380ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371380ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371380ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371380ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371380ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371380ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371380ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371380ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371380ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371380ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371380ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371380ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371380ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371380ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371385ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371385ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371385ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371385ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371385ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371385ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371385ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371385ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371385ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371385ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371385ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371385ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371405ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250035ns (50007 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 216025ns (43205 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 185935ns (37187 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 171980ns (34396 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 150960ns (30192 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 144075ns (28815 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 127505ns (25501 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 119405ns (23881 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98605ns (19721 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 93600ns (18720 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 75535ns (15107 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 65340ns (13068 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 43150ns (8630 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 38880ns (7776 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 24720ns (4944 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 12450ns (2490 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250035ns (50007 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 216025ns (43205 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 185935ns (37187 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 171980ns (34396 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 150960ns (30192 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 144075ns (28815 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 127505ns (25501 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 119405ns (23881 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98605ns (19721 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 93600ns (18720 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 75535ns (15107 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 65340ns (13068 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 43150ns (8630 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 38880ns (7776 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 24720ns (4944 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 12450ns (2490 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250035ns (50007 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 216025ns (43205 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 185935ns (37187 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 171980ns (34396 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 150960ns (30192 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 144075ns (28815 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 127505ns (25501 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 119405ns (23881 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98605ns (19721 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 93600ns (18720 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 75535ns (15107 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 65340ns (13068 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 43150ns (8630 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 38880ns (7776 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 24720ns (4944 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 12450ns (2490 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250035ns (50007 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 216025ns (43205 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 185935ns (37187 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 171980ns (34396 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 150960ns (30192 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 144075ns (28815 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 127505ns (25501 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 119405ns (23881 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98605ns (19721 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 93600ns (18720 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 75535ns (15107 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 65340ns (13068 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 43150ns (8630 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 38880ns (7776 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 24720ns (4944 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371635ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 12450ns (2490 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250040ns (50008 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 216030ns (43206 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 185940ns (37188 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 171985ns (34397 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 150965ns (30193 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 144080ns (28816 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 127510ns (25502 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 119410ns (23882 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98610ns (19722 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 93605ns (18721 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 75540ns (15108 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 65345ns (13069 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 43155ns (8631 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 38885ns (7777 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 24725ns (4945 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 12455ns (2491 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250040ns (50008 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 216030ns (43206 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 185940ns (37188 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 171985ns (34397 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 150965ns (30193 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 144080ns (28816 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 127510ns (25502 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 119410ns (23882 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98610ns (19722 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 93605ns (18721 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 75540ns (15108 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 65345ns (13069 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 43155ns (8631 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 38885ns (7777 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 24725ns (4945 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 12455ns (2491 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250040ns (50008 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 216030ns (43206 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 185940ns (37188 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 171985ns (34397 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 150965ns (30193 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 144080ns (28816 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 127510ns (25502 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 119410ns (23882 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98610ns (19722 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 93605ns (18721 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 75540ns (15108 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 65345ns (13069 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 43155ns (8631 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 38885ns (7777 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 24725ns (4945 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 12455ns (2491 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250040ns (50008 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 216030ns (43206 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 185940ns (37188 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 171985ns (34397 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 150965ns (30193 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 144080ns (28816 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 127510ns (25502 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 119410ns (23882 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98610ns (19722 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 93605ns (18721 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 75540ns (15108 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 65345ns (13069 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 43155ns (8631 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 38885ns (7777 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 24725ns (4945 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371640ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 12455ns (2491 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371640ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250045ns (50009 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 216035ns (43207 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 185945ns (37189 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 171990ns (34398 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 150970ns (30194 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 144085ns (28817 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 127515ns (25503 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 119415ns (23883 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98615ns (19723 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 93610ns (18722 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 75545ns (15109 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 65350ns (13070 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 43160ns (8632 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 38890ns (7778 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 24730ns (4946 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 12455ns (2491 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250045ns (50009 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 216035ns (43207 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 185945ns (37189 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 171990ns (34398 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 150970ns (30194 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 144085ns (28817 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 127515ns (25503 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 119415ns (23883 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98615ns (19723 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 93610ns (18722 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 75545ns (15109 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 65350ns (13070 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 43160ns (8632 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 38890ns (7778 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 24730ns (4946 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 12455ns (2491 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250045ns (50009 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 216035ns (43207 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 185945ns (37189 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 171990ns (34398 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 150970ns (30194 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 144085ns (28817 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 127515ns (25503 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 119415ns (23883 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98615ns (19723 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 93610ns (18722 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 75545ns (15109 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 65350ns (13070 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 43160ns (8632 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 38890ns (7778 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 24730ns (4946 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 12455ns (2491 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250045ns (50009 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 216035ns (43207 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 185945ns (37189 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 171990ns (34398 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 150970ns (30194 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 144085ns (28817 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 127515ns (25503 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 119415ns (23883 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98615ns (19723 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 93610ns (18722 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 75545ns (15109 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 65350ns (13070 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 43160ns (8632 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 38890ns (7778 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 24730ns (4946 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371645ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 12455ns (2491 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371645ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250050ns (50010 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 216040ns (43208 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 185950ns (37190 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 171995ns (34399 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 150975ns (30195 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 144090ns (28818 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 127520ns (25504 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 119420ns (23884 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98620ns (19724 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 93615ns (18723 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 75550ns (15110 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 65355ns (13071 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 43165ns (8633 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 38895ns (7779 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 24735ns (4947 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 12460ns (2492 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250050ns (50010 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 216040ns (43208 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 185950ns (37190 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 171995ns (34399 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 150975ns (30195 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 144090ns (28818 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 127520ns (25504 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 119420ns (23884 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98620ns (19724 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 93615ns (18723 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 75550ns (15110 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 65355ns (13071 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 43165ns (8633 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 38895ns (7779 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 24735ns (4947 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 12460ns (2492 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250050ns (50010 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 216040ns (43208 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 185950ns (37190 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 171995ns (34399 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 150975ns (30195 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 144090ns (28818 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 127520ns (25504 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 119420ns (23884 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98620ns (19724 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 93615ns (18723 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 75550ns (15110 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 65355ns (13071 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 43165ns (8633 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 38895ns (7779 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 24735ns (4947 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371650ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 12460ns (2492 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371650ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371655ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371675ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371675ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371675ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371675ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371675ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371675ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371675ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371675ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371680ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371680ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371680ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371680ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371680ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371680ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371680ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371680ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371680ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371685ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371685ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371685ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371685ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371685ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371685ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371685ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371685ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371690ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371690ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371690ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371690ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371690ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371690ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371690ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371695ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371700ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371705ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371715ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371720ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371725ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371730ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371945ns: start-end pair with latency 2660ns (532 clock cycles) and accumulated latency 253605ns (50721 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371945ns: start-end pair with latency 6295ns (1259 clock cycles) and accumulated latency 217545ns (43509 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371945ns: start-end pair with latency 1785ns (357 clock cycles) and accumulated latency 187145ns (37429 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371945ns: start-end pair with latency 5995ns (1199 clock cycles) and accumulated latency 173240ns (34648 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371945ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 155085ns (31017 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371945ns: start-end pair with latency 5765ns (1153 clock cycles) and accumulated latency 144785ns (28957 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371945ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 127655ns (25531 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371945ns: start-end pair with latency 5675ns (1135 clock cycles) and accumulated latency 119025ns (23805 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371945ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 101385ns (20277 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371945ns: start-end pair with latency 5480ns (1096 clock cycles) and accumulated latency 92535ns (18507 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371945ns: start-end pair with latency 825ns (165 clock cycles) and accumulated latency 74250ns (14850 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371945ns: start-end pair with latency 5390ns (1078 clock cycles) and accumulated latency 63495ns (12699 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371945ns: start-end pair with latency 535ns (107 clock cycles) and accumulated latency 44200ns (8840 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371945ns: start-end pair with latency 5195ns (1039 clock cycles) and accumulated latency 36055ns (7211 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371945ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 21750ns (4350 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371945ns: start-end pair with latency 5035ns (1007 clock cycles) and accumulated latency 9000ns (1800 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371950ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371950ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371950ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371950ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371950ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371950ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371950ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371950ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371950ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371950ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371950ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371950ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371950ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371950ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371950ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 371950ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371985ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371985ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371985ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 371985ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372000ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372000ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372000ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372000ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372000ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372000ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372000ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372000ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372000ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372000ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372000ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372000ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33450ns (6690 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74275ns (14855 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33450ns (6690 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74275ns (14855 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33450ns (6690 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74275ns (14855 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33450ns (6690 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74275ns (14855 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372020ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33450ns (6690 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372020ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74275ns (14855 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372020ns
# [TB][mhartid 56 - Tile (3, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372020ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372020ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33450ns (6690 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372020ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74275ns (14855 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372020ns
# [TB][mhartid 120 - Tile (7, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372020ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372020ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33450ns (6690 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372020ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74275ns (14855 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372020ns
# [TB][mhartid 168 - Tile (10, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372020ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372020ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33450ns (6690 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372020ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74275ns (14855 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372020ns
# [TB][mhartid 248 - Tile (15, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372020ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372025ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33450ns (6690 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372025ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74275ns (14855 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372025ns
# [TB][mhartid 40 - Tile (2, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372025ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372025ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33450ns (6690 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372025ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74275ns (14855 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372025ns
# [TB][mhartid 104 - Tile (6, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372025ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372025ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33450ns (6690 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372025ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74275ns (14855 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372025ns
# [TB][mhartid 152 - Tile (9, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372025ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372025ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372025ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372025ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372025ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372025ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372025ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372025ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372025ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372025ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372025ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372025ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372025ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372025ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33450ns (6690 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372025ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74275ns (14855 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372025ns
# [TB][mhartid 232 - Tile (14, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372025ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372030ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33450ns (6690 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372030ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74275ns (14855 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372030ns
# [TB][mhartid 24 - Tile (1, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372030ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372030ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33450ns (6690 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372030ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74275ns (14855 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372030ns
# [TB][mhartid 88 - Tile (5, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372030ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372030ns
# [TB][mhartid 136 - Tile (8, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372030ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372030ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33450ns (6690 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372030ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 74275ns (14855 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372030ns
# [TB][mhartid 216 - Tile (13, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372030ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372035ns
# [TB][mhartid 8 - Tile (0, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372035ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372035ns
# [TB][mhartid 72 - Tile (4, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372035ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372035ns
# [TB][mhartid 200 - Tile (12, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372035ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372245ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 33135ns (6627 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372245ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 57640ns (11528 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372245ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 74745ns (14949 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 372245ns: start-end pair with latency 255ns (51 clock cycles) and accumulated latency 95155ns (19031 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372250ns
# [TB][mhartid 180 - Tile (11, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372250ns
# [TB][mhartid 184 - Tile (11, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372250ns
# [TB][mhartid 188 - Tile (11, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372250ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374940ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11980ns (2396 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374940ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12180ns (2436 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374940ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11980ns (2396 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374940ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12180ns (2436 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374940ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11980ns (2396 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374940ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12180ns (2436 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374940ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11980ns (2396 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374940ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12180ns (2436 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374945ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11980ns (2396 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374945ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12180ns (2436 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374945ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11980ns (2396 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374945ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12180ns (2436 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374945ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11980ns (2396 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374945ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12180ns (2436 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374945ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11980ns (2396 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374945ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12180ns (2436 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374950ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11980ns (2396 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374950ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12180ns (2436 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374950ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11980ns (2396 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374950ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12180ns (2436 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374950ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11980ns (2396 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374950ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12180ns (2436 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374950ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11980ns (2396 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374950ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12180ns (2436 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374955ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11980ns (2396 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374955ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12180ns (2436 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374955ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11980ns (2396 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374955ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12180ns (2436 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374955ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11980ns (2396 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374955ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12180ns (2436 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374960ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374960ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374960ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374960ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374960ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374960ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374960ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374960ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374965ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374965ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374965ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374965ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374965ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374965ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374965ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374965ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374970ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374970ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374970ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374970ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374970ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374970ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374970ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374970ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374975ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374975ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374975ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374975ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374975ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374975ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374985ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374985ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374985ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374985ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374985ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374985ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374985ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374985ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374990ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374990ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374990ns
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374990ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374990ns
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374990ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374990ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374990ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374995ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374995ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374995ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374995ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374995ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374995ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374995ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374995ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375000ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375000ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375000ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375000ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375000ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375000ns
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375170ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9070ns (1814 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375170ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9080ns (1816 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375170ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9260ns (1852 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375170ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9395ns (1879 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375190ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375190ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375190ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375190ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375215ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375215ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375215ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375215ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250295ns (50059 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 219555ns (43911 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 189465ns (37893 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 175510ns (35102 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 154490ns (30898 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 147605ns (29521 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 131035ns (26207 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 122935ns (24587 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98865ns (19773 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 97130ns (19426 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 79065ns (15813 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 68870ns (13774 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 46680ns (9336 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 42410ns (8482 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 28250ns (5650 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 15980ns (3196 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250295ns (50059 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 219555ns (43911 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 189465ns (37893 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 175510ns (35102 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 154490ns (30898 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 147605ns (29521 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 131035ns (26207 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 122935ns (24587 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98865ns (19773 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 97130ns (19426 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 79065ns (15813 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 68870ns (13774 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 46680ns (9336 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 42410ns (8482 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 28250ns (5650 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 15980ns (3196 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250295ns (50059 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 219555ns (43911 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 189465ns (37893 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 175510ns (35102 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 154490ns (30898 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 147605ns (29521 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 131035ns (26207 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 122935ns (24587 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98865ns (19773 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 97130ns (19426 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 79065ns (15813 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 68870ns (13774 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 46680ns (9336 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 42410ns (8482 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 28250ns (5650 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 15980ns (3196 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250295ns (50059 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 219555ns (43911 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 189465ns (37893 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 175510ns (35102 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 154490ns (30898 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 147605ns (29521 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 131035ns (26207 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 122935ns (24587 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98865ns (19773 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 97130ns (19426 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 79065ns (15813 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 68870ns (13774 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 46680ns (9336 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 42410ns (8482 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 28250ns (5650 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375250ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 15980ns (3196 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250300ns (50060 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 219560ns (43912 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 189470ns (37894 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 175515ns (35103 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 154495ns (30899 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 147610ns (29522 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 131040ns (26208 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 122940ns (24588 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98870ns (19774 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 97135ns (19427 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 79070ns (15814 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 68875ns (13775 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 46685ns (9337 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 42415ns (8483 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 28255ns (5651 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 15985ns (3197 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250300ns (50060 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 219560ns (43912 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 189470ns (37894 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 175515ns (35103 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 154495ns (30899 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 147610ns (29522 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 131040ns (26208 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 122940ns (24588 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98870ns (19774 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 97135ns (19427 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 79070ns (15814 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 68875ns (13775 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 46685ns (9337 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 42415ns (8483 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 28255ns (5651 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 15985ns (3197 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250300ns (50060 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 219560ns (43912 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 189470ns (37894 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 175515ns (35103 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 154495ns (30899 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 147610ns (29522 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 131040ns (26208 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 122940ns (24588 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98870ns (19774 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 97135ns (19427 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 79070ns (15814 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 68875ns (13775 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 46685ns (9337 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 42415ns (8483 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 28255ns (5651 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 15985ns (3197 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250300ns (50060 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 219560ns (43912 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 189470ns (37894 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 175515ns (35103 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 154495ns (30899 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 147610ns (29522 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 131040ns (26208 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 122940ns (24588 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98870ns (19774 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 97135ns (19427 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 79070ns (15814 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 68875ns (13775 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 46685ns (9337 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 42415ns (8483 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 28255ns (5651 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375255ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 15985ns (3197 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375255ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250305ns (50061 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 219565ns (43913 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 189475ns (37895 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 175520ns (35104 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 154500ns (30900 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 147615ns (29523 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 131045ns (26209 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 122945ns (24589 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98875ns (19775 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 97140ns (19428 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 79075ns (15815 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 68880ns (13776 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 46690ns (9338 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 42420ns (8484 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 28260ns (5652 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 15985ns (3197 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250305ns (50061 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 219565ns (43913 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 189475ns (37895 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 175520ns (35104 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 154500ns (30900 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 147615ns (29523 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 131045ns (26209 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 122945ns (24589 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98875ns (19775 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 97140ns (19428 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 79075ns (15815 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 68880ns (13776 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 46690ns (9338 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 42420ns (8484 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 28260ns (5652 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 15985ns (3197 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250305ns (50061 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 219565ns (43913 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 189475ns (37895 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 175520ns (35104 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 154500ns (30900 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 147615ns (29523 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 131045ns (26209 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 122945ns (24589 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98875ns (19775 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 97140ns (19428 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 79075ns (15815 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 68880ns (13776 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 46690ns (9338 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 42420ns (8484 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 28260ns (5652 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 15985ns (3197 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250305ns (50061 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 219565ns (43913 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 189475ns (37895 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 175520ns (35104 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 154500ns (30900 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 147615ns (29523 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 131045ns (26209 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 122945ns (24589 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98875ns (19775 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 97140ns (19428 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 79075ns (15815 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 68880ns (13776 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 46690ns (9338 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 42420ns (8484 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 28260ns (5652 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375260ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 15985ns (3197 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375260ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250310ns (50062 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 219570ns (43914 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 189480ns (37896 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 175525ns (35105 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 154505ns (30901 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 147620ns (29524 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 131050ns (26210 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 122950ns (24590 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98880ns (19776 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 97145ns (19429 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 79080ns (15816 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 68885ns (13777 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 46695ns (9339 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 42425ns (8485 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 28265ns (5653 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 15990ns (3198 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250310ns (50062 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 219570ns (43914 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 189480ns (37896 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 175525ns (35105 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 154505ns (30901 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 147620ns (29524 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 131050ns (26210 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 122950ns (24590 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98880ns (19776 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 97145ns (19429 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 79080ns (15816 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 68885ns (13777 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 46695ns (9339 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 42425ns (8485 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 28265ns (5653 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 15990ns (3198 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 250310ns (50062 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 219570ns (43914 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 189480ns (37896 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 175525ns (35105 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 154505ns (30901 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 147620ns (29524 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 131050ns (26210 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 122950ns (24590 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 98880ns (19776 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 97145ns (19429 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 79080ns (15816 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 68885ns (13777 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 46695ns (9339 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 42425ns (8485 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 28265ns (5653 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375265ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 15990ns (3198 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375265ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375270ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375290ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375290ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375290ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375290ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375295ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375295ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375295ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375295ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375300ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375300ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375300ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375300ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375305ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375305ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375305ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375305ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375310ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375315ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375320ns
# [TB][mhartid 49 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 375435ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 375435ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)] Detected sentinel end instruction in WB stage at time 375435ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)] Detected sentinel end instruction in WB stage at time 375435ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 375440ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 49 - Tile (3, 1)][CMI_PERF] Input communication sentinel accumulator state: 43955ns (8791 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 375440ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 113 - Tile (7, 1)][CMI_PERF] Input communication sentinel accumulator state: 43955ns (8791 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)] Detected sentinel end instruction in WB stage at time 375440ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 161 - Tile (10, 1)][CMI_PERF] Input communication sentinel accumulator state: 43955ns (8791 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)] Detected sentinel end instruction in WB stage at time 375440ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 241 - Tile (15, 1)][CMI_PERF] Input communication sentinel accumulator state: 43955ns (8791 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 375445ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 33 - Tile (2, 1)][CMI_PERF] Input communication sentinel accumulator state: 43955ns (8791 clock cycles)
# [TB][PERF][mhartid 49 - Tile (3, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 375445ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 97 - Tile (6, 1)][CMI_PERF] Input communication sentinel accumulator state: 43955ns (8791 clock cycles)
# [TB][PERF][mhartid 113 - Tile (7, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)] Detected sentinel end instruction in WB stage at time 375445ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 145 - Tile (9, 1)][CMI_PERF] Input communication sentinel accumulator state: 43955ns (8791 clock cycles)
# [TB][PERF][mhartid 161 - Tile (10, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)] Detected sentinel end instruction in WB stage at time 375445ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 225 - Tile (14, 1)][CMI_PERF] Input communication sentinel accumulator state: 43955ns (8791 clock cycles)
# [TB][PERF][mhartid 241 - Tile (15, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 375450ns: start-end pair with latency 85260ns (17052 clock cycles)
# [TB][PERF][mhartid 17 - Tile (1, 1)][CMI_PERF] Input communication sentinel accumulator state: 43955ns (8791 clock cycles)
# [TB][PERF][mhartid 33 - Tile (2, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 49 - Tile (3, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 375450ns: start-end pair with latency 85260ns (17052 clock cycles)
# [TB][PERF][mhartid 81 - Tile (5, 1)][CMI_PERF] Input communication sentinel accumulator state: 43955ns (8791 clock cycles)
# [TB][PERF][mhartid 97 - Tile (6, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 113 - Tile (7, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 129 - Tile (8, 1)][CMI_PERF] Input communication sentinel accumulator state: 43955ns (8791 clock cycles)
# [TB][PERF][mhartid 145 - Tile (9, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 161 - Tile (10, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)] Detected sentinel end instruction in WB stage at time 375450ns: start-end pair with latency 85260ns (17052 clock cycles)
# [TB][PERF][mhartid 209 - Tile (13, 1)][CMI_PERF] Input communication sentinel accumulator state: 43955ns (8791 clock cycles)
# [TB][PERF][mhartid 225 - Tile (14, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 241 - Tile (15, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMI_PERF] Input communication sentinel accumulator state: 43955ns (8791 clock cycles)
# [TB][PERF][mhartid 17 - Tile (1, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 33 - Tile (2, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 65 - Tile (4, 1)][CMI_PERF] Input communication sentinel accumulator state: 43955ns (8791 clock cycles)
# [TB][PERF][mhartid 81 - Tile (5, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 97 - Tile (6, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 129 - Tile (8, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 145 - Tile (9, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 193 - Tile (12, 1)][CMI_PERF] Input communication sentinel accumulator state: 43955ns (8791 clock cycles)
# [TB][PERF][mhartid 209 - Tile (13, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 225 - Tile (14, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 17 - Tile (1, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 65 - Tile (4, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 81 - Tile (5, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 129 - Tile (8, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 193 - Tile (12, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 209 - Tile (13, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 65 - Tile (4, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 193 - Tile (12, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 375480ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 375480ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)] Detected sentinel end instruction in WB stage at time 375480ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375480ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 253865ns (50773 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375480ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 220995ns (44199 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375480ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 190595ns (38119 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375480ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 176690ns (35338 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375480ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 155345ns (31069 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375480ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 148235ns (29647 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375480ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 131105ns (26221 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375480ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 122475ns (24495 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375480ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 101645ns (20329 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375480ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 95985ns (19197 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375480ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 77700ns (15540 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375480ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 66945ns (13389 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375480ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 44460ns (8892 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375480ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 39505ns (7901 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375480ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 25200ns (5040 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375480ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 12450ns (2490 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)] Detected sentinel end instruction in WB stage at time 375480ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 375485ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 50 - Tile (3, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 375485ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 114 - Tile (7, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)] Detected sentinel end instruction in WB stage at time 375485ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 162 - Tile (10, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375485ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375485ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375485ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375485ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375485ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375485ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375485ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375485ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375485ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375485ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375485ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375485ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375485ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375485ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375485ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375485ns
# [TB][mhartid 226 - Tile (14, 2)] Detected sentinel end instruction in WB stage at time 375485ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 242 - Tile (15, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 375490ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 34 - Tile (2, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 50 - Tile (3, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 375490ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 98 - Tile (6, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 114 - Tile (7, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)] Detected sentinel end instruction in WB stage at time 375490ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 146 - Tile (9, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 162 - Tile (10, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)] Detected sentinel end instruction in WB stage at time 375490ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 226 - Tile (14, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 242 - Tile (15, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 375495ns: start-end pair with latency 85260ns (17052 clock cycles)
# [TB][PERF][mhartid 18 - Tile (1, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 34 - Tile (2, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 50 - Tile (3, 2)][CMP_PERF] Computation sentinel accumulator state: 6100ns (1220 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 375495ns: start-end pair with latency 85260ns (17052 clock cycles)
# [TB][PERF][mhartid 82 - Tile (5, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 98 - Tile (6, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 114 - Tile (7, 2)][CMP_PERF] Computation sentinel accumulator state: 6100ns (1220 clock cycles)
# [TB][PERF][mhartid 130 - Tile (8, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 146 - Tile (9, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 162 - Tile (10, 2)][CMP_PERF] Computation sentinel accumulator state: 6100ns (1220 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)] Detected sentinel end instruction in WB stage at time 375495ns: start-end pair with latency 85260ns (17052 clock cycles)
# [TB][PERF][mhartid 210 - Tile (13, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 226 - Tile (14, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 242 - Tile (15, 2)][CMP_PERF] Computation sentinel accumulator state: 6100ns (1220 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 18 - Tile (1, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 34 - Tile (2, 2)][CMP_PERF] Computation sentinel accumulator state: 6100ns (1220 clock cycles)
# [TB][PERF][mhartid 66 - Tile (4, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 82 - Tile (5, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 98 - Tile (6, 2)][CMP_PERF] Computation sentinel accumulator state: 6100ns (1220 clock cycles)
# [TB][PERF][mhartid 130 - Tile (8, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 146 - Tile (9, 2)][CMP_PERF] Computation sentinel accumulator state: 6100ns (1220 clock cycles)
# [TB][PERF][mhartid 194 - Tile (12, 2)][CMI_PERF] Input communication sentinel accumulator state: 49950ns (9990 clock cycles)
# [TB][PERF][mhartid 210 - Tile (13, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 226 - Tile (14, 2)][CMP_PERF] Computation sentinel accumulator state: 6100ns (1220 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 18 - Tile (1, 2)][CMP_PERF] Computation sentinel accumulator state: 6100ns (1220 clock cycles)
# [TB][PERF][mhartid 66 - Tile (4, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 82 - Tile (5, 2)][CMP_PERF] Computation sentinel accumulator state: 6100ns (1220 clock cycles)
# [TB][PERF][mhartid 130 - Tile (8, 2)][CMP_PERF] Computation sentinel accumulator state: 6100ns (1220 clock cycles)
# [TB][PERF][mhartid 194 - Tile (12, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 210 - Tile (13, 2)][CMP_PERF] Computation sentinel accumulator state: 6100ns (1220 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMP_PERF] Computation sentinel accumulator state: 6100ns (1220 clock cycles)
# [TB][PERF][mhartid 66 - Tile (4, 2)][CMP_PERF] Computation sentinel accumulator state: 6100ns (1220 clock cycles)
# [TB][PERF][mhartid 194 - Tile (12, 2)][CMP_PERF] Computation sentinel accumulator state: 6100ns (1220 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375520ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375520ns
# [TB][mhartid 51 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 375525ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 375525ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)] Detected sentinel end instruction in WB stage at time 375525ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)] Detected sentinel end instruction in WB stage at time 375525ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 375530ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 51 - Tile (3, 3)][CMI_PERF] Input communication sentinel accumulator state: 52390ns (10478 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 375530ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 115 - Tile (7, 3)][CMI_PERF] Input communication sentinel accumulator state: 52390ns (10478 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)] Detected sentinel end instruction in WB stage at time 375530ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 163 - Tile (10, 3)][CMI_PERF] Input communication sentinel accumulator state: 52390ns (10478 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)] Detected sentinel end instruction in WB stage at time 375530ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 243 - Tile (15, 3)][CMI_PERF] Input communication sentinel accumulator state: 52390ns (10478 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 375535ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 35 - Tile (2, 3)][CMI_PERF] Input communication sentinel accumulator state: 52390ns (10478 clock cycles)
# [TB][PERF][mhartid 51 - Tile (3, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 375535ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 99 - Tile (6, 3)][CMI_PERF] Input communication sentinel accumulator state: 52390ns (10478 clock cycles)
# [TB][PERF][mhartid 115 - Tile (7, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)] Detected sentinel end instruction in WB stage at time 375535ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 147 - Tile (9, 3)][CMI_PERF] Input communication sentinel accumulator state: 52390ns (10478 clock cycles)
# [TB][PERF][mhartid 163 - Tile (10, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375535ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375535ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375535ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375535ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375535ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375535ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375535ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375535ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375535ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375535ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375535ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375535ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375535ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375535ns
# [TB][mhartid 211 - Tile (13, 3)] Detected sentinel end instruction in WB stage at time 375535ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 227 - Tile (14, 3)][CMI_PERF] Input communication sentinel accumulator state: 52390ns (10478 clock cycles)
# [TB][PERF][mhartid 243 - Tile (15, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 375540ns: start-end pair with latency 85260ns (17052 clock cycles)
# [TB][PERF][mhartid 19 - Tile (1, 3)][CMI_PERF] Input communication sentinel accumulator state: 52390ns (10478 clock cycles)
# [TB][PERF][mhartid 35 - Tile (2, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 51 - Tile (3, 3)][CMP_PERF] Computation sentinel accumulator state: 3065ns (613 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 375540ns: start-end pair with latency 85260ns (17052 clock cycles)
# [TB][PERF][mhartid 83 - Tile (5, 3)][CMI_PERF] Input communication sentinel accumulator state: 52390ns (10478 clock cycles)
# [TB][PERF][mhartid 99 - Tile (6, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 115 - Tile (7, 3)][CMP_PERF] Computation sentinel accumulator state: 3065ns (613 clock cycles)
# [TB][PERF][mhartid 131 - Tile (8, 3)][CMI_PERF] Input communication sentinel accumulator state: 52390ns (10478 clock cycles)
# [TB][PERF][mhartid 147 - Tile (9, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 163 - Tile (10, 3)][CMP_PERF] Computation sentinel accumulator state: 3065ns (613 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)] Detected sentinel end instruction in WB stage at time 375540ns: start-end pair with latency 85260ns (17052 clock cycles)
# [TB][PERF][mhartid 211 - Tile (13, 3)][CMI_PERF] Input communication sentinel accumulator state: 52390ns (10478 clock cycles)
# [TB][PERF][mhartid 227 - Tile (14, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 243 - Tile (15, 3)][CMP_PERF] Computation sentinel accumulator state: 3065ns (613 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMI_PERF] Input communication sentinel accumulator state: 52390ns (10478 clock cycles)
# [TB][PERF][mhartid 19 - Tile (1, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 35 - Tile (2, 3)][CMP_PERF] Computation sentinel accumulator state: 3065ns (613 clock cycles)
# [TB][PERF][mhartid 67 - Tile (4, 3)][CMI_PERF] Input communication sentinel accumulator state: 52390ns (10478 clock cycles)
# [TB][PERF][mhartid 83 - Tile (5, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 99 - Tile (6, 3)][CMP_PERF] Computation sentinel accumulator state: 3065ns (613 clock cycles)
# [TB][PERF][mhartid 131 - Tile (8, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 147 - Tile (9, 3)][CMP_PERF] Computation sentinel accumulator state: 3065ns (613 clock cycles)
# [TB][PERF][mhartid 195 - Tile (12, 3)][CMI_PERF] Input communication sentinel accumulator state: 52390ns (10478 clock cycles)
# [TB][PERF][mhartid 211 - Tile (13, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 227 - Tile (14, 3)][CMP_PERF] Computation sentinel accumulator state: 3065ns (613 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 19 - Tile (1, 3)][CMP_PERF] Computation sentinel accumulator state: 3065ns (613 clock cycles)
# [TB][PERF][mhartid 67 - Tile (4, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 83 - Tile (5, 3)][CMP_PERF] Computation sentinel accumulator state: 3065ns (613 clock cycles)
# [TB][PERF][mhartid 131 - Tile (8, 3)][CMP_PERF] Computation sentinel accumulator state: 3065ns (613 clock cycles)
# [TB][PERF][mhartid 195 - Tile (12, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 211 - Tile (13, 3)][CMP_PERF] Computation sentinel accumulator state: 3065ns (613 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMP_PERF] Computation sentinel accumulator state: 3065ns (613 clock cycles)
# [TB][PERF][mhartid 67 - Tile (4, 3)][CMP_PERF] Computation sentinel accumulator state: 3065ns (613 clock cycles)
# [TB][PERF][mhartid 195 - Tile (12, 3)][CMP_PERF] Computation sentinel accumulator state: 3065ns (613 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375560ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375560ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375560ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375560ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375560ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375560ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375560ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375560ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375560ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375560ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375560ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375560ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375560ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375560ns
# [TB][mhartid 52 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 375570ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 375570ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)] Detected sentinel end instruction in WB stage at time 375570ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)] Detected sentinel end instruction in WB stage at time 375570ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 375575ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 52 - Tile (3, 4)][CMI_PERF] Input communication sentinel accumulator state: 58060ns (11612 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 375575ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 116 - Tile (7, 4)][CMI_PERF] Input communication sentinel accumulator state: 58060ns (11612 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)] Detected sentinel end instruction in WB stage at time 375575ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 164 - Tile (10, 4)][CMI_PERF] Input communication sentinel accumulator state: 58060ns (11612 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)] Detected sentinel end instruction in WB stage at time 375575ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 244 - Tile (15, 4)][CMI_PERF] Input communication sentinel accumulator state: 58060ns (11612 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 375580ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 36 - Tile (2, 4)][CMI_PERF] Input communication sentinel accumulator state: 58060ns (11612 clock cycles)
# [TB][PERF][mhartid 52 - Tile (3, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 375580ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 100 - Tile (6, 4)][CMI_PERF] Input communication sentinel accumulator state: 58060ns (11612 clock cycles)
# [TB][PERF][mhartid 116 - Tile (7, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)] Detected sentinel end instruction in WB stage at time 375580ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 148 - Tile (9, 4)][CMI_PERF] Input communication sentinel accumulator state: 58060ns (11612 clock cycles)
# [TB][PERF][mhartid 164 - Tile (10, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)] Detected sentinel end instruction in WB stage at time 375580ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 228 - Tile (14, 4)][CMI_PERF] Input communication sentinel accumulator state: 58060ns (11612 clock cycles)
# [TB][PERF][mhartid 244 - Tile (15, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 375585ns: start-end pair with latency 85260ns (17052 clock cycles)
# [TB][PERF][mhartid 20 - Tile (1, 4)][CMI_PERF] Input communication sentinel accumulator state: 58060ns (11612 clock cycles)
# [TB][PERF][mhartid 36 - Tile (2, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 52 - Tile (3, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 375585ns: start-end pair with latency 85260ns (17052 clock cycles)
# [TB][PERF][mhartid 84 - Tile (5, 4)][CMI_PERF] Input communication sentinel accumulator state: 58060ns (11612 clock cycles)
# [TB][PERF][mhartid 100 - Tile (6, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 116 - Tile (7, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 132 - Tile (8, 4)][CMI_PERF] Input communication sentinel accumulator state: 58060ns (11612 clock cycles)
# [TB][PERF][mhartid 148 - Tile (9, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 164 - Tile (10, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)] Detected sentinel end instruction in WB stage at time 375585ns: start-end pair with latency 85260ns (17052 clock cycles)
# [TB][PERF][mhartid 212 - Tile (13, 4)][CMI_PERF] Input communication sentinel accumulator state: 58060ns (11612 clock cycles)
# [TB][PERF][mhartid 228 - Tile (14, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 244 - Tile (15, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMI_PERF] Input communication sentinel accumulator state: 58060ns (11612 clock cycles)
# [TB][PERF][mhartid 20 - Tile (1, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 36 - Tile (2, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 68 - Tile (4, 4)][CMI_PERF] Input communication sentinel accumulator state: 58060ns (11612 clock cycles)
# [TB][PERF][mhartid 84 - Tile (5, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 100 - Tile (6, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 132 - Tile (8, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 148 - Tile (9, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 196 - Tile (12, 4)][CMI_PERF] Input communication sentinel accumulator state: 58060ns (11612 clock cycles)
# [TB][PERF][mhartid 212 - Tile (13, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 228 - Tile (14, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 20 - Tile (1, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 68 - Tile (4, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 84 - Tile (5, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 132 - Tile (8, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 196 - Tile (12, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 212 - Tile (13, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 68 - Tile (4, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][PERF][mhartid 196 - Tile (12, 4)][CMP_PERF] Computation sentinel accumulator state: 9075ns (1815 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 375615ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 375615ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)] Detected sentinel end instruction in WB stage at time 375615ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)] Detected sentinel end instruction in WB stage at time 375615ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 375620ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 53 - Tile (3, 5)][CMI_PERF] Input communication sentinel accumulator state: 60280ns (12056 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 375620ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 117 - Tile (7, 5)][CMI_PERF] Input communication sentinel accumulator state: 60280ns (12056 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)] Detected sentinel end instruction in WB stage at time 375620ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 165 - Tile (10, 5)][CMI_PERF] Input communication sentinel accumulator state: 60280ns (12056 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)] Detected sentinel end instruction in WB stage at time 375620ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 245 - Tile (15, 5)][CMI_PERF] Input communication sentinel accumulator state: 60280ns (12056 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 375625ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 37 - Tile (2, 5)][CMI_PERF] Input communication sentinel accumulator state: 60280ns (12056 clock cycles)
# [TB][PERF][mhartid 53 - Tile (3, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 375625ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 101 - Tile (6, 5)][CMI_PERF] Input communication sentinel accumulator state: 60280ns (12056 clock cycles)
# [TB][PERF][mhartid 117 - Tile (7, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)] Detected sentinel end instruction in WB stage at time 375625ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 149 - Tile (9, 5)][CMI_PERF] Input communication sentinel accumulator state: 60280ns (12056 clock cycles)
# [TB][PERF][mhartid 165 - Tile (10, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)] Detected sentinel end instruction in WB stage at time 375625ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 229 - Tile (14, 5)][CMI_PERF] Input communication sentinel accumulator state: 60280ns (12056 clock cycles)
# [TB][PERF][mhartid 245 - Tile (15, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 375630ns: start-end pair with latency 85260ns (17052 clock cycles)
# [TB][PERF][mhartid 21 - Tile (1, 5)][CMI_PERF] Input communication sentinel accumulator state: 60280ns (12056 clock cycles)
# [TB][PERF][mhartid 37 - Tile (2, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 53 - Tile (3, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 375630ns: start-end pair with latency 85260ns (17052 clock cycles)
# [TB][PERF][mhartid 85 - Tile (5, 5)][CMI_PERF] Input communication sentinel accumulator state: 60280ns (12056 clock cycles)
# [TB][PERF][mhartid 101 - Tile (6, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 117 - Tile (7, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 133 - Tile (8, 5)][CMI_PERF] Input communication sentinel accumulator state: 60280ns (12056 clock cycles)
# [TB][PERF][mhartid 149 - Tile (9, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 165 - Tile (10, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)] Detected sentinel end instruction in WB stage at time 375630ns: start-end pair with latency 85260ns (17052 clock cycles)
# [TB][PERF][mhartid 213 - Tile (13, 5)][CMI_PERF] Input communication sentinel accumulator state: 60280ns (12056 clock cycles)
# [TB][PERF][mhartid 229 - Tile (14, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 245 - Tile (15, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMI_PERF] Input communication sentinel accumulator state: 60280ns (12056 clock cycles)
# [TB][PERF][mhartid 21 - Tile (1, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 37 - Tile (2, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 69 - Tile (4, 5)][CMI_PERF] Input communication sentinel accumulator state: 60280ns (12056 clock cycles)
# [TB][PERF][mhartid 85 - Tile (5, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 101 - Tile (6, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 133 - Tile (8, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 149 - Tile (9, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 197 - Tile (12, 5)][CMI_PERF] Input communication sentinel accumulator state: 60280ns (12056 clock cycles)
# [TB][PERF][mhartid 213 - Tile (13, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 229 - Tile (14, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 21 - Tile (1, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 69 - Tile (4, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 85 - Tile (5, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 133 - Tile (8, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 197 - Tile (12, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 213 - Tile (13, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 69 - Tile (4, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][PERF][mhartid 197 - Tile (12, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 375660ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 375660ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)] Detected sentinel end instruction in WB stage at time 375660ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)] Detected sentinel end instruction in WB stage at time 375660ns: start-end pair with latency 85245ns (17049 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 375665ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 54 - Tile (3, 6)][CMI_PERF] Input communication sentinel accumulator state: 65165ns (13033 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 375665ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 118 - Tile (7, 6)][CMI_PERF] Input communication sentinel accumulator state: 65165ns (13033 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)] Detected sentinel end instruction in WB stage at time 375665ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 166 - Tile (10, 6)][CMI_PERF] Input communication sentinel accumulator state: 65165ns (13033 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)] Detected sentinel end instruction in WB stage at time 375665ns: start-end pair with latency 85250ns (17050 clock cycles)
# [TB][PERF][mhartid 246 - Tile (15, 6)][CMI_PERF] Input communication sentinel accumulator state: 65165ns (13033 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 375670ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 38 - Tile (2, 6)][CMI_PERF] Input communication sentinel accumulator state: 65165ns (13033 clock cycles)
# [TB][PERF][mhartid 54 - Tile (3, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 375670ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 102 - Tile (6, 6)][CMI_PERF] Input communication sentinel accumulator state: 65165ns (13033 clock cycles)
# [TB][PERF][mhartid 118 - Tile (7, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)] Detected sentinel end instruction in WB stage at time 375670ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 150 - Tile (9, 6)][CMI_PERF] Input communication sentinel accumulator state: 65165ns (13033 clock cycles)
# [TB][PERF][mhartid 166 - Tile (10, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)] Detected sentinel end instruction in WB stage at time 375670ns: start-end pair with latency 85255ns (17051 clock cycles)
# [TB][PERF][mhartid 230 - Tile (14, 6)][CMI_PERF] Input communication sentinel accumulator state: 65165ns (13033 clock cycles)
# [TB][PERF][mhartid 246 - Tile (15, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 375675ns: start-end pair with latency 85260ns (17052 clock cycles)
# [TB][PERF][mhartid 22 - Tile (1, 6)][CMI_PERF] Input communication sentinel accumulator state: 65165ns (13033 clock cycles)
# [TB][PERF][mhartid 38 - Tile (2, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 54 - Tile (3, 6)][CMP_PERF] Computation sentinel accumulator state: 6240ns (1248 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 375675ns: start-end pair with latency 85260ns (17052 clock cycles)
# [TB][PERF][mhartid 86 - Tile (5, 6)][CMI_PERF] Input communication sentinel accumulator state: 65165ns (13033 clock cycles)
# [TB][PERF][mhartid 102 - Tile (6, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 118 - Tile (7, 6)][CMP_PERF] Computation sentinel accumulator state: 6240ns (1248 clock cycles)
# [TB][PERF][mhartid 134 - Tile (8, 6)][CMI_PERF] Input communication sentinel accumulator state: 65165ns (13033 clock cycles)
# [TB][PERF][mhartid 150 - Tile (9, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 166 - Tile (10, 6)][CMP_PERF] Computation sentinel accumulator state: 6240ns (1248 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)] Detected sentinel end instruction in WB stage at time 375675ns: start-end pair with latency 85260ns (17052 clock cycles)
# [TB][PERF][mhartid 214 - Tile (13, 6)][CMI_PERF] Input communication sentinel accumulator state: 65165ns (13033 clock cycles)
# [TB][PERF][mhartid 230 - Tile (14, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 246 - Tile (15, 6)][CMP_PERF] Computation sentinel accumulator state: 6240ns (1248 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMI_PERF] Input communication sentinel accumulator state: 65165ns (13033 clock cycles)
# [TB][PERF][mhartid 22 - Tile (1, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 38 - Tile (2, 6)][CMP_PERF] Computation sentinel accumulator state: 6240ns (1248 clock cycles)
# [TB][PERF][mhartid 70 - Tile (4, 6)][CMI_PERF] Input communication sentinel accumulator state: 65165ns (13033 clock cycles)
# [TB][PERF][mhartid 86 - Tile (5, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 102 - Tile (6, 6)][CMP_PERF] Computation sentinel accumulator state: 6240ns (1248 clock cycles)
# [TB][PERF][mhartid 134 - Tile (8, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 150 - Tile (9, 6)][CMP_PERF] Computation sentinel accumulator state: 6240ns (1248 clock cycles)
# [TB][PERF][mhartid 198 - Tile (12, 6)][CMI_PERF] Input communication sentinel accumulator state: 65165ns (13033 clock cycles)
# [TB][PERF][mhartid 214 - Tile (13, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 230 - Tile (14, 6)][CMP_PERF] Computation sentinel accumulator state: 6240ns (1248 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 22 - Tile (1, 6)][CMP_PERF] Computation sentinel accumulator state: 6240ns (1248 clock cycles)
# [TB][PERF][mhartid 70 - Tile (4, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 86 - Tile (5, 6)][CMP_PERF] Computation sentinel accumulator state: 6240ns (1248 clock cycles)
# [TB][PERF][mhartid 134 - Tile (8, 6)][CMP_PERF] Computation sentinel accumulator state: 6240ns (1248 clock cycles)
# [TB][PERF][mhartid 198 - Tile (12, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 214 - Tile (13, 6)][CMP_PERF] Computation sentinel accumulator state: 6240ns (1248 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMP_PERF] Computation sentinel accumulator state: 6240ns (1248 clock cycles)
# [TB][PERF][mhartid 70 - Tile (4, 6)][CMP_PERF] Computation sentinel accumulator state: 6240ns (1248 clock cycles)
# [TB][PERF][mhartid 198 - Tile (12, 6)][CMP_PERF] Computation sentinel accumulator state: 6240ns (1248 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 375705ns: start-end pair with latency 85210ns (17042 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 375705ns: start-end pair with latency 85210ns (17042 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)] Detected sentinel end instruction in WB stage at time 375705ns: start-end pair with latency 85210ns (17042 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)] Detected sentinel end instruction in WB stage at time 375705ns: start-end pair with latency 85210ns (17042 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 375710ns: start-end pair with latency 85215ns (17043 clock cycles)
# [TB][PERF][mhartid 55 - Tile (3, 7)][CMI_PERF] Input communication sentinel accumulator state: 67995ns (13599 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 375710ns: start-end pair with latency 85215ns (17043 clock cycles)
# [TB][PERF][mhartid 119 - Tile (7, 7)][CMI_PERF] Input communication sentinel accumulator state: 67995ns (13599 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)] Detected sentinel end instruction in WB stage at time 375710ns: start-end pair with latency 85215ns (17043 clock cycles)
# [TB][PERF][mhartid 167 - Tile (10, 7)][CMI_PERF] Input communication sentinel accumulator state: 67995ns (13599 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)] Detected sentinel end instruction in WB stage at time 375710ns: start-end pair with latency 85215ns (17043 clock cycles)
# [TB][PERF][mhartid 247 - Tile (15, 7)][CMI_PERF] Input communication sentinel accumulator state: 67995ns (13599 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 375715ns: start-end pair with latency 85220ns (17044 clock cycles)
# [TB][PERF][mhartid 39 - Tile (2, 7)][CMI_PERF] Input communication sentinel accumulator state: 67995ns (13599 clock cycles)
# [TB][PERF][mhartid 55 - Tile (3, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 375715ns: start-end pair with latency 85220ns (17044 clock cycles)
# [TB][PERF][mhartid 103 - Tile (6, 7)][CMI_PERF] Input communication sentinel accumulator state: 67995ns (13599 clock cycles)
# [TB][PERF][mhartid 119 - Tile (7, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)] Detected sentinel end instruction in WB stage at time 375715ns: start-end pair with latency 85220ns (17044 clock cycles)
# [TB][PERF][mhartid 151 - Tile (9, 7)][CMI_PERF] Input communication sentinel accumulator state: 67995ns (13599 clock cycles)
# [TB][PERF][mhartid 167 - Tile (10, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)] Detected sentinel end instruction in WB stage at time 375715ns: start-end pair with latency 85220ns (17044 clock cycles)
# [TB][PERF][mhartid 231 - Tile (14, 7)][CMI_PERF] Input communication sentinel accumulator state: 67995ns (13599 clock cycles)
# [TB][PERF][mhartid 247 - Tile (15, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 375720ns: start-end pair with latency 85225ns (17045 clock cycles)
# [TB][PERF][mhartid 23 - Tile (1, 7)][CMI_PERF] Input communication sentinel accumulator state: 67995ns (13599 clock cycles)
# [TB][PERF][mhartid 39 - Tile (2, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 55 - Tile (3, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 375720ns: start-end pair with latency 85225ns (17045 clock cycles)
# [TB][PERF][mhartid 87 - Tile (5, 7)][CMI_PERF] Input communication sentinel accumulator state: 67995ns (13599 clock cycles)
# [TB][PERF][mhartid 103 - Tile (6, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 119 - Tile (7, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 135 - Tile (8, 7)][CMI_PERF] Input communication sentinel accumulator state: 67995ns (13599 clock cycles)
# [TB][PERF][mhartid 151 - Tile (9, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 167 - Tile (10, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)] Detected sentinel end instruction in WB stage at time 375720ns: start-end pair with latency 85225ns (17045 clock cycles)
# [TB][PERF][mhartid 215 - Tile (13, 7)][CMI_PERF] Input communication sentinel accumulator state: 67995ns (13599 clock cycles)
# [TB][PERF][mhartid 231 - Tile (14, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 247 - Tile (15, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMI_PERF] Input communication sentinel accumulator state: 67995ns (13599 clock cycles)
# [TB][PERF][mhartid 23 - Tile (1, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 39 - Tile (2, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 71 - Tile (4, 7)][CMI_PERF] Input communication sentinel accumulator state: 67995ns (13599 clock cycles)
# [TB][PERF][mhartid 87 - Tile (5, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 103 - Tile (6, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 135 - Tile (8, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 151 - Tile (9, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 199 - Tile (12, 7)][CMI_PERF] Input communication sentinel accumulator state: 67995ns (13599 clock cycles)
# [TB][PERF][mhartid 215 - Tile (13, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 231 - Tile (14, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 23 - Tile (1, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 71 - Tile (4, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 87 - Tile (5, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 135 - Tile (8, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 199 - Tile (12, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 215 - Tile (13, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 71 - Tile (4, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 199 - Tile (12, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)] Detected sentinel end instruction in WB stage at time 375750ns: start-end pair with latency 85210ns (17042 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)] Detected sentinel end instruction in WB stage at time 375750ns: start-end pair with latency 85210ns (17042 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)] Detected sentinel end instruction in WB stage at time 375750ns: start-end pair with latency 85210ns (17042 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)] Detected sentinel end instruction in WB stage at time 375750ns: start-end pair with latency 85210ns (17042 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)] Detected sentinel end instruction in WB stage at time 375755ns: start-end pair with latency 85215ns (17043 clock cycles)
# [TB][PERF][mhartid 56 - Tile (3, 8)][CMI_PERF] Input communication sentinel accumulator state: 74275ns (14855 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)] Detected sentinel end instruction in WB stage at time 375755ns: start-end pair with latency 85215ns (17043 clock cycles)
# [TB][PERF][mhartid 120 - Tile (7, 8)][CMI_PERF] Input communication sentinel accumulator state: 74275ns (14855 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)] Detected sentinel end instruction in WB stage at time 375755ns: start-end pair with latency 85215ns (17043 clock cycles)
# [TB][PERF][mhartid 168 - Tile (10, 8)][CMI_PERF] Input communication sentinel accumulator state: 74275ns (14855 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)] Detected sentinel end instruction in WB stage at time 375755ns: start-end pair with latency 85215ns (17043 clock cycles)
# [TB][PERF][mhartid 248 - Tile (15, 8)][CMI_PERF] Input communication sentinel accumulator state: 74275ns (14855 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)] Detected sentinel end instruction in WB stage at time 375760ns: start-end pair with latency 85220ns (17044 clock cycles)
# [TB][PERF][mhartid 40 - Tile (2, 8)][CMI_PERF] Input communication sentinel accumulator state: 74275ns (14855 clock cycles)
# [TB][PERF][mhartid 56 - Tile (3, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)] Detected sentinel end instruction in WB stage at time 375760ns: start-end pair with latency 85220ns (17044 clock cycles)
# [TB][PERF][mhartid 104 - Tile (6, 8)][CMI_PERF] Input communication sentinel accumulator state: 74275ns (14855 clock cycles)
# [TB][PERF][mhartid 120 - Tile (7, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)] Detected sentinel end instruction in WB stage at time 375760ns: start-end pair with latency 85220ns (17044 clock cycles)
# [TB][PERF][mhartid 152 - Tile (9, 8)][CMI_PERF] Input communication sentinel accumulator state: 74275ns (14855 clock cycles)
# [TB][PERF][mhartid 168 - Tile (10, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)] Detected sentinel end instruction in WB stage at time 375760ns: start-end pair with latency 85220ns (17044 clock cycles)
# [TB][PERF][mhartid 232 - Tile (14, 8)][CMI_PERF] Input communication sentinel accumulator state: 74275ns (14855 clock cycles)
# [TB][PERF][mhartid 248 - Tile (15, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)] Detected sentinel end instruction in WB stage at time 375765ns: start-end pair with latency 85225ns (17045 clock cycles)
# [TB][PERF][mhartid 24 - Tile (1, 8)][CMI_PERF] Input communication sentinel accumulator state: 74275ns (14855 clock cycles)
# [TB][PERF][mhartid 40 - Tile (2, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 56 - Tile (3, 8)][CMP_PERF] Computation sentinel accumulator state: 12180ns (2436 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)] Detected sentinel end instruction in WB stage at time 375765ns: start-end pair with latency 85225ns (17045 clock cycles)
# [TB][PERF][mhartid 88 - Tile (5, 8)][CMI_PERF] Input communication sentinel accumulator state: 74275ns (14855 clock cycles)
# [TB][PERF][mhartid 104 - Tile (6, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 120 - Tile (7, 8)][CMP_PERF] Computation sentinel accumulator state: 12180ns (2436 clock cycles)
# [TB][PERF][mhartid 136 - Tile (8, 8)][CMI_PERF] Input communication sentinel accumulator state: 74275ns (14855 clock cycles)
# [TB][PERF][mhartid 152 - Tile (9, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 168 - Tile (10, 8)][CMP_PERF] Computation sentinel accumulator state: 12180ns (2436 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)] Detected sentinel end instruction in WB stage at time 375765ns: start-end pair with latency 85225ns (17045 clock cycles)
# [TB][PERF][mhartid 216 - Tile (13, 8)][CMI_PERF] Input communication sentinel accumulator state: 74275ns (14855 clock cycles)
# [TB][PERF][mhartid 232 - Tile (14, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 248 - Tile (15, 8)][CMP_PERF] Computation sentinel accumulator state: 12180ns (2436 clock cycles)
# [TB][PERF][mhartid 8 - Tile (0, 8)][CMI_PERF] Input communication sentinel accumulator state: 74275ns (14855 clock cycles)
# [TB][PERF][mhartid 24 - Tile (1, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 40 - Tile (2, 8)][CMP_PERF] Computation sentinel accumulator state: 12180ns (2436 clock cycles)
# [TB][PERF][mhartid 72 - Tile (4, 8)][CMI_PERF] Input communication sentinel accumulator state: 74275ns (14855 clock cycles)
# [TB][PERF][mhartid 88 - Tile (5, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 104 - Tile (6, 8)][CMP_PERF] Computation sentinel accumulator state: 12180ns (2436 clock cycles)
# [TB][PERF][mhartid 136 - Tile (8, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 152 - Tile (9, 8)][CMP_PERF] Computation sentinel accumulator state: 12180ns (2436 clock cycles)
# [TB][PERF][mhartid 200 - Tile (12, 8)][CMI_PERF] Input communication sentinel accumulator state: 74275ns (14855 clock cycles)
# [TB][PERF][mhartid 216 - Tile (13, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 232 - Tile (14, 8)][CMP_PERF] Computation sentinel accumulator state: 12180ns (2436 clock cycles)
# [TB][PERF][mhartid 8 - Tile (0, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 24 - Tile (1, 8)][CMP_PERF] Computation sentinel accumulator state: 12180ns (2436 clock cycles)
# [TB][PERF][mhartid 72 - Tile (4, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 88 - Tile (5, 8)][CMP_PERF] Computation sentinel accumulator state: 12180ns (2436 clock cycles)
# [TB][PERF][mhartid 136 - Tile (8, 8)][CMP_PERF] Computation sentinel accumulator state: 12180ns (2436 clock cycles)
# [TB][PERF][mhartid 200 - Tile (12, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 216 - Tile (13, 8)][CMP_PERF] Computation sentinel accumulator state: 12180ns (2436 clock cycles)
# [TB][PERF][mhartid 8 - Tile (0, 8)][CMP_PERF] Computation sentinel accumulator state: 12180ns (2436 clock cycles)
# [TB][PERF][mhartid 72 - Tile (4, 8)][CMP_PERF] Computation sentinel accumulator state: 12180ns (2436 clock cycles)
# [TB][PERF][mhartid 200 - Tile (12, 8)][CMP_PERF] Computation sentinel accumulator state: 12180ns (2436 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375790ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 33945ns (6789 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375790ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 33945ns (6789 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375790ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 33945ns (6789 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375790ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 33945ns (6789 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375795ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 33945ns (6789 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375795ns
# [TB][mhartid 57 - Tile (3, 9)] Detected sentinel end instruction in WB stage at time 375795ns: start-end pair with latency 85210ns (17042 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375795ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 33945ns (6789 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375795ns
# [TB][mhartid 121 - Tile (7, 9)] Detected sentinel end instruction in WB stage at time 375795ns: start-end pair with latency 85210ns (17042 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375795ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 33945ns (6789 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375795ns
# [TB][mhartid 169 - Tile (10, 9)] Detected sentinel end instruction in WB stage at time 375795ns: start-end pair with latency 85210ns (17042 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375795ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 33945ns (6789 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375795ns
# [TB][mhartid 249 - Tile (15, 9)] Detected sentinel end instruction in WB stage at time 375795ns: start-end pair with latency 85210ns (17042 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375800ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 33945ns (6789 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375800ns
# [TB][mhartid 41 - Tile (2, 9)] Detected sentinel end instruction in WB stage at time 375800ns: start-end pair with latency 85215ns (17043 clock cycles)
# [TB][PERF][mhartid 57 - Tile (3, 9)][CMI_PERF] Input communication sentinel accumulator state: 76700ns (15340 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375800ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 33945ns (6789 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375800ns
# [TB][mhartid 105 - Tile (6, 9)] Detected sentinel end instruction in WB stage at time 375800ns: start-end pair with latency 85215ns (17043 clock cycles)
# [TB][PERF][mhartid 121 - Tile (7, 9)][CMI_PERF] Input communication sentinel accumulator state: 76700ns (15340 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375800ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 33945ns (6789 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375800ns
# [TB][mhartid 153 - Tile (9, 9)] Detected sentinel end instruction in WB stage at time 375800ns: start-end pair with latency 85215ns (17043 clock cycles)
# [TB][PERF][mhartid 169 - Tile (10, 9)][CMI_PERF] Input communication sentinel accumulator state: 76700ns (15340 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375800ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 33945ns (6789 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375800ns
# [TB][mhartid 233 - Tile (14, 9)] Detected sentinel end instruction in WB stage at time 375800ns: start-end pair with latency 85215ns (17043 clock cycles)
# [TB][PERF][mhartid 249 - Tile (15, 9)][CMI_PERF] Input communication sentinel accumulator state: 76700ns (15340 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375805ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 33945ns (6789 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375805ns
# [TB][mhartid 25 - Tile (1, 9)] Detected sentinel end instruction in WB stage at time 375805ns: start-end pair with latency 85220ns (17044 clock cycles)
# [TB][PERF][mhartid 41 - Tile (2, 9)][CMI_PERF] Input communication sentinel accumulator state: 76700ns (15340 clock cycles)
# [TB][PERF][mhartid 57 - Tile (3, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375805ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 33945ns (6789 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375805ns
# [TB][mhartid 89 - Tile (5, 9)] Detected sentinel end instruction in WB stage at time 375805ns: start-end pair with latency 85220ns (17044 clock cycles)
# [TB][PERF][mhartid 105 - Tile (6, 9)][CMI_PERF] Input communication sentinel accumulator state: 76700ns (15340 clock cycles)
# [TB][PERF][mhartid 121 - Tile (7, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375805ns
# [TB][mhartid 137 - Tile (8, 9)] Detected sentinel end instruction in WB stage at time 375805ns: start-end pair with latency 85220ns (17044 clock cycles)
# [TB][PERF][mhartid 153 - Tile (9, 9)][CMI_PERF] Input communication sentinel accumulator state: 76700ns (15340 clock cycles)
# [TB][PERF][mhartid 169 - Tile (10, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375805ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 33945ns (6789 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375805ns
# [TB][mhartid 217 - Tile (13, 9)] Detected sentinel end instruction in WB stage at time 375805ns: start-end pair with latency 85220ns (17044 clock cycles)
# [TB][PERF][mhartid 233 - Tile (14, 9)][CMI_PERF] Input communication sentinel accumulator state: 76700ns (15340 clock cycles)
# [TB][PERF][mhartid 249 - Tile (15, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375810ns
# [TB][mhartid 9 - Tile (0, 9)] Detected sentinel end instruction in WB stage at time 375810ns: start-end pair with latency 85225ns (17045 clock cycles)
# [TB][PERF][mhartid 25 - Tile (1, 9)][CMI_PERF] Input communication sentinel accumulator state: 76700ns (15340 clock cycles)
# [TB][PERF][mhartid 41 - Tile (2, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 57 - Tile (3, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375810ns
# [TB][mhartid 73 - Tile (4, 9)] Detected sentinel end instruction in WB stage at time 375810ns: start-end pair with latency 85225ns (17045 clock cycles)
# [TB][PERF][mhartid 89 - Tile (5, 9)][CMI_PERF] Input communication sentinel accumulator state: 76700ns (15340 clock cycles)
# [TB][PERF][mhartid 105 - Tile (6, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 121 - Tile (7, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 137 - Tile (8, 9)][CMI_PERF] Input communication sentinel accumulator state: 76700ns (15340 clock cycles)
# [TB][PERF][mhartid 153 - Tile (9, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 169 - Tile (10, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375810ns
# [TB][mhartid 201 - Tile (12, 9)] Detected sentinel end instruction in WB stage at time 375810ns: start-end pair with latency 85225ns (17045 clock cycles)
# [TB][PERF][mhartid 217 - Tile (13, 9)][CMI_PERF] Input communication sentinel accumulator state: 76700ns (15340 clock cycles)
# [TB][PERF][mhartid 233 - Tile (14, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 249 - Tile (15, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 9 - Tile (0, 9)][CMI_PERF] Input communication sentinel accumulator state: 76700ns (15340 clock cycles)
# [TB][PERF][mhartid 25 - Tile (1, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 41 - Tile (2, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 73 - Tile (4, 9)][CMI_PERF] Input communication sentinel accumulator state: 76700ns (15340 clock cycles)
# [TB][PERF][mhartid 89 - Tile (5, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 105 - Tile (6, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 137 - Tile (8, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 153 - Tile (9, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 201 - Tile (12, 9)][CMI_PERF] Input communication sentinel accumulator state: 76700ns (15340 clock cycles)
# [TB][PERF][mhartid 217 - Tile (13, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 233 - Tile (14, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 9 - Tile (0, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 25 - Tile (1, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 49 - Tile (3, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 219555ns (43911 clock cycles)
# [TB][PERF][mhartid 73 - Tile (4, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 89 - Tile (5, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 113 - Tile (7, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 219555ns (43911 clock cycles)
# [TB][PERF][mhartid 137 - Tile (8, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 161 - Tile (10, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 219555ns (43911 clock cycles)
# [TB][PERF][mhartid 201 - Tile (12, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 217 - Tile (13, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 241 - Tile (15, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 219555ns (43911 clock cycles)
# [TB][PERF][mhartid 9 - Tile (0, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 33 - Tile (2, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 219560ns (43912 clock cycles)
# [TB][PERF][mhartid 73 - Tile (4, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 97 - Tile (6, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 219560ns (43912 clock cycles)
# [TB][PERF][mhartid 145 - Tile (9, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 219560ns (43912 clock cycles)
# [TB][PERF][mhartid 201 - Tile (12, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 225 - Tile (14, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 219560ns (43912 clock cycles)
# [TB][PERF][mhartid 17 - Tile (1, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 219565ns (43913 clock cycles)
# [TB][PERF][mhartid 81 - Tile (5, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 219565ns (43913 clock cycles)
# [TB][PERF][mhartid 129 - Tile (8, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 219565ns (43913 clock cycles)
# [TB][PERF][mhartid 209 - Tile (13, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 219565ns (43913 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 219570ns (43914 clock cycles)
# [TB][PERF][mhartid 65 - Tile (4, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 219570ns (43914 clock cycles)
# [TB][PERF][mhartid 193 - Tile (12, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 219570ns (43914 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)] Detected sentinel end instruction in WB stage at time 375840ns: start-end pair with latency 85210ns (17042 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)] Detected sentinel end instruction in WB stage at time 375840ns: start-end pair with latency 85210ns (17042 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)] Detected sentinel end instruction in WB stage at time 375840ns: start-end pair with latency 85210ns (17042 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)] Detected sentinel end instruction in WB stage at time 375840ns: start-end pair with latency 85210ns (17042 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)] Detected sentinel end instruction in WB stage at time 375845ns: start-end pair with latency 85215ns (17043 clock cycles)
# [TB][PERF][mhartid 58 - Tile (3, 10)][CMI_PERF] Input communication sentinel accumulator state: 83040ns (16608 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)] Detected sentinel end instruction in WB stage at time 375845ns: start-end pair with latency 85215ns (17043 clock cycles)
# [TB][PERF][mhartid 122 - Tile (7, 10)][CMI_PERF] Input communication sentinel accumulator state: 83040ns (16608 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)] Detected sentinel end instruction in WB stage at time 375845ns: start-end pair with latency 85215ns (17043 clock cycles)
# [TB][PERF][mhartid 170 - Tile (10, 10)][CMI_PERF] Input communication sentinel accumulator state: 83040ns (16608 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)] Detected sentinel end instruction in WB stage at time 375845ns: start-end pair with latency 85215ns (17043 clock cycles)
# [TB][PERF][mhartid 250 - Tile (15, 10)][CMI_PERF] Input communication sentinel accumulator state: 83040ns (16608 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)] Detected sentinel end instruction in WB stage at time 375850ns: start-end pair with latency 85220ns (17044 clock cycles)
# [TB][PERF][mhartid 42 - Tile (2, 10)][CMI_PERF] Input communication sentinel accumulator state: 83040ns (16608 clock cycles)
# [TB][PERF][mhartid 58 - Tile (3, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)] Detected sentinel end instruction in WB stage at time 375850ns: start-end pair with latency 85220ns (17044 clock cycles)
# [TB][PERF][mhartid 106 - Tile (6, 10)][CMI_PERF] Input communication sentinel accumulator state: 83040ns (16608 clock cycles)
# [TB][PERF][mhartid 122 - Tile (7, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)] Detected sentinel end instruction in WB stage at time 375850ns: start-end pair with latency 85220ns (17044 clock cycles)
# [TB][PERF][mhartid 154 - Tile (9, 10)][CMI_PERF] Input communication sentinel accumulator state: 83040ns (16608 clock cycles)
# [TB][PERF][mhartid 170 - Tile (10, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)] Detected sentinel end instruction in WB stage at time 375850ns: start-end pair with latency 85220ns (17044 clock cycles)
# [TB][PERF][mhartid 234 - Tile (14, 10)][CMI_PERF] Input communication sentinel accumulator state: 83040ns (16608 clock cycles)
# [TB][PERF][mhartid 250 - Tile (15, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)] Detected sentinel end instruction in WB stage at time 375855ns: start-end pair with latency 85225ns (17045 clock cycles)
# [TB][PERF][mhartid 26 - Tile (1, 10)][CMI_PERF] Input communication sentinel accumulator state: 83040ns (16608 clock cycles)
# [TB][PERF][mhartid 42 - Tile (2, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 58 - Tile (3, 10)][CMP_PERF] Computation sentinel accumulator state: 6400ns (1280 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)] Detected sentinel end instruction in WB stage at time 375855ns: start-end pair with latency 85225ns (17045 clock cycles)
# [TB][PERF][mhartid 90 - Tile (5, 10)][CMI_PERF] Input communication sentinel accumulator state: 83040ns (16608 clock cycles)
# [TB][PERF][mhartid 106 - Tile (6, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 122 - Tile (7, 10)][CMP_PERF] Computation sentinel accumulator state: 6400ns (1280 clock cycles)
# [TB][PERF][mhartid 138 - Tile (8, 10)][CMI_PERF] Input communication sentinel accumulator state: 83040ns (16608 clock cycles)
# [TB][PERF][mhartid 154 - Tile (9, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 170 - Tile (10, 10)][CMP_PERF] Computation sentinel accumulator state: 6400ns (1280 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)] Detected sentinel end instruction in WB stage at time 375855ns: start-end pair with latency 85225ns (17045 clock cycles)
# [TB][PERF][mhartid 218 - Tile (13, 10)][CMI_PERF] Input communication sentinel accumulator state: 83040ns (16608 clock cycles)
# [TB][PERF][mhartid 234 - Tile (14, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 250 - Tile (15, 10)][CMP_PERF] Computation sentinel accumulator state: 6400ns (1280 clock cycles)
# [TB][PERF][mhartid 10 - Tile (0, 10)][CMI_PERF] Input communication sentinel accumulator state: 83040ns (16608 clock cycles)
# [TB][PERF][mhartid 26 - Tile (1, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 42 - Tile (2, 10)][CMP_PERF] Computation sentinel accumulator state: 6400ns (1280 clock cycles)
# [TB][PERF][mhartid 74 - Tile (4, 10)][CMI_PERF] Input communication sentinel accumulator state: 83040ns (16608 clock cycles)
# [TB][PERF][mhartid 90 - Tile (5, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 106 - Tile (6, 10)][CMP_PERF] Computation sentinel accumulator state: 6400ns (1280 clock cycles)
# [TB][PERF][mhartid 138 - Tile (8, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 154 - Tile (9, 10)][CMP_PERF] Computation sentinel accumulator state: 6400ns (1280 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375860ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 33470ns (6694 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375860ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 75080ns (15016 clock cycles)
# [TB][PERF][mhartid 202 - Tile (12, 10)][CMI_PERF] Input communication sentinel accumulator state: 83040ns (16608 clock cycles)
# [TB][PERF][mhartid 218 - Tile (13, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 234 - Tile (14, 10)][CMP_PERF] Computation sentinel accumulator state: 6400ns (1280 clock cycles)
# [TB][PERF][mhartid 10 - Tile (0, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 26 - Tile (1, 10)][CMP_PERF] Computation sentinel accumulator state: 6400ns (1280 clock cycles)
# [TB][PERF][mhartid 74 - Tile (4, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 90 - Tile (5, 10)][CMP_PERF] Computation sentinel accumulator state: 6400ns (1280 clock cycles)
# [TB][PERF][mhartid 138 - Tile (8, 10)][CMP_PERF] Computation sentinel accumulator state: 6400ns (1280 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375865ns
# [TB][mhartid 184 - Tile (11, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375865ns
# [TB][PERF][mhartid 202 - Tile (12, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 218 - Tile (13, 10)][CMP_PERF] Computation sentinel accumulator state: 6400ns (1280 clock cycles)
# [TB][PERF][mhartid 10 - Tile (0, 10)][CMP_PERF] Computation sentinel accumulator state: 6400ns (1280 clock cycles)
# [TB][PERF][mhartid 74 - Tile (4, 10)][CMP_PERF] Computation sentinel accumulator state: 6400ns (1280 clock cycles)
# [TB][PERF][mhartid 202 - Tile (12, 10)][CMP_PERF] Computation sentinel accumulator state: 6400ns (1280 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)] Detected sentinel end instruction in WB stage at time 375885ns: start-end pair with latency 85210ns (17042 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)] Detected sentinel end instruction in WB stage at time 375885ns: start-end pair with latency 85210ns (17042 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)] Detected sentinel end instruction in WB stage at time 375885ns: start-end pair with latency 85210ns (17042 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)] Detected sentinel end instruction in WB stage at time 375885ns: start-end pair with latency 85210ns (17042 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)] Detected sentinel end instruction in WB stage at time 375890ns: start-end pair with latency 85215ns (17043 clock cycles)
# [TB][PERF][mhartid 59 - Tile (3, 11)][CMI_PERF] Input communication sentinel accumulator state: 85645ns (17129 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)] Detected sentinel end instruction in WB stage at time 375890ns: start-end pair with latency 85215ns (17043 clock cycles)
# [TB][PERF][mhartid 123 - Tile (7, 11)][CMI_PERF] Input communication sentinel accumulator state: 85645ns (17129 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)] Detected sentinel end instruction in WB stage at time 375890ns: start-end pair with latency 85215ns (17043 clock cycles)
# [TB][PERF][mhartid 171 - Tile (10, 11)][CMI_PERF] Input communication sentinel accumulator state: 85645ns (17129 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)] Detected sentinel end instruction in WB stage at time 375890ns: start-end pair with latency 85215ns (17043 clock cycles)
# [TB][PERF][mhartid 251 - Tile (15, 11)][CMI_PERF] Input communication sentinel accumulator state: 85645ns (17129 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)] Detected sentinel end instruction in WB stage at time 375895ns: start-end pair with latency 85220ns (17044 clock cycles)
# [TB][PERF][mhartid 43 - Tile (2, 11)][CMI_PERF] Input communication sentinel accumulator state: 85645ns (17129 clock cycles)
# [TB][PERF][mhartid 59 - Tile (3, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)] Detected sentinel end instruction in WB stage at time 375895ns: start-end pair with latency 85220ns (17044 clock cycles)
# [TB][PERF][mhartid 107 - Tile (6, 11)][CMI_PERF] Input communication sentinel accumulator state: 85645ns (17129 clock cycles)
# [TB][PERF][mhartid 123 - Tile (7, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)] Detected sentinel end instruction in WB stage at time 375895ns: start-end pair with latency 85220ns (17044 clock cycles)
# [TB][PERF][mhartid 155 - Tile (9, 11)][CMI_PERF] Input communication sentinel accumulator state: 85645ns (17129 clock cycles)
# [TB][PERF][mhartid 171 - Tile (10, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)] Detected sentinel end instruction in WB stage at time 375895ns: start-end pair with latency 85220ns (17044 clock cycles)
# [TB][PERF][mhartid 235 - Tile (14, 11)][CMI_PERF] Input communication sentinel accumulator state: 85645ns (17129 clock cycles)
# [TB][PERF][mhartid 251 - Tile (15, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)] Detected sentinel end instruction in WB stage at time 375900ns: start-end pair with latency 85225ns (17045 clock cycles)
# [TB][PERF][mhartid 27 - Tile (1, 11)][CMI_PERF] Input communication sentinel accumulator state: 85645ns (17129 clock cycles)
# [TB][PERF][mhartid 43 - Tile (2, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 59 - Tile (3, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)] Detected sentinel end instruction in WB stage at time 375900ns: start-end pair with latency 85225ns (17045 clock cycles)
# [TB][PERF][mhartid 91 - Tile (5, 11)][CMI_PERF] Input communication sentinel accumulator state: 85645ns (17129 clock cycles)
# [TB][PERF][mhartid 107 - Tile (6, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 123 - Tile (7, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 139 - Tile (8, 11)][CMI_PERF] Input communication sentinel accumulator state: 85645ns (17129 clock cycles)
# [TB][PERF][mhartid 155 - Tile (9, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 171 - Tile (10, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)] Detected sentinel end instruction in WB stage at time 375900ns: start-end pair with latency 85225ns (17045 clock cycles)
# [TB][PERF][mhartid 219 - Tile (13, 11)][CMI_PERF] Input communication sentinel accumulator state: 85645ns (17129 clock cycles)
# [TB][PERF][mhartid 235 - Tile (14, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 251 - Tile (15, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 11 - Tile (0, 11)][CMI_PERF] Input communication sentinel accumulator state: 85645ns (17129 clock cycles)
# [TB][PERF][mhartid 27 - Tile (1, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 43 - Tile (2, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 75 - Tile (4, 11)][CMI_PERF] Input communication sentinel accumulator state: 85645ns (17129 clock cycles)
# [TB][PERF][mhartid 91 - Tile (5, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 107 - Tile (6, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 139 - Tile (8, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 155 - Tile (9, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 203 - Tile (12, 11)][CMI_PERF] Input communication sentinel accumulator state: 85645ns (17129 clock cycles)
# [TB][PERF][mhartid 219 - Tile (13, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 235 - Tile (14, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 11 - Tile (0, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 27 - Tile (1, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 75 - Tile (4, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 91 - Tile (5, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 139 - Tile (8, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 203 - Tile (12, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 219 - Tile (13, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 11 - Tile (0, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 75 - Tile (4, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 203 - Tile (12, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)] Detected sentinel end instruction in WB stage at time 375965ns: start-end pair with latency 85175ns (17035 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)] Detected sentinel end instruction in WB stage at time 375965ns: start-end pair with latency 85175ns (17035 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)] Detected sentinel end instruction in WB stage at time 375965ns: start-end pair with latency 85175ns (17035 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)] Detected sentinel end instruction in WB stage at time 375965ns: start-end pair with latency 85175ns (17035 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)] Detected sentinel end instruction in WB stage at time 375970ns: start-end pair with latency 85180ns (17036 clock cycles)
# [TB][PERF][mhartid 60 - Tile (3, 12)][CMI_PERF] Input communication sentinel accumulator state: 92475ns (18495 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)] Detected sentinel end instruction in WB stage at time 375970ns: start-end pair with latency 85180ns (17036 clock cycles)
# [TB][PERF][mhartid 124 - Tile (7, 12)][CMI_PERF] Input communication sentinel accumulator state: 92475ns (18495 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)] Detected sentinel end instruction in WB stage at time 375970ns: start-end pair with latency 85180ns (17036 clock cycles)
# [TB][PERF][mhartid 172 - Tile (10, 12)][CMI_PERF] Input communication sentinel accumulator state: 92475ns (18495 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)] Detected sentinel end instruction in WB stage at time 375970ns: start-end pair with latency 85180ns (17036 clock cycles)
# [TB][PERF][mhartid 252 - Tile (15, 12)][CMI_PERF] Input communication sentinel accumulator state: 92475ns (18495 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)] Detected sentinel end instruction in WB stage at time 375975ns: start-end pair with latency 85185ns (17037 clock cycles)
# [TB][PERF][mhartid 44 - Tile (2, 12)][CMI_PERF] Input communication sentinel accumulator state: 92475ns (18495 clock cycles)
# [TB][PERF][mhartid 60 - Tile (3, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)] Detected sentinel end instruction in WB stage at time 375975ns: start-end pair with latency 85185ns (17037 clock cycles)
# [TB][PERF][mhartid 108 - Tile (6, 12)][CMI_PERF] Input communication sentinel accumulator state: 92475ns (18495 clock cycles)
# [TB][PERF][mhartid 124 - Tile (7, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)] Detected sentinel end instruction in WB stage at time 375975ns: start-end pair with latency 85185ns (17037 clock cycles)
# [TB][PERF][mhartid 156 - Tile (9, 12)][CMI_PERF] Input communication sentinel accumulator state: 92475ns (18495 clock cycles)
# [TB][PERF][mhartid 172 - Tile (10, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)] Detected sentinel end instruction in WB stage at time 375975ns: start-end pair with latency 85185ns (17037 clock cycles)
# [TB][PERF][mhartid 236 - Tile (14, 12)][CMI_PERF] Input communication sentinel accumulator state: 92475ns (18495 clock cycles)
# [TB][PERF][mhartid 252 - Tile (15, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)] Detected sentinel end instruction in WB stage at time 375980ns: start-end pair with latency 85190ns (17038 clock cycles)
# [TB][PERF][mhartid 28 - Tile (1, 12)][CMI_PERF] Input communication sentinel accumulator state: 92475ns (18495 clock cycles)
# [TB][PERF][mhartid 44 - Tile (2, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 60 - Tile (3, 12)][CMP_PERF] Computation sentinel accumulator state: 9395ns (1879 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)] Detected sentinel end instruction in WB stage at time 375980ns: start-end pair with latency 85190ns (17038 clock cycles)
# [TB][PERF][mhartid 92 - Tile (5, 12)][CMI_PERF] Input communication sentinel accumulator state: 92475ns (18495 clock cycles)
# [TB][PERF][mhartid 108 - Tile (6, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 124 - Tile (7, 12)][CMP_PERF] Computation sentinel accumulator state: 9395ns (1879 clock cycles)
# [TB][PERF][mhartid 140 - Tile (8, 12)][CMI_PERF] Input communication sentinel accumulator state: 92475ns (18495 clock cycles)
# [TB][PERF][mhartid 156 - Tile (9, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 172 - Tile (10, 12)][CMP_PERF] Computation sentinel accumulator state: 9395ns (1879 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)] Detected sentinel end instruction in WB stage at time 375980ns: start-end pair with latency 85190ns (17038 clock cycles)
# [TB][PERF][mhartid 220 - Tile (13, 12)][CMI_PERF] Input communication sentinel accumulator state: 92475ns (18495 clock cycles)
# [TB][PERF][mhartid 236 - Tile (14, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 252 - Tile (15, 12)][CMP_PERF] Computation sentinel accumulator state: 9395ns (1879 clock cycles)
# [TB][PERF][mhartid 12 - Tile (0, 12)][CMI_PERF] Input communication sentinel accumulator state: 92475ns (18495 clock cycles)
# [TB][PERF][mhartid 28 - Tile (1, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 44 - Tile (2, 12)][CMP_PERF] Computation sentinel accumulator state: 9395ns (1879 clock cycles)
# [TB][PERF][mhartid 76 - Tile (4, 12)][CMI_PERF] Input communication sentinel accumulator state: 92475ns (18495 clock cycles)
# [TB][PERF][mhartid 92 - Tile (5, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 108 - Tile (6, 12)][CMP_PERF] Computation sentinel accumulator state: 9395ns (1879 clock cycles)
# [TB][PERF][mhartid 140 - Tile (8, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 156 - Tile (9, 12)][CMP_PERF] Computation sentinel accumulator state: 9395ns (1879 clock cycles)
# [TB][PERF][mhartid 204 - Tile (12, 12)][CMI_PERF] Input communication sentinel accumulator state: 92475ns (18495 clock cycles)
# [TB][PERF][mhartid 220 - Tile (13, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 236 - Tile (14, 12)][CMP_PERF] Computation sentinel accumulator state: 9395ns (1879 clock cycles)
# [TB][PERF][mhartid 12 - Tile (0, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 28 - Tile (1, 12)][CMP_PERF] Computation sentinel accumulator state: 9395ns (1879 clock cycles)
# [TB][PERF][mhartid 76 - Tile (4, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 92 - Tile (5, 12)][CMP_PERF] Computation sentinel accumulator state: 9395ns (1879 clock cycles)
# [TB][PERF][mhartid 140 - Tile (8, 12)][CMP_PERF] Computation sentinel accumulator state: 9395ns (1879 clock cycles)
# [TB][PERF][mhartid 204 - Tile (12, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 220 - Tile (13, 12)][CMP_PERF] Computation sentinel accumulator state: 9395ns (1879 clock cycles)
# [TB][PERF][mhartid 12 - Tile (0, 12)][CMP_PERF] Computation sentinel accumulator state: 9395ns (1879 clock cycles)
# [TB][PERF][mhartid 76 - Tile (4, 12)][CMP_PERF] Computation sentinel accumulator state: 9395ns (1879 clock cycles)
# [TB][PERF][mhartid 204 - Tile (12, 12)][CMP_PERF] Computation sentinel accumulator state: 9395ns (1879 clock cycles)
# [TB][PERF][mhartid 50 - Tile (3, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 189465ns (37893 clock cycles)
# [TB][PERF][mhartid 114 - Tile (7, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 189465ns (37893 clock cycles)
# [TB][PERF][mhartid 162 - Tile (10, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 189465ns (37893 clock cycles)
# [TB][PERF][mhartid 242 - Tile (15, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 189465ns (37893 clock cycles)
# [TB][PERF][mhartid 34 - Tile (2, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 189470ns (37894 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)] Detected sentinel end instruction in WB stage at time 376010ns: start-end pair with latency 85175ns (17035 clock cycles)
# [TB][PERF][mhartid 98 - Tile (6, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 189470ns (37894 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)] Detected sentinel end instruction in WB stage at time 376010ns: start-end pair with latency 85175ns (17035 clock cycles)
# [TB][PERF][mhartid 146 - Tile (9, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 189470ns (37894 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)] Detected sentinel end instruction in WB stage at time 376010ns: start-end pair with latency 85175ns (17035 clock cycles)
# [TB][PERF][mhartid 226 - Tile (14, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 189470ns (37894 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)] Detected sentinel end instruction in WB stage at time 376010ns: start-end pair with latency 85175ns (17035 clock cycles)
# [TB][PERF][mhartid 18 - Tile (1, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 189475ns (37895 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)] Detected sentinel end instruction in WB stage at time 376015ns: start-end pair with latency 85180ns (17036 clock cycles)
# [TB][PERF][mhartid 61 - Tile (3, 13)][CMI_PERF] Input communication sentinel accumulator state: 95200ns (19040 clock cycles)
# [TB][PERF][mhartid 82 - Tile (5, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 189475ns (37895 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)] Detected sentinel end instruction in WB stage at time 376015ns: start-end pair with latency 85180ns (17036 clock cycles)
# [TB][PERF][mhartid 125 - Tile (7, 13)][CMI_PERF] Input communication sentinel accumulator state: 95200ns (19040 clock cycles)
# [TB][PERF][mhartid 130 - Tile (8, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 189475ns (37895 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)] Detected sentinel end instruction in WB stage at time 376015ns: start-end pair with latency 85180ns (17036 clock cycles)
# [TB][PERF][mhartid 173 - Tile (10, 13)][CMI_PERF] Input communication sentinel accumulator state: 95200ns (19040 clock cycles)
# [TB][PERF][mhartid 210 - Tile (13, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 189475ns (37895 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)] Detected sentinel end instruction in WB stage at time 376015ns: start-end pair with latency 85180ns (17036 clock cycles)
# [TB][PERF][mhartid 253 - Tile (15, 13)][CMI_PERF] Input communication sentinel accumulator state: 95200ns (19040 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 189480ns (37896 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)] Detected sentinel end instruction in WB stage at time 376020ns: start-end pair with latency 85185ns (17037 clock cycles)
# [TB][PERF][mhartid 45 - Tile (2, 13)][CMI_PERF] Input communication sentinel accumulator state: 95200ns (19040 clock cycles)
# [TB][PERF][mhartid 61 - Tile (3, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 66 - Tile (4, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 189480ns (37896 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)] Detected sentinel end instruction in WB stage at time 376020ns: start-end pair with latency 85185ns (17037 clock cycles)
# [TB][PERF][mhartid 109 - Tile (6, 13)][CMI_PERF] Input communication sentinel accumulator state: 95200ns (19040 clock cycles)
# [TB][PERF][mhartid 125 - Tile (7, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)] Detected sentinel end instruction in WB stage at time 376020ns: start-end pair with latency 85185ns (17037 clock cycles)
# [TB][PERF][mhartid 157 - Tile (9, 13)][CMI_PERF] Input communication sentinel accumulator state: 95200ns (19040 clock cycles)
# [TB][PERF][mhartid 173 - Tile (10, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 194 - Tile (12, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 189480ns (37896 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)] Detected sentinel end instruction in WB stage at time 376020ns: start-end pair with latency 85185ns (17037 clock cycles)
# [TB][PERF][mhartid 237 - Tile (14, 13)][CMI_PERF] Input communication sentinel accumulator state: 95200ns (19040 clock cycles)
# [TB][PERF][mhartid 253 - Tile (15, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)] Detected sentinel end instruction in WB stage at time 376025ns: start-end pair with latency 85190ns (17038 clock cycles)
# [TB][PERF][mhartid 29 - Tile (1, 13)][CMI_PERF] Input communication sentinel accumulator state: 95200ns (19040 clock cycles)
# [TB][PERF][mhartid 45 - Tile (2, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 61 - Tile (3, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)] Detected sentinel end instruction in WB stage at time 376025ns: start-end pair with latency 85190ns (17038 clock cycles)
# [TB][PERF][mhartid 93 - Tile (5, 13)][CMI_PERF] Input communication sentinel accumulator state: 95200ns (19040 clock cycles)
# [TB][PERF][mhartid 109 - Tile (6, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 125 - Tile (7, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 141 - Tile (8, 13)][CMI_PERF] Input communication sentinel accumulator state: 95200ns (19040 clock cycles)
# [TB][PERF][mhartid 157 - Tile (9, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 173 - Tile (10, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)] Detected sentinel end instruction in WB stage at time 376025ns: start-end pair with latency 85190ns (17038 clock cycles)
# [TB][PERF][mhartid 221 - Tile (13, 13)][CMI_PERF] Input communication sentinel accumulator state: 95200ns (19040 clock cycles)
# [TB][PERF][mhartid 237 - Tile (14, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 253 - Tile (15, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 13 - Tile (0, 13)][CMI_PERF] Input communication sentinel accumulator state: 95200ns (19040 clock cycles)
# [TB][PERF][mhartid 29 - Tile (1, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 45 - Tile (2, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 77 - Tile (4, 13)][CMI_PERF] Input communication sentinel accumulator state: 95200ns (19040 clock cycles)
# [TB][PERF][mhartid 93 - Tile (5, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 109 - Tile (6, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 141 - Tile (8, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 157 - Tile (9, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 205 - Tile (12, 13)][CMI_PERF] Input communication sentinel accumulator state: 95200ns (19040 clock cycles)
# [TB][PERF][mhartid 221 - Tile (13, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 237 - Tile (14, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 13 - Tile (0, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 29 - Tile (1, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 77 - Tile (4, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 93 - Tile (5, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 141 - Tile (8, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 205 - Tile (12, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 221 - Tile (13, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 13 - Tile (0, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 77 - Tile (4, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 205 - Tile (12, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 51 - Tile (3, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 175510ns (35102 clock cycles)
# [TB][PERF][mhartid 115 - Tile (7, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 175510ns (35102 clock cycles)
# [TB][PERF][mhartid 163 - Tile (10, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 175510ns (35102 clock cycles)
# [TB][PERF][mhartid 243 - Tile (15, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 175510ns (35102 clock cycles)
# [TB][PERF][mhartid 35 - Tile (2, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 175515ns (35103 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)] Detected sentinel end instruction in WB stage at time 376055ns: start-end pair with latency 85175ns (17035 clock cycles)
# [TB][PERF][mhartid 99 - Tile (6, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 175515ns (35103 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)] Detected sentinel end instruction in WB stage at time 376055ns: start-end pair with latency 85175ns (17035 clock cycles)
# [TB][PERF][mhartid 147 - Tile (9, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 175515ns (35103 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)] Detected sentinel end instruction in WB stage at time 376055ns: start-end pair with latency 85175ns (17035 clock cycles)
# [TB][PERF][mhartid 227 - Tile (14, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 175515ns (35103 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)] Detected sentinel end instruction in WB stage at time 376055ns: start-end pair with latency 85175ns (17035 clock cycles)
# [TB][PERF][mhartid 19 - Tile (1, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 175520ns (35104 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)] Detected sentinel end instruction in WB stage at time 376060ns: start-end pair with latency 85180ns (17036 clock cycles)
# [TB][PERF][mhartid 62 - Tile (3, 14)][CMI_PERF] Input communication sentinel accumulator state: 101840ns (20368 clock cycles)
# [TB][PERF][mhartid 83 - Tile (5, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 175520ns (35104 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)] Detected sentinel end instruction in WB stage at time 376060ns: start-end pair with latency 85180ns (17036 clock cycles)
# [TB][PERF][mhartid 126 - Tile (7, 14)][CMI_PERF] Input communication sentinel accumulator state: 101840ns (20368 clock cycles)
# [TB][PERF][mhartid 131 - Tile (8, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 175520ns (35104 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)] Detected sentinel end instruction in WB stage at time 376060ns: start-end pair with latency 85180ns (17036 clock cycles)
# [TB][PERF][mhartid 174 - Tile (10, 14)][CMI_PERF] Input communication sentinel accumulator state: 101840ns (20368 clock cycles)
# [TB][PERF][mhartid 211 - Tile (13, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 175520ns (35104 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)] Detected sentinel end instruction in WB stage at time 376060ns: start-end pair with latency 85180ns (17036 clock cycles)
# [TB][PERF][mhartid 254 - Tile (15, 14)][CMI_PERF] Input communication sentinel accumulator state: 101840ns (20368 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 175525ns (35105 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)] Detected sentinel end instruction in WB stage at time 376065ns: start-end pair with latency 85185ns (17037 clock cycles)
# [TB][PERF][mhartid 46 - Tile (2, 14)][CMI_PERF] Input communication sentinel accumulator state: 101840ns (20368 clock cycles)
# [TB][PERF][mhartid 62 - Tile (3, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 67 - Tile (4, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 175525ns (35105 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)] Detected sentinel end instruction in WB stage at time 376065ns: start-end pair with latency 85185ns (17037 clock cycles)
# [TB][PERF][mhartid 110 - Tile (6, 14)][CMI_PERF] Input communication sentinel accumulator state: 101840ns (20368 clock cycles)
# [TB][PERF][mhartid 126 - Tile (7, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)] Detected sentinel end instruction in WB stage at time 376065ns: start-end pair with latency 85185ns (17037 clock cycles)
# [TB][PERF][mhartid 158 - Tile (9, 14)][CMI_PERF] Input communication sentinel accumulator state: 101840ns (20368 clock cycles)
# [TB][PERF][mhartid 174 - Tile (10, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 195 - Tile (12, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 175525ns (35105 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)] Detected sentinel end instruction in WB stage at time 376065ns: start-end pair with latency 85185ns (17037 clock cycles)
# [TB][PERF][mhartid 238 - Tile (14, 14)][CMI_PERF] Input communication sentinel accumulator state: 101840ns (20368 clock cycles)
# [TB][PERF][mhartid 254 - Tile (15, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)] Detected sentinel end instruction in WB stage at time 376070ns: start-end pair with latency 85190ns (17038 clock cycles)
# [TB][PERF][mhartid 30 - Tile (1, 14)][CMI_PERF] Input communication sentinel accumulator state: 101840ns (20368 clock cycles)
# [TB][PERF][mhartid 46 - Tile (2, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 62 - Tile (3, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)] Detected sentinel end instruction in WB stage at time 376070ns: start-end pair with latency 85190ns (17038 clock cycles)
# [TB][PERF][mhartid 94 - Tile (5, 14)][CMI_PERF] Input communication sentinel accumulator state: 101840ns (20368 clock cycles)
# [TB][PERF][mhartid 110 - Tile (6, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 126 - Tile (7, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 142 - Tile (8, 14)][CMI_PERF] Input communication sentinel accumulator state: 101840ns (20368 clock cycles)
# [TB][PERF][mhartid 158 - Tile (9, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 174 - Tile (10, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)] Detected sentinel end instruction in WB stage at time 376070ns: start-end pair with latency 85190ns (17038 clock cycles)
# [TB][PERF][mhartid 222 - Tile (13, 14)][CMI_PERF] Input communication sentinel accumulator state: 101840ns (20368 clock cycles)
# [TB][PERF][mhartid 238 - Tile (14, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 254 - Tile (15, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 14 - Tile (0, 14)][CMI_PERF] Input communication sentinel accumulator state: 101840ns (20368 clock cycles)
# [TB][PERF][mhartid 30 - Tile (1, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 46 - Tile (2, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 78 - Tile (4, 14)][CMI_PERF] Input communication sentinel accumulator state: 101840ns (20368 clock cycles)
# [TB][PERF][mhartid 94 - Tile (5, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 110 - Tile (6, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 142 - Tile (8, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 158 - Tile (9, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 206 - Tile (12, 14)][CMI_PERF] Input communication sentinel accumulator state: 101840ns (20368 clock cycles)
# [TB][PERF][mhartid 222 - Tile (13, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 238 - Tile (14, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 14 - Tile (0, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 30 - Tile (1, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 78 - Tile (4, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 94 - Tile (5, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 142 - Tile (8, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 206 - Tile (12, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 222 - Tile (13, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 14 - Tile (0, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 78 - Tile (4, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 206 - Tile (12, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 52 - Tile (3, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 154490ns (30898 clock cycles)
# [TB][PERF][mhartid 116 - Tile (7, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 154490ns (30898 clock cycles)
# [TB][PERF][mhartid 164 - Tile (10, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 154490ns (30898 clock cycles)
# [TB][PERF][mhartid 244 - Tile (15, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 154490ns (30898 clock cycles)
# [TB][PERF][mhartid 36 - Tile (2, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 154495ns (30899 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)] Detected sentinel end instruction in WB stage at time 376100ns: start-end pair with latency 85175ns (17035 clock cycles)
# [TB][PERF][mhartid 100 - Tile (6, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 154495ns (30899 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)] Detected sentinel end instruction in WB stage at time 376100ns: start-end pair with latency 85175ns (17035 clock cycles)
# [TB][PERF][mhartid 148 - Tile (9, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 154495ns (30899 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)] Detected sentinel end instruction in WB stage at time 376100ns: start-end pair with latency 85175ns (17035 clock cycles)
# [TB][PERF][mhartid 228 - Tile (14, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 154495ns (30899 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)] Detected sentinel end instruction in WB stage at time 376100ns: start-end pair with latency 85175ns (17035 clock cycles)
# [TB][PERF][mhartid 20 - Tile (1, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 154500ns (30900 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)] Detected sentinel end instruction in WB stage at time 376105ns: start-end pair with latency 85180ns (17036 clock cycles)
# [TB][PERF][mhartid 63 - Tile (3, 15)][CMI_PERF] Input communication sentinel accumulator state: 105120ns (21024 clock cycles)
# [TB][PERF][mhartid 84 - Tile (5, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 154500ns (30900 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)] Detected sentinel end instruction in WB stage at time 376105ns: start-end pair with latency 85180ns (17036 clock cycles)
# [TB][PERF][mhartid 127 - Tile (7, 15)][CMI_PERF] Input communication sentinel accumulator state: 105120ns (21024 clock cycles)
# [TB][PERF][mhartid 132 - Tile (8, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 154500ns (30900 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)] Detected sentinel end instruction in WB stage at time 376105ns: start-end pair with latency 85180ns (17036 clock cycles)
# [TB][PERF][mhartid 175 - Tile (10, 15)][CMI_PERF] Input communication sentinel accumulator state: 105120ns (21024 clock cycles)
# [TB][PERF][mhartid 212 - Tile (13, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 154500ns (30900 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)] Detected sentinel end instruction in WB stage at time 376105ns: start-end pair with latency 85180ns (17036 clock cycles)
# [TB][PERF][mhartid 255 - Tile (15, 15)][CMI_PERF] Input communication sentinel accumulator state: 105120ns (21024 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 154505ns (30901 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)] Detected sentinel end instruction in WB stage at time 376110ns: start-end pair with latency 85185ns (17037 clock cycles)
# [TB][PERF][mhartid 47 - Tile (2, 15)][CMI_PERF] Input communication sentinel accumulator state: 105120ns (21024 clock cycles)
# [TB][PERF][mhartid 63 - Tile (3, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 68 - Tile (4, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 154505ns (30901 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)] Detected sentinel end instruction in WB stage at time 376110ns: start-end pair with latency 85185ns (17037 clock cycles)
# [TB][PERF][mhartid 111 - Tile (6, 15)][CMI_PERF] Input communication sentinel accumulator state: 105120ns (21024 clock cycles)
# [TB][PERF][mhartid 127 - Tile (7, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)] Detected sentinel end instruction in WB stage at time 376110ns: start-end pair with latency 85185ns (17037 clock cycles)
# [TB][PERF][mhartid 159 - Tile (9, 15)][CMI_PERF] Input communication sentinel accumulator state: 105120ns (21024 clock cycles)
# [TB][PERF][mhartid 175 - Tile (10, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 196 - Tile (12, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 154505ns (30901 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)] Detected sentinel end instruction in WB stage at time 376110ns: start-end pair with latency 85185ns (17037 clock cycles)
# [TB][PERF][mhartid 239 - Tile (14, 15)][CMI_PERF] Input communication sentinel accumulator state: 105120ns (21024 clock cycles)
# [TB][PERF][mhartid 255 - Tile (15, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)] Detected sentinel end instruction in WB stage at time 376115ns: start-end pair with latency 85190ns (17038 clock cycles)
# [TB][PERF][mhartid 31 - Tile (1, 15)][CMI_PERF] Input communication sentinel accumulator state: 105120ns (21024 clock cycles)
# [TB][PERF][mhartid 47 - Tile (2, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 63 - Tile (3, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)] Detected sentinel end instruction in WB stage at time 376115ns: start-end pair with latency 85190ns (17038 clock cycles)
# [TB][PERF][mhartid 95 - Tile (5, 15)][CMI_PERF] Input communication sentinel accumulator state: 105120ns (21024 clock cycles)
# [TB][PERF][mhartid 111 - Tile (6, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 127 - Tile (7, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 143 - Tile (8, 15)][CMI_PERF] Input communication sentinel accumulator state: 105120ns (21024 clock cycles)
# [TB][PERF][mhartid 159 - Tile (9, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 175 - Tile (10, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)] Detected sentinel end instruction in WB stage at time 376115ns: start-end pair with latency 85190ns (17038 clock cycles)
# [TB][PERF][mhartid 223 - Tile (13, 15)][CMI_PERF] Input communication sentinel accumulator state: 105120ns (21024 clock cycles)
# [TB][PERF][mhartid 239 - Tile (14, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 255 - Tile (15, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 15 - Tile (0, 15)][CMI_PERF] Input communication sentinel accumulator state: 105120ns (21024 clock cycles)
# [TB][PERF][mhartid 31 - Tile (1, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 47 - Tile (2, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 79 - Tile (4, 15)][CMI_PERF] Input communication sentinel accumulator state: 105120ns (21024 clock cycles)
# [TB][PERF][mhartid 95 - Tile (5, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 111 - Tile (6, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 143 - Tile (8, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 159 - Tile (9, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 207 - Tile (12, 15)][CMI_PERF] Input communication sentinel accumulator state: 105120ns (21024 clock cycles)
# [TB][PERF][mhartid 223 - Tile (13, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 239 - Tile (14, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 15 - Tile (0, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 31 - Tile (1, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 79 - Tile (4, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 95 - Tile (5, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 143 - Tile (8, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 207 - Tile (12, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 223 - Tile (13, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 15 - Tile (0, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 79 - Tile (4, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 207 - Tile (12, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 53 - Tile (3, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 147605ns (29521 clock cycles)
# [TB][PERF][mhartid 117 - Tile (7, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 147605ns (29521 clock cycles)
# [TB][PERF][mhartid 165 - Tile (10, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 147605ns (29521 clock cycles)
# [TB][PERF][mhartid 245 - Tile (15, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 147605ns (29521 clock cycles)
# [TB][PERF][mhartid 37 - Tile (2, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 147610ns (29522 clock cycles)
# [TB][PERF][mhartid 101 - Tile (6, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 147610ns (29522 clock cycles)
# [TB][PERF][mhartid 149 - Tile (9, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 147610ns (29522 clock cycles)
# [TB][PERF][mhartid 229 - Tile (14, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 147610ns (29522 clock cycles)
# [TB][PERF][mhartid 21 - Tile (1, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 147615ns (29523 clock cycles)
# [TB][PERF][mhartid 85 - Tile (5, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 147615ns (29523 clock cycles)
# [TB][PERF][mhartid 133 - Tile (8, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 147615ns (29523 clock cycles)
# [TB][PERF][mhartid 213 - Tile (13, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 147615ns (29523 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 147620ns (29524 clock cycles)
# [TB][PERF][mhartid 69 - Tile (4, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 147620ns (29524 clock cycles)
# [TB][PERF][mhartid 197 - Tile (12, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 147620ns (29524 clock cycles)
# [TB][PERF][mhartid 54 - Tile (3, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 131035ns (26207 clock cycles)
# [TB][PERF][mhartid 118 - Tile (7, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 131035ns (26207 clock cycles)
# [TB][PERF][mhartid 166 - Tile (10, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 131035ns (26207 clock cycles)
# [TB][PERF][mhartid 246 - Tile (15, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 131035ns (26207 clock cycles)
# [TB][PERF][mhartid 38 - Tile (2, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 131040ns (26208 clock cycles)
# [TB][PERF][mhartid 102 - Tile (6, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 131040ns (26208 clock cycles)
# [TB][PERF][mhartid 150 - Tile (9, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 131040ns (26208 clock cycles)
# [TB][PERF][mhartid 230 - Tile (14, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 131040ns (26208 clock cycles)
# [TB][PERF][mhartid 22 - Tile (1, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 131045ns (26209 clock cycles)
# [TB][PERF][mhartid 86 - Tile (5, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 131045ns (26209 clock cycles)
# [TB][PERF][mhartid 134 - Tile (8, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 131045ns (26209 clock cycles)
# [TB][PERF][mhartid 214 - Tile (13, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 131045ns (26209 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 131050ns (26210 clock cycles)
# [TB][PERF][mhartid 70 - Tile (4, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 131050ns (26210 clock cycles)
# [TB][PERF][mhartid 198 - Tile (12, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 131050ns (26210 clock cycles)
# [TB][PERF][mhartid 55 - Tile (3, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 122935ns (24587 clock cycles)
# [TB][PERF][mhartid 119 - Tile (7, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 122935ns (24587 clock cycles)
# [TB][PERF][mhartid 167 - Tile (10, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 122935ns (24587 clock cycles)
# [TB][PERF][mhartid 247 - Tile (15, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 122935ns (24587 clock cycles)
# [TB][PERF][mhartid 39 - Tile (2, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 122940ns (24588 clock cycles)
# [TB][PERF][mhartid 103 - Tile (6, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 122940ns (24588 clock cycles)
# [TB][PERF][mhartid 151 - Tile (9, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 122940ns (24588 clock cycles)
# [TB][PERF][mhartid 231 - Tile (14, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 122940ns (24588 clock cycles)
# [TB][PERF][mhartid 23 - Tile (1, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 122945ns (24589 clock cycles)
# [TB][PERF][mhartid 87 - Tile (5, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 122945ns (24589 clock cycles)
# [TB][PERF][mhartid 135 - Tile (8, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 122945ns (24589 clock cycles)
# [TB][PERF][mhartid 215 - Tile (13, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 122945ns (24589 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 122950ns (24590 clock cycles)
# [TB][PERF][mhartid 71 - Tile (4, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 122950ns (24590 clock cycles)
# [TB][PERF][mhartid 199 - Tile (12, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 122950ns (24590 clock cycles)
# [TB][PERF][mhartid 56 - Tile (3, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 98865ns (19773 clock cycles)
# [TB][PERF][mhartid 120 - Tile (7, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 98865ns (19773 clock cycles)
# [TB][PERF][mhartid 168 - Tile (10, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 98865ns (19773 clock cycles)
# [TB][PERF][mhartid 248 - Tile (15, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 98865ns (19773 clock cycles)
# [TB][PERF][mhartid 40 - Tile (2, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 98870ns (19774 clock cycles)
# [TB][PERF][mhartid 104 - Tile (6, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 98870ns (19774 clock cycles)
# [TB][PERF][mhartid 152 - Tile (9, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 98870ns (19774 clock cycles)
# [TB][PERF][mhartid 232 - Tile (14, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 98870ns (19774 clock cycles)
# [TB][PERF][mhartid 24 - Tile (1, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 98875ns (19775 clock cycles)
# [TB][PERF][mhartid 88 - Tile (5, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 98875ns (19775 clock cycles)
# [TB][PERF][mhartid 136 - Tile (8, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 98875ns (19775 clock cycles)
# [TB][PERF][mhartid 216 - Tile (13, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 98875ns (19775 clock cycles)
# [TB][PERF][mhartid 8 - Tile (0, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 98880ns (19776 clock cycles)
# [TB][PERF][mhartid 72 - Tile (4, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 98880ns (19776 clock cycles)
# [TB][PERF][mhartid 200 - Tile (12, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 98880ns (19776 clock cycles)
# [TB][PERF][mhartid 57 - Tile (3, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 97130ns (19426 clock cycles)
# [TB][PERF][mhartid 121 - Tile (7, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 97130ns (19426 clock cycles)
# [TB][PERF][mhartid 169 - Tile (10, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 97130ns (19426 clock cycles)
# [TB][PERF][mhartid 249 - Tile (15, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 97130ns (19426 clock cycles)
# [TB][PERF][mhartid 41 - Tile (2, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 97135ns (19427 clock cycles)
# [TB][PERF][mhartid 105 - Tile (6, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 97135ns (19427 clock cycles)
# [TB][PERF][mhartid 153 - Tile (9, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 97135ns (19427 clock cycles)
# [TB][PERF][mhartid 233 - Tile (14, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 97135ns (19427 clock cycles)
# [TB][PERF][mhartid 25 - Tile (1, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 97140ns (19428 clock cycles)
# [TB][PERF][mhartid 89 - Tile (5, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 97140ns (19428 clock cycles)
# [TB][PERF][mhartid 137 - Tile (8, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 97140ns (19428 clock cycles)
# [TB][PERF][mhartid 217 - Tile (13, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 97140ns (19428 clock cycles)
# [TB][PERF][mhartid 9 - Tile (0, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 97145ns (19429 clock cycles)
# [TB][PERF][mhartid 73 - Tile (4, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 97145ns (19429 clock cycles)
# [TB][PERF][mhartid 201 - Tile (12, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 97145ns (19429 clock cycles)
# [TB][PERF][mhartid 58 - Tile (3, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 79065ns (15813 clock cycles)
# [TB][PERF][mhartid 122 - Tile (7, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 79065ns (15813 clock cycles)
# [TB][PERF][mhartid 170 - Tile (10, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 79065ns (15813 clock cycles)
# [TB][PERF][mhartid 250 - Tile (15, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 79065ns (15813 clock cycles)
# [TB][PERF][mhartid 42 - Tile (2, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 79070ns (15814 clock cycles)
# [TB][PERF][mhartid 106 - Tile (6, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 79070ns (15814 clock cycles)
# [TB][PERF][mhartid 154 - Tile (9, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 79070ns (15814 clock cycles)
# [TB][PERF][mhartid 234 - Tile (14, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 79070ns (15814 clock cycles)
# [TB][PERF][mhartid 26 - Tile (1, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 79075ns (15815 clock cycles)
# [TB][PERF][mhartid 90 - Tile (5, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 79075ns (15815 clock cycles)
# [TB][PERF][mhartid 138 - Tile (8, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 79075ns (15815 clock cycles)
# [TB][PERF][mhartid 218 - Tile (13, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 79075ns (15815 clock cycles)
# [TB][PERF][mhartid 10 - Tile (0, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 79080ns (15816 clock cycles)
# [TB][PERF][mhartid 74 - Tile (4, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 79080ns (15816 clock cycles)
# [TB][PERF][mhartid 202 - Tile (12, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 79080ns (15816 clock cycles)
# [TB][PERF][mhartid 59 - Tile (3, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 68870ns (13774 clock cycles)
# [TB][PERF][mhartid 123 - Tile (7, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 68870ns (13774 clock cycles)
# [TB][PERF][mhartid 171 - Tile (10, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 68870ns (13774 clock cycles)
# [TB][PERF][mhartid 251 - Tile (15, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 68870ns (13774 clock cycles)
# [TB][PERF][mhartid 43 - Tile (2, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 68875ns (13775 clock cycles)
# [TB][PERF][mhartid 107 - Tile (6, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 68875ns (13775 clock cycles)
# [TB][PERF][mhartid 155 - Tile (9, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 68875ns (13775 clock cycles)
# [TB][PERF][mhartid 235 - Tile (14, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 68875ns (13775 clock cycles)
# [TB][PERF][mhartid 27 - Tile (1, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 68880ns (13776 clock cycles)
# [TB][PERF][mhartid 91 - Tile (5, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 68880ns (13776 clock cycles)
# [TB][PERF][mhartid 139 - Tile (8, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 68880ns (13776 clock cycles)
# [TB][PERF][mhartid 219 - Tile (13, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 68880ns (13776 clock cycles)
# [TB][PERF][mhartid 11 - Tile (0, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 68885ns (13777 clock cycles)
# [TB][PERF][mhartid 75 - Tile (4, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 68885ns (13777 clock cycles)
# [TB][PERF][mhartid 203 - Tile (12, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 68885ns (13777 clock cycles)
# [TB][PERF][mhartid 60 - Tile (3, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46680ns (9336 clock cycles)
# [TB][PERF][mhartid 124 - Tile (7, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46680ns (9336 clock cycles)
# [TB][PERF][mhartid 172 - Tile (10, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46680ns (9336 clock cycles)
# [TB][PERF][mhartid 252 - Tile (15, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46680ns (9336 clock cycles)
# [TB][PERF][mhartid 44 - Tile (2, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46685ns (9337 clock cycles)
# [TB][PERF][mhartid 108 - Tile (6, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46685ns (9337 clock cycles)
# [TB][PERF][mhartid 156 - Tile (9, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46685ns (9337 clock cycles)
# [TB][PERF][mhartid 236 - Tile (14, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46685ns (9337 clock cycles)
# [TB][PERF][mhartid 28 - Tile (1, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46690ns (9338 clock cycles)
# [TB][PERF][mhartid 92 - Tile (5, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46690ns (9338 clock cycles)
# [TB][PERF][mhartid 140 - Tile (8, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46690ns (9338 clock cycles)
# [TB][PERF][mhartid 220 - Tile (13, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46690ns (9338 clock cycles)
# [TB][PERF][mhartid 12 - Tile (0, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46695ns (9339 clock cycles)
# [TB][PERF][mhartid 76 - Tile (4, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46695ns (9339 clock cycles)
# [TB][PERF][mhartid 204 - Tile (12, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46695ns (9339 clock cycles)
# [TB][PERF][mhartid 61 - Tile (3, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 42410ns (8482 clock cycles)
# [TB][PERF][mhartid 125 - Tile (7, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 42410ns (8482 clock cycles)
# [TB][PERF][mhartid 173 - Tile (10, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 42410ns (8482 clock cycles)
# [TB][PERF][mhartid 253 - Tile (15, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 42410ns (8482 clock cycles)
# [TB][PERF][mhartid 45 - Tile (2, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 42415ns (8483 clock cycles)
# [TB][PERF][mhartid 109 - Tile (6, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 42415ns (8483 clock cycles)
# [TB][PERF][mhartid 157 - Tile (9, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 42415ns (8483 clock cycles)
# [TB][PERF][mhartid 237 - Tile (14, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 42415ns (8483 clock cycles)
# [TB][PERF][mhartid 29 - Tile (1, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 42420ns (8484 clock cycles)
# [TB][PERF][mhartid 93 - Tile (5, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 42420ns (8484 clock cycles)
# [TB][PERF][mhartid 141 - Tile (8, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 42420ns (8484 clock cycles)
# [TB][PERF][mhartid 221 - Tile (13, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 42420ns (8484 clock cycles)
# [TB][PERF][mhartid 13 - Tile (0, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 42425ns (8485 clock cycles)
# [TB][PERF][mhartid 77 - Tile (4, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 42425ns (8485 clock cycles)
# [TB][PERF][mhartid 205 - Tile (12, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 42425ns (8485 clock cycles)
# [TB][PERF][mhartid 62 - Tile (3, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 28250ns (5650 clock cycles)
# [TB][PERF][mhartid 126 - Tile (7, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 28250ns (5650 clock cycles)
# [TB][PERF][mhartid 174 - Tile (10, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 28250ns (5650 clock cycles)
# [TB][PERF][mhartid 254 - Tile (15, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 28250ns (5650 clock cycles)
# [TB][PERF][mhartid 46 - Tile (2, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 28255ns (5651 clock cycles)
# [TB][PERF][mhartid 110 - Tile (6, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 28255ns (5651 clock cycles)
# [TB][PERF][mhartid 158 - Tile (9, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 28255ns (5651 clock cycles)
# [TB][PERF][mhartid 238 - Tile (14, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 28255ns (5651 clock cycles)
# [TB][PERF][mhartid 30 - Tile (1, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 28260ns (5652 clock cycles)
# [TB][PERF][mhartid 94 - Tile (5, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 28260ns (5652 clock cycles)
# [TB][PERF][mhartid 142 - Tile (8, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 28260ns (5652 clock cycles)
# [TB][PERF][mhartid 222 - Tile (13, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 28260ns (5652 clock cycles)
# [TB][PERF][mhartid 14 - Tile (0, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 28265ns (5653 clock cycles)
# [TB][PERF][mhartid 78 - Tile (4, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 28265ns (5653 clock cycles)
# [TB][PERF][mhartid 206 - Tile (12, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 28265ns (5653 clock cycles)
# [TB][PERF][mhartid 63 - Tile (3, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 15980ns (3196 clock cycles)
# [TB][PERF][mhartid 127 - Tile (7, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 15980ns (3196 clock cycles)
# [TB][PERF][mhartid 175 - Tile (10, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 15980ns (3196 clock cycles)
# [TB][PERF][mhartid 255 - Tile (15, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 15980ns (3196 clock cycles)
# [TB][PERF][mhartid 47 - Tile (2, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 15985ns (3197 clock cycles)
# [TB][PERF][mhartid 111 - Tile (6, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 15985ns (3197 clock cycles)
# [TB][PERF][mhartid 159 - Tile (9, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 15985ns (3197 clock cycles)
# [TB][PERF][mhartid 239 - Tile (14, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 15985ns (3197 clock cycles)
# [TB][PERF][mhartid 31 - Tile (1, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 15985ns (3197 clock cycles)
# [TB][PERF][mhartid 95 - Tile (5, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 15985ns (3197 clock cycles)
# [TB][PERF][mhartid 143 - Tile (8, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 15985ns (3197 clock cycles)
# [TB][PERF][mhartid 223 - Tile (13, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 15985ns (3197 clock cycles)
# [TB][PERF][mhartid 15 - Tile (0, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 15990ns (3198 clock cycles)
# [TB][PERF][mhartid 79 - Tile (4, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 15990ns (3198 clock cycles)
# [TB][PERF][mhartid 207 - Tile (12, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 15990ns (3198 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378715ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14895ns (2979 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378715ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14895ns (2979 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378715ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14895ns (2979 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378715ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14895ns (2979 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378720ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14895ns (2979 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378720ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14895ns (2979 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378720ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14895ns (2979 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378720ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14895ns (2979 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378725ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14895ns (2979 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378725ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14895ns (2979 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378725ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14895ns (2979 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378725ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14895ns (2979 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378730ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14895ns (2979 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378730ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14895ns (2979 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378730ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14895ns (2979 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378735ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378735ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378735ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378735ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378740ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378740ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378740ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378740ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378745ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378745ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378745ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378745ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378750ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378750ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378750ns
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378785ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11985ns (2397 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378785ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12175ns (2435 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378805ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378805ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378830ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378830ns
# [TB][mhartid 48 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378855ns
# [TB][mhartid 112 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378855ns
# [TB][mhartid 160 - Tile (10, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378855ns
# [TB][mhartid 240 - Tile (15, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378855ns
# [TB][mhartid 32 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378860ns
# [TB][mhartid 96 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378860ns
# [TB][mhartid 144 - Tile (9, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378860ns
# [TB][mhartid 224 - Tile (14, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378860ns
# [TB][mhartid 16 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378865ns
# [TB][mhartid 80 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378865ns
# [TB][mhartid 128 - Tile (8, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378865ns
# [TB][mhartid 208 - Tile (13, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378865ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378870ns
# [TB][mhartid 64 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378870ns
# [TB][mhartid 192 - Tile (12, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378870ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379095ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 254125ns (50825 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379095ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 224525ns (44905 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379095ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 194125ns (38825 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379095ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 180220ns (36044 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379095ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 158875ns (31775 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379095ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 151765ns (30353 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379095ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 134635ns (26927 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379095ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 126005ns (25201 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379095ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 101905ns (20381 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379095ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 99515ns (19903 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379095ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 81230ns (16246 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379095ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 70475ns (14095 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379095ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 47990ns (9598 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379095ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 43035ns (8607 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379095ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 28730ns (5746 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379095ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 15980ns (3196 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379100ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379100ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379100ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379100ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379100ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379100ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379100ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379100ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379100ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379100ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379100ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379100ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379100ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379100ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379100ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379100ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 379135ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379150ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379150ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379150ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379150ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379150ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379150ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379150ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379150ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379150ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379150ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379150ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379150ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379150ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379150ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379150ns
# [TB][mhartid 177 - Tile (11, 1)] Detected sentinel end instruction in WB stage at time 379280ns: start-end pair with latency 89090ns (17818 clock cycles)
# [TB][PERF][mhartid 177 - Tile (11, 1)][CMI_PERF] Input communication sentinel accumulator state: 42795ns (8559 clock cycles)
# [TB][PERF][mhartid 177 - Tile (11, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 177 - Tile (11, 1)][CMP_PERF] Computation sentinel accumulator state: 3020ns (604 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)] Detected sentinel end instruction in WB stage at time 379325ns: start-end pair with latency 89090ns (17818 clock cycles)
# [TB][PERF][mhartid 178 - Tile (11, 2)][CMI_PERF] Input communication sentinel accumulator state: 49200ns (9840 clock cycles)
# [TB][PERF][mhartid 178 - Tile (11, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 178 - Tile (11, 2)][CMP_PERF] Computation sentinel accumulator state: 6100ns (1220 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)] Detected sentinel end instruction in WB stage at time 379370ns: start-end pair with latency 89090ns (17818 clock cycles)
# [TB][PERF][mhartid 179 - Tile (11, 3)][CMI_PERF] Input communication sentinel accumulator state: 51600ns (10320 clock cycles)
# [TB][PERF][mhartid 179 - Tile (11, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 179 - Tile (11, 3)][CMP_PERF] Computation sentinel accumulator state: 3060ns (612 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379405ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379405ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379405ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379405ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379410ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 379410ns: start-end pair with latency 89265ns (17853 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379410ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 379410ns: start-end pair with latency 89265ns (17853 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379410ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)] Detected sentinel end instruction in WB stage at time 379410ns: start-end pair with latency 89265ns (17853 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379410ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)] Detected sentinel end instruction in WB stage at time 379410ns: start-end pair with latency 89265ns (17853 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379415ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 379415ns: start-end pair with latency 89270ns (17854 clock cycles)
# [TB][PERF][mhartid 48 - Tile (3, 0)][CMI_PERF] Input communication sentinel accumulator state: 33945ns (6789 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379415ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 379415ns: start-end pair with latency 89270ns (17854 clock cycles)
# [TB][PERF][mhartid 112 - Tile (7, 0)][CMI_PERF] Input communication sentinel accumulator state: 33945ns (6789 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379415ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)] Detected sentinel end instruction in WB stage at time 379415ns: start-end pair with latency 89270ns (17854 clock cycles)
# [TB][PERF][mhartid 160 - Tile (10, 0)][CMI_PERF] Input communication sentinel accumulator state: 33945ns (6789 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)] Detected sentinel end instruction in WB stage at time 379415ns: start-end pair with latency 89090ns (17818 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379415ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)] Detected sentinel end instruction in WB stage at time 379415ns: start-end pair with latency 89270ns (17854 clock cycles)
# [TB][PERF][mhartid 240 - Tile (15, 0)][CMI_PERF] Input communication sentinel accumulator state: 33945ns (6789 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379420ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 379420ns: start-end pair with latency 89275ns (17855 clock cycles)
# [TB][PERF][mhartid 32 - Tile (2, 0)][CMI_PERF] Input communication sentinel accumulator state: 33945ns (6789 clock cycles)
# [TB][PERF][mhartid 48 - Tile (3, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379420ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 379420ns: start-end pair with latency 89275ns (17855 clock cycles)
# [TB][PERF][mhartid 96 - Tile (6, 0)][CMI_PERF] Input communication sentinel accumulator state: 33945ns (6789 clock cycles)
# [TB][PERF][mhartid 112 - Tile (7, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)] Detected sentinel end instruction in WB stage at time 379420ns: start-end pair with latency 89275ns (17855 clock cycles)
# [TB][PERF][mhartid 144 - Tile (9, 0)][CMI_PERF] Input communication sentinel accumulator state: 33945ns (6789 clock cycles)
# [TB][PERF][mhartid 160 - Tile (10, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 180 - Tile (11, 4)][CMI_PERF] Input communication sentinel accumulator state: 57640ns (11528 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379420ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)] Detected sentinel end instruction in WB stage at time 379420ns: start-end pair with latency 89275ns (17855 clock cycles)
# [TB][PERF][mhartid 224 - Tile (14, 0)][CMI_PERF] Input communication sentinel accumulator state: 33945ns (6789 clock cycles)
# [TB][PERF][mhartid 240 - Tile (15, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 379425ns: start-end pair with latency 89280ns (17856 clock cycles)
# [TB][PERF][mhartid 16 - Tile (1, 0)][CMI_PERF] Input communication sentinel accumulator state: 33945ns (6789 clock cycles)
# [TB][PERF][mhartid 32 - Tile (2, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 48 - Tile (3, 0)][CMP_PERF] Computation sentinel accumulator state: 14895ns (2979 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 379425ns: start-end pair with latency 89280ns (17856 clock cycles)
# [TB][PERF][mhartid 80 - Tile (5, 0)][CMI_PERF] Input communication sentinel accumulator state: 33945ns (6789 clock cycles)
# [TB][PERF][mhartid 96 - Tile (6, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 112 - Tile (7, 0)][CMP_PERF] Computation sentinel accumulator state: 14895ns (2979 clock cycles)
# [TB][PERF][mhartid 128 - Tile (8, 0)][CMI_PERF] Input communication sentinel accumulator state: 33945ns (6789 clock cycles)
# [TB][PERF][mhartid 144 - Tile (9, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 160 - Tile (10, 0)][CMP_PERF] Computation sentinel accumulator state: 14895ns (2979 clock cycles)
# [TB][PERF][mhartid 180 - Tile (11, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)] Detected sentinel end instruction in WB stage at time 379425ns: start-end pair with latency 89280ns (17856 clock cycles)
# [TB][PERF][mhartid 208 - Tile (13, 0)][CMI_PERF] Input communication sentinel accumulator state: 33945ns (6789 clock cycles)
# [TB][PERF][mhartid 224 - Tile (14, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 240 - Tile (15, 0)][CMP_PERF] Computation sentinel accumulator state: 14895ns (2979 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMI_PERF] Input communication sentinel accumulator state: 33945ns (6789 clock cycles)
# [TB][PERF][mhartid 16 - Tile (1, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 32 - Tile (2, 0)][CMP_PERF] Computation sentinel accumulator state: 14895ns (2979 clock cycles)
# [TB][PERF][mhartid 64 - Tile (4, 0)][CMI_PERF] Input communication sentinel accumulator state: 33945ns (6789 clock cycles)
# [TB][PERF][mhartid 80 - Tile (5, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 96 - Tile (6, 0)][CMP_PERF] Computation sentinel accumulator state: 14895ns (2979 clock cycles)
# [TB][PERF][mhartid 128 - Tile (8, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 144 - Tile (9, 0)][CMP_PERF] Computation sentinel accumulator state: 14895ns (2979 clock cycles)
# [TB][PERF][mhartid 180 - Tile (11, 4)][CMP_PERF] Computation sentinel accumulator state: 9080ns (1816 clock cycles)
# [TB][PERF][mhartid 192 - Tile (12, 0)][CMI_PERF] Input communication sentinel accumulator state: 33945ns (6789 clock cycles)
# [TB][PERF][mhartid 208 - Tile (13, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 224 - Tile (14, 0)][CMP_PERF] Computation sentinel accumulator state: 14895ns (2979 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 16 - Tile (1, 0)][CMP_PERF] Computation sentinel accumulator state: 14895ns (2979 clock cycles)
# [TB][PERF][mhartid 64 - Tile (4, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 80 - Tile (5, 0)][CMP_PERF] Computation sentinel accumulator state: 14895ns (2979 clock cycles)
# [TB][PERF][mhartid 128 - Tile (8, 0)][CMP_PERF] Computation sentinel accumulator state: 14895ns (2979 clock cycles)
# [TB][PERF][mhartid 192 - Tile (12, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 208 - Tile (13, 0)][CMP_PERF] Computation sentinel accumulator state: 14895ns (2979 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMP_PERF] Computation sentinel accumulator state: 14895ns (2979 clock cycles)
# [TB][PERF][mhartid 64 - Tile (4, 0)][CMP_PERF] Computation sentinel accumulator state: 14895ns (2979 clock cycles)
# [TB][PERF][mhartid 192 - Tile (12, 0)][CMP_PERF] Computation sentinel accumulator state: 14895ns (2979 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)] Detected sentinel end instruction in WB stage at time 379460ns: start-end pair with latency 89090ns (17818 clock cycles)
# [TB][PERF][mhartid 181 - Tile (11, 5)][CMI_PERF] Input communication sentinel accumulator state: 60045ns (12009 clock cycles)
# [TB][PERF][mhartid 181 - Tile (11, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 181 - Tile (11, 5)][CMP_PERF] Computation sentinel accumulator state: 3100ns (620 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)] Detected sentinel end instruction in WB stage at time 379505ns: start-end pair with latency 89090ns (17818 clock cycles)
# [TB][PERF][mhartid 182 - Tile (11, 6)][CMI_PERF] Input communication sentinel accumulator state: 65570ns (13114 clock cycles)
# [TB][PERF][mhartid 48 - Tile (3, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 250295ns (50059 clock cycles)
# [TB][PERF][mhartid 112 - Tile (7, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 250295ns (50059 clock cycles)
# [TB][PERF][mhartid 160 - Tile (10, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 250295ns (50059 clock cycles)
# [TB][PERF][mhartid 182 - Tile (11, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 240 - Tile (15, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 250295ns (50059 clock cycles)
# [TB][PERF][mhartid 32 - Tile (2, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 250300ns (50060 clock cycles)
# [TB][PERF][mhartid 96 - Tile (6, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 250300ns (50060 clock cycles)
# [TB][PERF][mhartid 144 - Tile (9, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 250300ns (50060 clock cycles)
# [TB][PERF][mhartid 182 - Tile (11, 6)][CMP_PERF] Computation sentinel accumulator state: 6240ns (1248 clock cycles)
# [TB][PERF][mhartid 224 - Tile (14, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 250300ns (50060 clock cycles)
# [TB][PERF][mhartid 16 - Tile (1, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 250305ns (50061 clock cycles)
# [TB][PERF][mhartid 80 - Tile (5, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 250305ns (50061 clock cycles)
# [TB][PERF][mhartid 128 - Tile (8, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 250305ns (50061 clock cycles)
# [TB][PERF][mhartid 208 - Tile (13, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 250305ns (50061 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 250310ns (50062 clock cycles)
# [TB][PERF][mhartid 64 - Tile (4, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 250310ns (50062 clock cycles)
# [TB][PERF][mhartid 192 - Tile (12, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 250310ns (50062 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)] Detected sentinel end instruction in WB stage at time 379550ns: start-end pair with latency 89055ns (17811 clock cycles)
# [TB][PERF][mhartid 183 - Tile (11, 7)][CMI_PERF] Input communication sentinel accumulator state: 68865ns (13773 clock cycles)
# [TB][PERF][mhartid 183 - Tile (11, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 183 - Tile (11, 7)][CMP_PERF] Computation sentinel accumulator state: 3140ns (628 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)] Detected sentinel end instruction in WB stage at time 379595ns: start-end pair with latency 89055ns (17811 clock cycles)
# [TB][PERF][mhartid 184 - Tile (11, 8)][CMI_PERF] Input communication sentinel accumulator state: 75080ns (15016 clock cycles)
# [TB][PERF][mhartid 184 - Tile (11, 8)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 184 - Tile (11, 8)][CMP_PERF] Computation sentinel accumulator state: 12175ns (2435 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 379635ns: start-end pair with latency 495ns (99 clock cycles) and accumulated latency 33965ns (6793 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 379640ns
# [TB][mhartid 185 - Tile (11, 9)] Detected sentinel end instruction in WB stage at time 379640ns: start-end pair with latency 89055ns (17811 clock cycles)
# [TB][PERF][mhartid 185 - Tile (11, 9)][CMI_PERF] Input communication sentinel accumulator state: 78220ns (15644 clock cycles)
# [TB][PERF][mhartid 185 - Tile (11, 9)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 185 - Tile (11, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 177 - Tile (11, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 224525ns (44905 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)] Detected sentinel end instruction in WB stage at time 379685ns: start-end pair with latency 89055ns (17811 clock cycles)
# [TB][PERF][mhartid 186 - Tile (11, 10)][CMI_PERF] Input communication sentinel accumulator state: 84845ns (16969 clock cycles)
# [TB][PERF][mhartid 186 - Tile (11, 10)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 186 - Tile (11, 10)][CMP_PERF] Computation sentinel accumulator state: 6400ns (1280 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)] Detected sentinel end instruction in WB stage at time 379730ns: start-end pair with latency 89055ns (17811 clock cycles)
# [TB][PERF][mhartid 187 - Tile (11, 11)][CMI_PERF] Input communication sentinel accumulator state: 87950ns (17590 clock cycles)
# [TB][PERF][mhartid 187 - Tile (11, 11)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 187 - Tile (11, 11)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)] Detected sentinel end instruction in WB stage at time 379810ns: start-end pair with latency 89020ns (17804 clock cycles)
# [TB][PERF][mhartid 188 - Tile (11, 12)][CMI_PERF] Input communication sentinel accumulator state: 95155ns (19031 clock cycles)
# [TB][PERF][mhartid 188 - Tile (11, 12)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 188 - Tile (11, 12)][CMP_PERF] Computation sentinel accumulator state: 9395ns (1879 clock cycles)
# [TB][PERF][mhartid 178 - Tile (11, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 194125ns (38825 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)] Detected sentinel end instruction in WB stage at time 379855ns: start-end pair with latency 89020ns (17804 clock cycles)
# [TB][PERF][mhartid 189 - Tile (11, 13)][CMI_PERF] Input communication sentinel accumulator state: 98550ns (19710 clock cycles)
# [TB][PERF][mhartid 189 - Tile (11, 13)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 189 - Tile (11, 13)][CMP_PERF] Computation sentinel accumulator state: 3260ns (652 clock cycles)
# [TB][PERF][mhartid 179 - Tile (11, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 180220ns (36044 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)] Detected sentinel end instruction in WB stage at time 379900ns: start-end pair with latency 89020ns (17804 clock cycles)
# [TB][PERF][mhartid 190 - Tile (11, 14)][CMI_PERF] Input communication sentinel accumulator state: 105350ns (21070 clock cycles)
# [TB][PERF][mhartid 190 - Tile (11, 14)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 190 - Tile (11, 14)][CMP_PERF] Computation sentinel accumulator state: 6560ns (1312 clock cycles)
# [TB][PERF][mhartid 180 - Tile (11, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 158875ns (31775 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)] Detected sentinel end instruction in WB stage at time 379945ns: start-end pair with latency 89020ns (17804 clock cycles)
# [TB][PERF][mhartid 191 - Tile (11, 15)][CMI_PERF] Input communication sentinel accumulator state: 108920ns (21784 clock cycles)
# [TB][PERF][mhartid 191 - Tile (11, 15)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 191 - Tile (11, 15)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][PERF][mhartid 181 - Tile (11, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 151765ns (30353 clock cycles)
# [TB][PERF][mhartid 182 - Tile (11, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 134635ns (26927 clock cycles)
# [TB][PERF][mhartid 183 - Tile (11, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 126005ns (25201 clock cycles)
# [TB][PERF][mhartid 184 - Tile (11, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 101905ns (20381 clock cycles)
# [TB][PERF][mhartid 185 - Tile (11, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 99515ns (19903 clock cycles)
# [TB][PERF][mhartid 186 - Tile (11, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 81230ns (16246 clock cycles)
# [TB][PERF][mhartid 187 - Tile (11, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 70475ns (14095 clock cycles)
# [TB][PERF][mhartid 188 - Tile (11, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 47990ns (9598 clock cycles)
# [TB][PERF][mhartid 189 - Tile (11, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 43035ns (8607 clock cycles)
# [TB][PERF][mhartid 190 - Tile (11, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 28730ns (5746 clock cycles)
# [TB][PERF][mhartid 191 - Tile (11, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 15980ns (3196 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 382560ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 14900ns (2980 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382580ns
# [TB][mhartid 176 - Tile (11, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 382700ns
# [TB][mhartid 176 - Tile (11, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 383260ns: start-end pair with latency 555ns (111 clock cycles) and accumulated latency 555ns (111 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)] Detected sentinel end instruction in WB stage at time 383265ns: start-end pair with latency 93120ns (18624 clock cycles)
# [TB][PERF][mhartid 176 - Tile (11, 0)][CMI_PERF] Input communication sentinel accumulator state: 33965ns (6793 clock cycles)
# [TB][PERF][mhartid 176 - Tile (11, 0)][CMO_PERF] Output communication sentinel accumulator state: 555ns (111 clock cycles)
# [TB][PERF][mhartid 176 - Tile (11, 0)][CMP_PERF] Computation sentinel accumulator state: 14900ns (2980 clock cycles)
# [TB][PERF][mhartid 176 - Tile (11, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 254125ns (50825 clock cycles)
# [mhartid 0] **ERROR**: Y[1](=0x5bed) != Z[1](=0x5bd8)
# [mhartid 0] **ERROR**: Y[2](=0x5bdc) != Z[2](=0x5bc8)
# [mhartid 0] **ERROR**: Y[7](=0x5c08) != Z[7](=0x5bf3)
# [mhartid 0] **ERROR**: Y[8](=0x5bea) != Z[8](=0x5bd4)
# [mhartid 0] **ERROR**: Y[10](=0x5bc2) != Z[10](=0x5bb0)
# [mhartid 0] **ERROR**: Y[13](=0x5bb4) != Z[13](=0x5b9f)
# [mhartid 0] **ERROR**: Y[15](=0x5bee) != Z[15](=0x5bdb)
# [mhartid 0] **ERROR**: Y[17](=0x5bc8) != Z[17](=0x5bb5)
# [mhartid 0] **ERROR**: Y[23](=0x5c01) != Z[23](=0x5beb)
# [mhartid 0] **ERROR**: Y[24](=0x5bfe) != Z[24](=0x5beb)
# [mhartid 0] **ERROR**: Y[27](=0x5bcf) != Z[27](=0x5bb4)
# [mhartid 0] **ERROR**: Y[30](=0x5bf4) != Z[30](=0x5bd9)
# [mhartid 0] **ERROR**: Y[37](=0x5bc4) != Z[37](=0x5bb0)
# [mhartid 0] **ERROR**: Y[40](=0x5bf1) != Z[40](=0x5bdf)
# [mhartid 0] **ERROR**: Y[43](=0x5bb8) != Z[43](=0x5ba4)
# [mhartid 0] **ERROR**: Y[51](=0x5bf8) != Z[51](=0x5be6)
# [mhartid 0] **ERROR**: Y[52](=0x5bf4) != Z[52](=0x5be0)
# [mhartid 0] **ERROR**: Y[53](=0x5bd0) != Z[53](=0x5bb7)
# [mhartid 0] **ERROR**: Y[60](=0x5bf8) != Z[60](=0x5be6)
# [mhartid 0] **ERROR**: Y[65](=0x5bd4) != Z[65](=0x5bbe)
# [mhartid 0] **ERROR**: Y[68](=0x5bf8) != Z[68](=0x5be5)
# [mhartid 0] **ERROR**: Y[70](=0x5bfe) != Z[70](=0x5beb)
# [mhartid 0] **ERROR**: Y[79](=0x5bf0) != Z[79](=0x5bda)
# [mhartid 0] **ERROR**: Y[93](=0x5bec) != Z[93](=0x5bd0)
# [mhartid 0] **ERROR**: Y[94](=0x5bd6) != Z[94](=0x5bbe)
# [mhartid 0] **ERROR**: Y[98](=0x5bd4) != Z[98](=0x5bbf)
# [mhartid 0] **ERROR**: Y[108](=0x5bc2) != Z[108](=0x5baa)
# [mhartid 0] **ERROR**: Y[110](=0x5bdc) != Z[110](=0x5bc3)
# [mhartid 0] **ERROR**: Y[114](=0x5bc4) != Z[114](=0x5bb0)
# [mhartid 0] **ERROR**: Y[119](=0x5be1) != Z[119](=0x5bcb)
# [mhartid 0] **ERROR**: Y[122](=0x5be2) != Z[122](=0x5bd0)
# [mhartid 0] **ERROR**: Y[124](=0x5ba2) != Z[124](=0x5b8a)
# [mhartid 0] **ERROR**: Y[126](=0x5bbf) != Z[126](=0x5b9d)
# [mhartid 0] **ERROR**: Y[140](=0x5bc0) != Z[140](=0x5ba2)
# [mhartid 0] **ERROR**: Y[143](=0x5bee) != Z[143](=0x5bd1)
# [mhartid 0] **ERROR**: Y[146](=0x5bc7) != Z[146](=0x5baf)
# [mhartid 0] **ERROR**: Y[149](=0x5bb8) != Z[149](=0x5ba2)
# [mhartid 0] **ERROR**: Y[150](=0x5bbf) != Z[150](=0x5bad)
# [mhartid 0] **ERROR**: Y[155](=0x5bf6) != Z[155](=0x5be0)
# [mhartid 0] **ERROR**: Y[157](=0x5bd0) != Z[157](=0x5bbd)
# [mhartid 0] **ERROR**: Y[161](=0x5ba6) != Z[161](=0x5b8e)
# [mhartid 0] **ERROR**: Y[166](=0x5bd8) != Z[166](=0x5bbd)
# [mhartid 0] **ERROR**: Y[169](=0x5bb2) != Z[169](=0x5b9c)
# [mhartid 0] **ERROR**: Y[172](=0x5bf8) != Z[172](=0x5be2)
# [mhartid 0] **ERROR**: Y[176](=0x5be1) != Z[176](=0x5bcf)
# [mhartid 0] **ERROR**: Y[177](=0x5c00) != Z[177](=0x5be8)
# [mhartid 0] **ERROR**: Y[181](=0x5bda) != Z[181](=0x5bc8)
# [mhartid 0] **ERROR**: Y[185](=0x5be0) != Z[185](=0x5bcd)
# [mhartid 0] **ERROR**: Y[186](=0x5be4) != Z[186](=0x5bc9)
# [mhartid 0] **ERROR**: Y[197](=0x5bce) != Z[197](=0x5bb9)
# [mhartid 0] **ERROR**: Y[208](=0x5bc3) != Z[208](=0x5bad)
# [mhartid 0] **ERROR**: Y[213](=0x5bbc) != Z[213](=0x5ba1)
# [mhartid 0] **ERROR**: Y[219](=0x5bbe) != Z[219](=0x5ba8)
# [mhartid 0] **ERROR**: Y[220](=0x5c04) != Z[220](=0x5be8)
# [mhartid 0] **ERROR**: Y[224](=0x5bd0) != Z[224](=0x5bba)
# [mhartid 0] **ERROR**: Y[231](=0x5bfb) != Z[231](=0x5be5)
# [mhartid 0] **ERROR**: Y[239](=0x5b77) != Z[239](=0x5b5e)
# [mhartid 0] **ERROR**: Y[244](=0x5bea) != Z[244](=0x5bd6)
# [mhartid 0] **ERROR**: Y[249](=0x5bce) != Z[249](=0x5bba)
# [mhartid 0] **ERROR**: Y[250](=0x5bce) != Z[250](=0x5bb8)
# [mhartid 0] **ERROR**: Y[256](=0x5ba4) != Z[256](=0x5b85)
# [mhartid 0] **ERROR**: Y[267](=0x5bca) != Z[267](=0x5bb5)
# [mhartid 0] **ERROR**: Y[272](=0x5bde) != Z[272](=0x5bcb)
# [mhartid 0] **ERROR**: Y[275](=0x5bc0) != Z[275](=0x5ba2)
# [mhartid 0] **ERROR**: Y[279](=0x5bf4) != Z[279](=0x5be0)
# [mhartid 0] **ERROR**: Y[289](=0x5bde) != Z[289](=0x5bca)
# [mhartid 0] **ERROR**: Y[292](=0x5bb8) != Z[292](=0x5ba5)
# [mhartid 0] **ERROR**: Y[295](=0x5bcf) != Z[295](=0x5bb9)
# [mhartid 0] **ERROR**: Y[297](=0x5bc2) != Z[297](=0x5bae)
# [mhartid 0] **ERROR**: Y[298](=0x5bfc) != Z[298](=0x5be2)
# [mhartid 0] **ERROR**: Y[303](=0x5bfc) != Z[303](=0x5be2)
# [mhartid 0] **ERROR**: Y[305](=0x5bf0) != Z[305](=0x5bdb)
# [mhartid 0] **ERROR**: Y[312](=0x5bd0) != Z[312](=0x5bbd)
# [mhartid 0] **ERROR**: Y[313](=0x5bd1) != Z[313](=0x5bbe)
# [mhartid 0] **ERROR**: Y[316](=0x5bbf) != Z[316](=0x5ba4)
# [mhartid 0] **ERROR**: Y[321](=0x5bd2) != Z[321](=0x5bc0)
# [mhartid 0] **ERROR**: Y[323](=0x5be0) != Z[323](=0x5bcb)
# [mhartid 0] **ERROR**: Y[326](=0x5be3) != Z[326](=0x5bd1)
# [mhartid 0] **ERROR**: Y[327](=0x5c04) != Z[327](=0x5bf1)
# [mhartid 0] **ERROR**: Y[339](=0x5bee) != Z[339](=0x5bdb)
# [mhartid 0] **ERROR**: Y[359](=0x5ba6) != Z[359](=0x5b89)
# [mhartid 0] **ERROR**: Y[367](=0x5bb2) != Z[367](=0x5b9b)
# [mhartid 0] **ERROR**: Y[371](=0x5bce) != Z[371](=0x5bba)
# [mhartid 0] **ERROR**: Y[374](=0x5c00) != Z[374](=0x5beb)
# [mhartid 0] **ERROR**: Y[378](=0x5be2) != Z[378](=0x5bcb)
# [mhartid 0] **ERROR**: Y[379](=0x5c06) != Z[379](=0x5bf1)
# [mhartid 0] **ERROR**: Y[382](=0x5baa) != Z[382](=0x5b98)
# [mhartid 0] **ERROR**: Y[383](=0x5bf6) != Z[383](=0x5be0)
# [mhartid 0] **ERROR**: Y[386](=0x5bea) != Z[386](=0x5bd8)
# [mhartid 0] **ERROR**: Y[387](=0x5bd4) != Z[387](=0x5bc2)
# [mhartid 0] **ERROR**: Y[392](=0x5bce) != Z[392](=0x5bb8)
# [mhartid 0] **ERROR**: Y[398](=0x5bbc) != Z[398](=0x5ba5)
# [mhartid 0] **ERROR**: Y[400](=0x5be4) != Z[400](=0x5bcc)
# [mhartid 0] **ERROR**: Y[401](=0x5bef) != Z[401](=0x5bdd)
# [mhartid 0] **ERROR**: Y[407](=0x5be7) != Z[407](=0x5bcf)
# [mhartid 0] **ERROR**: Y[408](=0x5be3) != Z[408](=0x5bd0)
# [mhartid 0] **ERROR**: Y[409](=0x5bfa) != Z[409](=0x5be4)
# [mhartid 0] **ERROR**: Y[414](=0x5bdb) != Z[414](=0x5bc3)
# [mhartid 0] **ERROR**: Y[417](=0x5bbe) != Z[417](=0x5ba9)
# [mhartid 0] **ERROR**: Y[421](=0x5bce) != Z[421](=0x5bb5)
# [mhartid 0] **ERROR**: Y[425](=0x5c00) != Z[425](=0x5bec)
# [mhartid 0] **ERROR**: Y[428](=0x5bf0) != Z[428](=0x5bda)
# [mhartid 0] **ERROR**: Y[429](=0x5bb1) != Z[429](=0x5b9e)
# [mhartid 0] **ERROR**: Y[433](=0x5bc4) != Z[433](=0x5bad)
# [mhartid 0] **ERROR**: Y[441](=0x5be7) != Z[441](=0x5bd2)
# [mhartid 0] **ERROR**: Y[444](=0x5bed) != Z[444](=0x5bd2)
# [mhartid 0] **ERROR**: Y[447](=0x5bf8) != Z[447](=0x5bdd)
# [mhartid 0] **ERROR**: Y[450](=0x5bda) != Z[450](=0x5bc4)
# [mhartid 0] **ERROR**: Y[451](=0x5c01) != Z[451](=0x5beb)
# [mhartid 0] **ERROR**: Y[452](=0x5bee) != Z[452](=0x5bd9)
# [mhartid 0] **ERROR**: Y[454](=0x5bc6) != Z[454](=0x5bb0)
# [mhartid 0] **ERROR**: Y[460](=0x5bdd) != Z[460](=0x5bc7)
# [mhartid 0] **ERROR**: Y[472](=0x5bf5) != Z[472](=0x5bdd)
# [mhartid 0] **ERROR**: Y[474](=0x5bd4) != Z[474](=0x5bc2)
# [mhartid 0] **ERROR**: Y[476](=0x5bf9) != Z[476](=0x5be4)
# [mhartid 0] **ERROR**: Y[484](=0x5bd3) != Z[484](=0x5bbe)
# [mhartid 0] **ERROR**: Y[487](=0x5bdb) != Z[487](=0x5bc3)
# [mhartid 0] **ERROR**: Y[488](=0x5bd7) != Z[488](=0x5bc4)
# [mhartid 0] **ERROR**: Y[489](=0x5bc5) != Z[489](=0x5bae)
# [mhartid 0] **ERROR**: Y[490](=0x5bac) != Z[490](=0x5b9a)
# [mhartid 0] **ERROR**: Y[493](=0x5bcf) != Z[493](=0x5bba)
# [mhartid 0] **ERROR**: Y[499](=0x5bb5) != Z[499](=0x5ba0)
# [mhartid 0] **ERROR**: Y[500](=0x5bbb) != Z[500](=0x5ba5)
# [mhartid 0] **ERROR**: Y[512](=0x5bc5) != Z[512](=0x5bb1)
# [mhartid 0] **ERROR**: Y[513](=0x5bca) != Z[513](=0x5bac)
# [mhartid 0] **ERROR**: Y[516](=0x5bf2) != Z[516](=0x5bd6)
# [mhartid 0] **ERROR**: Y[521](=0x5bee) != Z[521](=0x5bd8)
# [mhartid 0] **ERROR**: Y[527](=0x5be9) != Z[527](=0x5bd5)
# [mhartid 0] **ERROR**: Y[529](=0x5bda) != Z[529](=0x5bc3)
# [mhartid 0] **ERROR**: Y[536](=0x5c01) != Z[536](=0x5bee)
# [mhartid 0] **ERROR**: Y[537](=0x5b86) != Z[537](=0x5b65)
# [mhartid 0] **ERROR**: Y[538](=0x5bdc) != Z[538](=0x5bc3)
# [mhartid 0] **ERROR**: Y[539](=0x5be5) != Z[539](=0x5bd3)
# [mhartid 0] **ERROR**: Y[540](=0x5bf0) != Z[540](=0x5bdc)
# [mhartid 0] **ERROR**: Y[542](=0x5bac) != Z[542](=0x5b96)
# [mhartid 0] **ERROR**: Y[543](=0x5bc0) != Z[543](=0x5ba9)
# [mhartid 0] **ERROR**: Y[545](=0x5bf4) != Z[545](=0x5be0)
# [mhartid 0] **ERROR**: Y[546](=0x5bf2) != Z[546](=0x5bdb)
# [mhartid 0] **ERROR**: Y[547](=0x5bdb) != Z[547](=0x5bc8)
# [mhartid 0] **ERROR**: Y[555](=0x5bc6) != Z[555](=0x5ba7)
# [mhartid 0] **ERROR**: Y[557](=0x5bbb) != Z[557](=0x5ba3)
# [mhartid 0] **ERROR**: Y[563](=0x5bf8) != Z[563](=0x5be6)
# [mhartid 0] **ERROR**: Y[564](=0x5bc4) != Z[564](=0x5bac)
# [mhartid 0] **ERROR**: Y[565](=0x5be2) != Z[565](=0x5bce)
# [mhartid 0] **ERROR**: Y[566](=0x5bc8) != Z[566](=0x5bb4)
# [mhartid 0] **ERROR**: Y[568](=0x5be1) != Z[568](=0x5bcf)
# [mhartid 0] **ERROR**: Y[572](=0x5bb2) != Z[572](=0x5b9e)
# [mhartid 0] **ERROR**: Y[576](=0x5bea) != Z[576](=0x5bd0)
# [mhartid 0] **ERROR**: Y[585](=0x5c05) != Z[585](=0x5bf0)
# [mhartid 0] **ERROR**: Y[587](=0x5bfb) != Z[587](=0x5be8)
# [mhartid 0] **ERROR**: Y[588](=0x5bf9) != Z[588](=0x5bd6)
# [mhartid 0] **ERROR**: Y[590](=0x5bb8) != Z[590](=0x5ba3)
# [mhartid 0] **ERROR**: Y[593](=0x5bdc) != Z[593](=0x5bca)
# [mhartid 0] **ERROR**: Y[598](=0x5bc6) != Z[598](=0x5bb0)
# [mhartid 0] **ERROR**: Y[600](=0x5bb0) != Z[600](=0x5b9b)
# [mhartid 0] **ERROR**: Y[604](=0x5bfb) != Z[604](=0x5be5)
# [mhartid 0] **ERROR**: Y[611](=0x5be2) != Z[611](=0x5bca)
# [mhartid 0] **ERROR**: Y[621](=0x5bcc) != Z[621](=0x5bb0)
# [mhartid 0] **ERROR**: Y[622](=0x5be7) != Z[622](=0x5bce)
# [mhartid 0] **ERROR**: Y[634](=0x5bb9) != Z[634](=0x5ba6)
# [mhartid 0] **ERROR**: Y[636](=0x5be8) != Z[636](=0x5bd1)
# [mhartid 0] **ERROR**: Y[637](=0x5bfd) != Z[637](=0x5be2)
# [mhartid 0] **ERROR**: Y[638](=0x5bd8) != Z[638](=0x5bc0)
# [mhartid 0] **ERROR**: Y[642](=0x5bf5) != Z[642](=0x5be0)
# [mhartid 0] **ERROR**: Y[648](=0x5bcc) != Z[648](=0x5bb7)
# [mhartid 0] **ERROR**: Y[649](=0x5c00) != Z[649](=0x5be3)
# [mhartid 0] **ERROR**: Y[650](=0x5bba) != Z[650](=0x5ba7)
# [mhartid 0] **ERROR**: Y[652](=0x5be4) != Z[652](=0x5bd1)
# [mhartid 0] **ERROR**: Y[654](=0x5c00) != Z[654](=0x5bee)
# [mhartid 0] **ERROR**: Y[664](=0x5bcd) != Z[664](=0x5bb2)
# [mhartid 0] **ERROR**: Y[668](=0x5bca) != Z[668](=0x5bb6)
# [mhartid 0] **ERROR**: Y[669](=0x5be8) != Z[669](=0x5bd1)
# [mhartid 0] **ERROR**: Y[670](=0x5bf0) != Z[670](=0x5bdb)
# [mhartid 0] **ERROR**: Y[671](=0x5bfa) != Z[671](=0x5be4)
# [mhartid 0] **ERROR**: Y[681](=0x5bec) != Z[681](=0x5bd0)
# [mhartid 0] **ERROR**: Y[683](=0x5ba4) != Z[683](=0x5b8e)
# [mhartid 0] **ERROR**: Y[693](=0x5bfe) != Z[693](=0x5be5)
# [mhartid 0] **ERROR**: Y[694](=0x5bfc) != Z[694](=0x5be3)
# [mhartid 0] **ERROR**: Y[697](=0x5bfc) != Z[697](=0x5be5)
# [mhartid 0] **ERROR**: Y[700](=0x5bd1) != Z[700](=0x5bbe)
# [mhartid 0] **ERROR**: Y[707](=0x5bc2) != Z[707](=0x5ba9)
# [mhartid 0] **ERROR**: Y[709](=0x5bb2) != Z[709](=0x5b9f)
# [mhartid 0] **ERROR**: Y[712](=0x5c08) != Z[712](=0x5bf4)
# [mhartid 0] **ERROR**: Y[716](=0x5bfd) != Z[716](=0x5be0)
# [mhartid 0] **ERROR**: Y[724](=0x5bc6) != Z[724](=0x5bac)
# [mhartid 0] **ERROR**: Y[726](=0x5bd3) != Z[726](=0x5bb4)
# [mhartid 0] **ERROR**: Y[739](=0x5bdd) != Z[739](=0x5bc9)
# [mhartid 0] **ERROR**: Y[741](=0x5bd7) != Z[741](=0x5bbe)
# [mhartid 0] **ERROR**: Y[742](=0x5bfa) != Z[742](=0x5be0)
# [mhartid 0] **ERROR**: Y[744](=0x5bd8) != Z[744](=0x5bc5)
# [mhartid 0] **ERROR**: Y[749](=0x5bf2) != Z[749](=0x5bdf)
# [mhartid 0] **ERROR**: Y[750](=0x5bd1) != Z[750](=0x5bbb)
# [mhartid 0] **ERROR**: Y[753](=0x5bf4) != Z[753](=0x5bd9)
# [mhartid 0] **ERROR**: Y[754](=0x5ba0) != Z[754](=0x5b8d)
# [mhartid 0] **ERROR**: Y[756](=0x5bf8) != Z[756](=0x5be1)
# [mhartid 0] **ERROR**: Y[757](=0x5bbb) != Z[757](=0x5ba9)
# [mhartid 0] **ERROR**: Y[759](=0x5bc4) != Z[759](=0x5bb1)
# [mhartid 0] **ERROR**: Y[762](=0x5bde) != Z[762](=0x5bcb)
# [mhartid 0] **ERROR**: Y[763](=0x5bce) != Z[763](=0x5bb1)
# [mhartid 0] **ERROR**: Y[766](=0x5c06) != Z[766](=0x5bf2)
# [mhartid 0] **ERROR**: Y[774](=0x5b94) != Z[774](=0x5b7e)
# [mhartid 0] **ERROR**: Y[778](=0x5bd8) != Z[778](=0x5bc6)
# [mhartid 0] **ERROR**: Y[781](=0x5ba8) != Z[781](=0x5b95)
# [mhartid 0] **ERROR**: Y[785](=0x5bc6) != Z[785](=0x5bb1)
# [mhartid 0] **ERROR**: Y[795](=0x5ba1) != Z[795](=0x5b8b)
# [mhartid 0] **ERROR**: Y[797](=0x5c02) != Z[797](=0x5bef)
# [mhartid 0] **ERROR**: Y[802](=0x5bcc) != Z[802](=0x5bba)
# [mhartid 0] **ERROR**: Y[803](=0x5bba) != Z[803](=0x5ba7)
# [mhartid 0] **ERROR**: Y[804](=0x5c02) != Z[804](=0x5bec)
# [mhartid 0] **ERROR**: Y[806](=0x5bca) != Z[806](=0x5bb7)
# [mhartid 0] **ERROR**: Y[808](=0x5bce) != Z[808](=0x5bb5)
# [mhartid 0] **ERROR**: Y[811](=0x5bd4) != Z[811](=0x5bc0)
# [mhartid 0] **ERROR**: Y[813](=0x5bd9) != Z[813](=0x5bc6)
# [mhartid 0] **ERROR**: Y[815](=0x5bd4) != Z[815](=0x5bbb)
# [mhartid 0] **ERROR**: Y[817](=0x5bd1) != Z[817](=0x5bbc)
# [mhartid 0] **ERROR**: Y[829](=0x5bd7) != Z[829](=0x5bc3)
# [mhartid 0] **ERROR**: Y[830](=0x5bf0) != Z[830](=0x5bde)
# [mhartid 0] **ERROR**: Y[836](=0x5c00) != Z[836](=0x5bec)
# [mhartid 0] **ERROR**: Y[837](=0x5bac) != Z[837](=0x5b99)
# [mhartid 0] **ERROR**: Y[838](=0x5bc8) != Z[838](=0x5bb3)
# [mhartid 0] **ERROR**: Y[842](=0x5bf0) != Z[842](=0x5bdb)
# [mhartid 0] **ERROR**: Y[846](=0x5bf0) != Z[846](=0x5bd3)
# [mhartid 0] **ERROR**: Y[851](=0x5bc0) != Z[851](=0x5bac)
# [mhartid 0] **ERROR**: Y[853](=0x5bdb) != Z[853](=0x5bc8)
# [mhartid 0] **ERROR**: Y[859](=0x5c01) != Z[859](=0x5bed)
# [mhartid 0] **ERROR**: Y[861](=0x5c04) != Z[861](=0x5bf0)
# [mhartid 0] **ERROR**: Y[862](=0x5be0) != Z[862](=0x5bcd)
# [mhartid 0] **ERROR**: Y[865](=0x5bed) != Z[865](=0x5bd8)
# [mhartid 0] **ERROR**: Y[875](=0x5bf0) != Z[875](=0x5bda)
# [mhartid 0] **ERROR**: Y[877](=0x5be3) != Z[877](=0x5bce)
# [mhartid 0] **ERROR**: Y[879](=0x5bc2) != Z[879](=0x5baf)
# [mhartid 0] **ERROR**: Y[881](=0x5bd9) != Z[881](=0x5bc4)
# [mhartid 0] **ERROR**: Y[884](=0x5baa) != Z[884](=0x5b97)
# [mhartid 0] **ERROR**: Y[892](=0x5b9a) != Z[892](=0x5b85)
# [mhartid 0] **ERROR**: Y[896](=0x5bc0) != Z[896](=0x5bad)
# [mhartid 0] **ERROR**: Y[901](=0x5bb0) != Z[901](=0x5b9c)
# [mhartid 0] **ERROR**: Y[909](=0x5bde) != Z[909](=0x5bcb)
# [mhartid 0] **ERROR**: Y[918](=0x5be4) != Z[918](=0x5bce)
# [mhartid 0] **ERROR**: Y[921](=0x5c04) != Z[921](=0x5bf2)
# [mhartid 0] **ERROR**: Y[923](=0x5bfb) != Z[923](=0x5bdb)
# [mhartid 0] **ERROR**: Y[927](=0x5bed) != Z[927](=0x5bd6)
# [mhartid 0] **ERROR**: Y[928](=0x5bec) != Z[928](=0x5bd7)
# [mhartid 0] **ERROR**: Y[929](=0x5bf0) != Z[929](=0x5bde)
# [mhartid 0] **ERROR**: Y[940](=0x5bc8) != Z[940](=0x5bb3)
# [mhartid 0] **ERROR**: Y[943](=0x5bba) != Z[943](=0x5ba8)
# [mhartid 0] **ERROR**: Y[945](=0x5bdb) != Z[945](=0x5bc9)
# [mhartid 0] **ERROR**: Y[946](=0x5bb3) != Z[946](=0x5ba0)
# [mhartid 0] **ERROR**: Y[951](=0x5ba0) != Z[951](=0x5b8a)
# [mhartid 0] **ERROR**: Y[952](=0x5bf3) != Z[952](=0x5be1)
# [mhartid 0] **ERROR**: Y[961](=0x5be1) != Z[961](=0x5bcf)
# [mhartid 0] **ERROR**: Y[963](=0x5bf1) != Z[963](=0x5bdf)
# [mhartid 0] **ERROR**: Y[971](=0x5bde) != Z[971](=0x5bcc)
# [mhartid 0] **ERROR**: Y[975](=0x5bd6) != Z[975](=0x5bc1)
# [mhartid 0] **ERROR**: Y[976](=0x5bf2) != Z[976](=0x5bdc)
# [mhartid 0] **ERROR**: Y[982](=0x5bea) != Z[982](=0x5bd7)
# [mhartid 0] **ERROR**: Y[994](=0x5bb0) != Z[994](=0x5b94)
# [mhartid 0] **ERROR**: Y[1003](=0x5bb4) != Z[1003](=0x5ba2)
# [mhartid 0] **ERROR**: Y[1005](=0x5bc0) != Z[1005](=0x5ba6)
# [mhartid 0] **ERROR**: Y[1007](=0x5ba8) != Z[1007](=0x5b8b)
# [mhartid 0] **ERROR**: Y[1009](=0x5bb8) != Z[1009](=0x5ba3)
# [mhartid 0] **ERROR**: Y[1015](=0x5bdc) != Z[1015](=0x5bc8)
# [mhartid 0] **ERROR**: Y[1018](=0x5b8e) != Z[1018](=0x5b7a)
# [mhartid 0] **ERROR**: Y[1019](=0x5bd0) != Z[1019](=0x5bb7)
# [mhartid 0] Finished test with 263 errors
# TILE[          0] ERRORS:  263
# ** Fatal: SIMULATION FINISHED WITH EXIT CODE: 1
#    Time: 7432030 ns  Scope: magia_tb File: /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/target/sim/src/mesh/magia_tb.sv Line: 50
# ** Note: $finish    : /scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA/target/sim/src/mesh/magia_tb.sv(50)
#    Time: 7432030 ns  Iteration: 0  Instance: /magia_tb
# End time: 09:24:04 on Nov 27,2025, Elapsed time: 69:46:22
# Errors: 1, Warnings: 256
make[1]: Leaving directory '/scratch2/visachi/magia_profiling/d2_m1024_16x16/MAGIA'
