--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml kwadrat_sch.twx kwadrat_sch.ncd -o kwadrat_sch.twr
kwadrat_sch.pcf -ucf GenIO.ucf

Design file:              kwadrat_sch.ncd
Physical constraint file: kwadrat_sch.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1677 paths analyzed, 331 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.526ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/v_counter_4 (SLICE_X67Y52.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/h_counter_5 (FF)
  Destination:          XLXI_1/v_counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.519ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.115 - 0.122)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/h_counter_5 to XLXI_1/v_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y79.YQ      Tcko                  0.587   XLXI_1/h_counter<4>
                                                       XLXI_1/h_counter_5
    SLICE_X65Y82.G1      net (fanout=6)        1.768   XLXI_1/h_counter<5>
    SLICE_X65Y82.Y       Tilo                  0.704   XLXI_1/v_counter_and000014
                                                       XLXI_1/v_counter_and000014
    SLICE_X64Y82.F2      net (fanout=2)        0.093   XLXI_1/v_counter_and000014
    SLICE_X64Y82.X       Tilo                  0.759   XLXI_1/h_counter_cmp_eq0000
                                                       XLXI_1/v_counter_and0000118
    SLICE_X66Y60.F2      net (fanout=1)        1.309   XLXI_1/h_counter_cmp_eq0000
    SLICE_X66Y60.X       Tilo                  0.759   XLXI_1/v_counter_and0000
                                                       XLXI_1/v_counter_and000046
    SLICE_X67Y52.SR      net (fanout=5)        0.630   XLXI_1/v_counter_and0000
    SLICE_X67Y52.CLK     Tsrck                 0.910   XLXI_1/v_counter<4>
                                                       XLXI_1/v_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      7.519ns (3.719ns logic, 3.800ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/h_counter_8 (FF)
  Destination:          XLXI_1/v_counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.661ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.115 - 0.125)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/h_counter_8 to XLXI_1/v_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y81.XQ      Tcko                  0.591   XLXI_1/h_counter<8>
                                                       XLXI_1/h_counter_8
    SLICE_X64Y83.G1      net (fanout=6)        0.899   XLXI_1/h_counter<8>
    SLICE_X64Y83.Y       Tilo                  0.759   XLXI_1/v_counter_and0000118
                                                       XLXI_1/vga_b_or000041
    SLICE_X64Y82.F3      net (fanout=3)        0.045   XLXI_1/N10
    SLICE_X64Y82.X       Tilo                  0.759   XLXI_1/h_counter_cmp_eq0000
                                                       XLXI_1/v_counter_and0000118
    SLICE_X66Y60.F2      net (fanout=1)        1.309   XLXI_1/h_counter_cmp_eq0000
    SLICE_X66Y60.X       Tilo                  0.759   XLXI_1/v_counter_and0000
                                                       XLXI_1/v_counter_and000046
    SLICE_X67Y52.SR      net (fanout=5)        0.630   XLXI_1/v_counter_and0000
    SLICE_X67Y52.CLK     Tsrck                 0.910   XLXI_1/v_counter<4>
                                                       XLXI_1/v_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      6.661ns (3.778ns logic, 2.883ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/h_counter_6 (FF)
  Destination:          XLXI_1/v_counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.616ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.115 - 0.125)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/h_counter_6 to XLXI_1/v_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y80.XQ      Tcko                  0.591   XLXI_1/h_counter<6>
                                                       XLXI_1/h_counter_6
    SLICE_X64Y83.G2      net (fanout=6)        0.854   XLXI_1/h_counter<6>
    SLICE_X64Y83.Y       Tilo                  0.759   XLXI_1/v_counter_and0000118
                                                       XLXI_1/vga_b_or000041
    SLICE_X64Y82.F3      net (fanout=3)        0.045   XLXI_1/N10
    SLICE_X64Y82.X       Tilo                  0.759   XLXI_1/h_counter_cmp_eq0000
                                                       XLXI_1/v_counter_and0000118
    SLICE_X66Y60.F2      net (fanout=1)        1.309   XLXI_1/h_counter_cmp_eq0000
    SLICE_X66Y60.X       Tilo                  0.759   XLXI_1/v_counter_and0000
                                                       XLXI_1/v_counter_and000046
    SLICE_X67Y52.SR      net (fanout=5)        0.630   XLXI_1/v_counter_and0000
    SLICE_X67Y52.CLK     Tsrck                 0.910   XLXI_1/v_counter<4>
                                                       XLXI_1/v_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      6.616ns (3.778ns logic, 2.838ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/v_counter_5 (SLICE_X67Y52.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/h_counter_5 (FF)
  Destination:          XLXI_1/v_counter_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.519ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.115 - 0.122)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/h_counter_5 to XLXI_1/v_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y79.YQ      Tcko                  0.587   XLXI_1/h_counter<4>
                                                       XLXI_1/h_counter_5
    SLICE_X65Y82.G1      net (fanout=6)        1.768   XLXI_1/h_counter<5>
    SLICE_X65Y82.Y       Tilo                  0.704   XLXI_1/v_counter_and000014
                                                       XLXI_1/v_counter_and000014
    SLICE_X64Y82.F2      net (fanout=2)        0.093   XLXI_1/v_counter_and000014
    SLICE_X64Y82.X       Tilo                  0.759   XLXI_1/h_counter_cmp_eq0000
                                                       XLXI_1/v_counter_and0000118
    SLICE_X66Y60.F2      net (fanout=1)        1.309   XLXI_1/h_counter_cmp_eq0000
    SLICE_X66Y60.X       Tilo                  0.759   XLXI_1/v_counter_and0000
                                                       XLXI_1/v_counter_and000046
    SLICE_X67Y52.SR      net (fanout=5)        0.630   XLXI_1/v_counter_and0000
    SLICE_X67Y52.CLK     Tsrck                 0.910   XLXI_1/v_counter<4>
                                                       XLXI_1/v_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      7.519ns (3.719ns logic, 3.800ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/h_counter_8 (FF)
  Destination:          XLXI_1/v_counter_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.661ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.115 - 0.125)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/h_counter_8 to XLXI_1/v_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y81.XQ      Tcko                  0.591   XLXI_1/h_counter<8>
                                                       XLXI_1/h_counter_8
    SLICE_X64Y83.G1      net (fanout=6)        0.899   XLXI_1/h_counter<8>
    SLICE_X64Y83.Y       Tilo                  0.759   XLXI_1/v_counter_and0000118
                                                       XLXI_1/vga_b_or000041
    SLICE_X64Y82.F3      net (fanout=3)        0.045   XLXI_1/N10
    SLICE_X64Y82.X       Tilo                  0.759   XLXI_1/h_counter_cmp_eq0000
                                                       XLXI_1/v_counter_and0000118
    SLICE_X66Y60.F2      net (fanout=1)        1.309   XLXI_1/h_counter_cmp_eq0000
    SLICE_X66Y60.X       Tilo                  0.759   XLXI_1/v_counter_and0000
                                                       XLXI_1/v_counter_and000046
    SLICE_X67Y52.SR      net (fanout=5)        0.630   XLXI_1/v_counter_and0000
    SLICE_X67Y52.CLK     Tsrck                 0.910   XLXI_1/v_counter<4>
                                                       XLXI_1/v_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      6.661ns (3.778ns logic, 2.883ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/h_counter_6 (FF)
  Destination:          XLXI_1/v_counter_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.616ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.115 - 0.125)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/h_counter_6 to XLXI_1/v_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y80.XQ      Tcko                  0.591   XLXI_1/h_counter<6>
                                                       XLXI_1/h_counter_6
    SLICE_X64Y83.G2      net (fanout=6)        0.854   XLXI_1/h_counter<6>
    SLICE_X64Y83.Y       Tilo                  0.759   XLXI_1/v_counter_and0000118
                                                       XLXI_1/vga_b_or000041
    SLICE_X64Y82.F3      net (fanout=3)        0.045   XLXI_1/N10
    SLICE_X64Y82.X       Tilo                  0.759   XLXI_1/h_counter_cmp_eq0000
                                                       XLXI_1/v_counter_and0000118
    SLICE_X66Y60.F2      net (fanout=1)        1.309   XLXI_1/h_counter_cmp_eq0000
    SLICE_X66Y60.X       Tilo                  0.759   XLXI_1/v_counter_and0000
                                                       XLXI_1/v_counter_and000046
    SLICE_X67Y52.SR      net (fanout=5)        0.630   XLXI_1/v_counter_and0000
    SLICE_X67Y52.CLK     Tsrck                 0.910   XLXI_1/v_counter<4>
                                                       XLXI_1/v_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      6.616ns (3.778ns logic, 2.838ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/v_counter_6 (SLICE_X67Y53.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/h_counter_5 (FF)
  Destination:          XLXI_1/v_counter_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.519ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.115 - 0.122)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/h_counter_5 to XLXI_1/v_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y79.YQ      Tcko                  0.587   XLXI_1/h_counter<4>
                                                       XLXI_1/h_counter_5
    SLICE_X65Y82.G1      net (fanout=6)        1.768   XLXI_1/h_counter<5>
    SLICE_X65Y82.Y       Tilo                  0.704   XLXI_1/v_counter_and000014
                                                       XLXI_1/v_counter_and000014
    SLICE_X64Y82.F2      net (fanout=2)        0.093   XLXI_1/v_counter_and000014
    SLICE_X64Y82.X       Tilo                  0.759   XLXI_1/h_counter_cmp_eq0000
                                                       XLXI_1/v_counter_and0000118
    SLICE_X66Y60.F2      net (fanout=1)        1.309   XLXI_1/h_counter_cmp_eq0000
    SLICE_X66Y60.X       Tilo                  0.759   XLXI_1/v_counter_and0000
                                                       XLXI_1/v_counter_and000046
    SLICE_X67Y53.SR      net (fanout=5)        0.630   XLXI_1/v_counter_and0000
    SLICE_X67Y53.CLK     Tsrck                 0.910   XLXI_1/v_counter<6>
                                                       XLXI_1/v_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      7.519ns (3.719ns logic, 3.800ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/h_counter_8 (FF)
  Destination:          XLXI_1/v_counter_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.661ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.115 - 0.125)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/h_counter_8 to XLXI_1/v_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y81.XQ      Tcko                  0.591   XLXI_1/h_counter<8>
                                                       XLXI_1/h_counter_8
    SLICE_X64Y83.G1      net (fanout=6)        0.899   XLXI_1/h_counter<8>
    SLICE_X64Y83.Y       Tilo                  0.759   XLXI_1/v_counter_and0000118
                                                       XLXI_1/vga_b_or000041
    SLICE_X64Y82.F3      net (fanout=3)        0.045   XLXI_1/N10
    SLICE_X64Y82.X       Tilo                  0.759   XLXI_1/h_counter_cmp_eq0000
                                                       XLXI_1/v_counter_and0000118
    SLICE_X66Y60.F2      net (fanout=1)        1.309   XLXI_1/h_counter_cmp_eq0000
    SLICE_X66Y60.X       Tilo                  0.759   XLXI_1/v_counter_and0000
                                                       XLXI_1/v_counter_and000046
    SLICE_X67Y53.SR      net (fanout=5)        0.630   XLXI_1/v_counter_and0000
    SLICE_X67Y53.CLK     Tsrck                 0.910   XLXI_1/v_counter<6>
                                                       XLXI_1/v_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      6.661ns (3.778ns logic, 2.883ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/h_counter_6 (FF)
  Destination:          XLXI_1/v_counter_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.616ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.115 - 0.125)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/h_counter_6 to XLXI_1/v_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y80.XQ      Tcko                  0.591   XLXI_1/h_counter<6>
                                                       XLXI_1/h_counter_6
    SLICE_X64Y83.G2      net (fanout=6)        0.854   XLXI_1/h_counter<6>
    SLICE_X64Y83.Y       Tilo                  0.759   XLXI_1/v_counter_and0000118
                                                       XLXI_1/vga_b_or000041
    SLICE_X64Y82.F3      net (fanout=3)        0.045   XLXI_1/N10
    SLICE_X64Y82.X       Tilo                  0.759   XLXI_1/h_counter_cmp_eq0000
                                                       XLXI_1/v_counter_and0000118
    SLICE_X66Y60.F2      net (fanout=1)        1.309   XLXI_1/h_counter_cmp_eq0000
    SLICE_X66Y60.X       Tilo                  0.759   XLXI_1/v_counter_and0000
                                                       XLXI_1/v_counter_and000046
    SLICE_X67Y53.SR      net (fanout=5)        0.630   XLXI_1/v_counter_and0000
    SLICE_X67Y53.CLK     Tsrck                 0.910   XLXI_1/v_counter<6>
                                                       XLXI_1/v_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      6.616ns (3.778ns logic, 2.838ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_2/Mshreg_srCmdF4_5 (SLICE_X44Y57.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.725ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/srCmdF4_9 (FF)
  Destination:          XLXI_2/Mshreg_srCmdF4_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/srCmdF4_9 to XLXI_2/Mshreg_srCmdF4_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y57.XQ      Tcko                  0.473   XLXI_2/srCmdF4<9>
                                                       XLXI_2/srCmdF4_9
    SLICE_X44Y57.BY      net (fanout=1)        0.379   XLXI_2/srCmdF4<9>
    SLICE_X44Y57.CLK     Tdh         (-Th)     0.127   XLXI_2/srCmdF4_51
                                                       XLXI_2/Mshreg_srCmdF4_5
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.346ns logic, 0.379ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/State_FSM_FFd10_shift3 (SLICE_X45Y56.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.982ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/State_FSM_FFd10_shift2 (FF)
  Destination:          XLXI_2/State_FSM_FFd10_shift3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.986ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.008 - 0.004)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/State_FSM_FFd10_shift2 to XLXI_2/State_FSM_FFd10_shift3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y58.XQ      Tcko                  0.474   XLXI_2/State_FSM_FFd10_shift2
                                                       XLXI_2/State_FSM_FFd10_shift2
    SLICE_X45Y56.BY      net (fanout=1)        0.377   XLXI_2/State_FSM_FFd10_shift2
    SLICE_X45Y56.CLK     Tckdi       (-Th)    -0.135   XLXI_2/State_FSM_FFd10_shift3
                                                       XLXI_2/State_FSM_FFd10_shift3
    -------------------------------------------------  ---------------------------
    Total                                      0.986ns (0.609ns logic, 0.377ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/srCmdF4_1 (SLICE_X49Y60.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.985ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/srCmdF4_2 (FF)
  Destination:          XLXI_2/srCmdF4_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.979ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.008 - 0.014)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/srCmdF4_2 to XLXI_2/srCmdF4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y60.YQ      Tcko                  0.522   XLXI_2/srCmdF4<3>
                                                       XLXI_2/srCmdF4_2
    SLICE_X49Y60.BX      net (fanout=1)        0.364   XLXI_2/srCmdF4<2>
    SLICE_X49Y60.CLK     Tckdi       (-Th)    -0.093   XLXI_2/srCmdF4<1>
                                                       XLXI_2/srCmdF4_1
    -------------------------------------------------  ---------------------------
    Total                                      0.979ns (0.615ns logic, 0.364ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_2/ByteRdy/CLK
  Logical resource: XLXI_2/ByteRdy/CK
  Location pin: SLICE_X46Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_2/ByteRdy/CLK
  Logical resource: XLXI_2/ByteRdy/CK
  Location pin: SLICE_X46Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_2/ByteRdy/CLK
  Logical resource: XLXI_2/ByteRdy/CK
  Location pin: SLICE_X46Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.526|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1677 paths, 0 nets, and 507 connections

Design statistics:
   Minimum period:   7.526ns{1}   (Maximum frequency: 132.873MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 30 12:06:35 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



