

================================================================
== Vivado HLS Report for 'gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s'
================================================================
* Date:           Wed Feb 21 03:47:13 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.273 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8| 40.000 ns | 40.000 ns |    8|    8|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                               |                                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                    Instance                                   |                               Module                               |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94   |dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1|   none   |
        |grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110  |dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1|   none   |
        |grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119         |sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s         |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135         |tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s         |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|     15|        -|        -|     -|
|Expression           |        -|      -|        0|      457|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        8|    135|     1034|     5748|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       44|     -|
|Register             |        -|      -|     1232|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        8|    150|     2266|     6249|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |      4|    ~0   |        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |      1|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-----+------+-----+
    |                                    Instance                                   |                               Module                               | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-----+------+-----+
    |grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94   |dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s  |        0|     68|  362|  1918|    0|
    |grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110  |dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s  |        0|     67|  668|  1682|    0|
    |grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119         |sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s         |        5|      0|    2|  1404|    0|
    |grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135         |tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s         |        3|      0|    2|   744|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-----+------+-----+
    |Total                                                                          |                                                                    |        8|    135| 1034|  5748|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +----------------------------------------------+-----------------------------------------+--------------+
    |                   Instance                   |                  Module                 |  Expression  |
    +----------------------------------------------+-----------------------------------------+--------------+
    |myproject_mac_muladd_18s_18s_28s_28_1_1_U190  |myproject_mac_muladd_18s_18s_28s_28_1_1  | i0 + i1 * i2 |
    |myproject_mac_muladd_18s_18s_28s_28_1_1_U191  |myproject_mac_muladd_18s_18s_28s_28_1_1  | i0 + i1 * i2 |
    |myproject_mac_muladd_18s_18s_28s_28_1_1_U192  |myproject_mac_muladd_18s_18s_28s_28_1_1  | i0 + i1 * i2 |
    |myproject_mac_muladd_18s_18s_28s_28_1_1_U193  |myproject_mac_muladd_18s_18s_28s_28_1_1  | i0 + i1 * i2 |
    |myproject_mac_muladd_18s_18s_28s_28_1_1_U194  |myproject_mac_muladd_18s_18s_28s_28_1_1  | i0 + i1 * i2 |
    |myproject_mul_mul_18s_18s_28_1_1_U180         |myproject_mul_mul_18s_18s_28_1_1         |    i0 * i1   |
    |myproject_mul_mul_18s_18s_28_1_1_U181         |myproject_mul_mul_18s_18s_28_1_1         |    i0 * i1   |
    |myproject_mul_mul_18s_18s_28_1_1_U182         |myproject_mul_mul_18s_18s_28_1_1         |    i0 * i1   |
    |myproject_mul_mul_18s_18s_28_1_1_U183         |myproject_mul_mul_18s_18s_28_1_1         |    i0 * i1   |
    |myproject_mul_mul_18s_18s_28_1_1_U184         |myproject_mul_mul_18s_18s_28_1_1         |    i0 * i1   |
    |myproject_mul_mul_19s_18s_28_1_1_U185         |myproject_mul_mul_19s_18s_28_1_1         |    i0 * i1   |
    |myproject_mul_mul_19s_18s_28_1_1_U186         |myproject_mul_mul_19s_18s_28_1_1         |    i0 * i1   |
    |myproject_mul_mul_19s_18s_28_1_1_U187         |myproject_mul_mul_19s_18s_28_1_1         |    i0 * i1   |
    |myproject_mul_mul_19s_18s_28_1_1_U188         |myproject_mul_mul_19s_18s_28_1_1         |    i0 * i1   |
    |myproject_mul_mul_19s_18s_28_1_1_U189         |myproject_mul_mul_19s_18s_28_1_1         |    i0 * i1   |
    +----------------------------------------------+-----------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |inputacc_h_0_V_fu_486_p2         |     +    |      0|  0|  18|          18|          18|
    |inputacc_h_1_V_fu_492_p2         |     +    |      0|  0|  18|          18|          18|
    |inputacc_h_2_V_fu_498_p2         |     +    |      0|  0|  18|          18|          18|
    |inputacc_h_3_V_fu_504_p2         |     +    |      0|  0|  18|          18|          18|
    |inputacc_h_4_V_fu_510_p2         |     +    |      0|  0|  18|          18|          18|
    |inputacc_zr_0_V_fu_291_p2        |     +    |      0|  0|  18|          18|          18|
    |inputacc_zr_1_V_fu_297_p2        |     +    |      0|  0|  18|          18|          18|
    |inputacc_zr_2_V_fu_303_p2        |     +    |      0|  0|  18|          18|          18|
    |inputacc_zr_3_V_fu_309_p2        |     +    |      0|  0|  18|          18|          18|
    |inputacc_zr_4_V_fu_315_p2        |     +    |      0|  0|  18|          18|          18|
    |inputacc_zr_5_V_fu_321_p2        |     +    |      0|  0|  18|          18|          18|
    |inputacc_zr_6_V_fu_327_p2        |     +    |      0|  0|  18|          18|          18|
    |inputacc_zr_7_V_fu_333_p2        |     +    |      0|  0|  18|          18|          18|
    |inputacc_zr_8_V_fu_339_p2        |     +    |      0|  0|  18|          18|          18|
    |inputacc_zr_9_V_fu_345_p2        |     +    |      0|  0|  18|          18|          18|
    |sub_ln1193_1_fu_556_p2           |     -    |      0|  0|  19|          11|          19|
    |sub_ln1193_2_fu_573_p2           |     -    |      0|  0|  19|          11|          19|
    |sub_ln1193_3_fu_590_p2           |     -    |      0|  0|  19|          11|          19|
    |sub_ln1193_4_fu_607_p2           |     -    |      0|  0|  19|          11|          19|
    |sub_ln1193_fu_539_p2             |     -    |      0|  0|  19|          11|          19|
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |select_ln419_1_fu_175_p3         |  select  |      0|  0|  18|           1|           1|
    |select_ln419_2_fu_184_p3         |  select  |      0|  0|  18|           1|           1|
    |select_ln419_3_fu_193_p3         |  select  |      0|  0|  18|           1|           1|
    |select_ln419_4_fu_202_p3         |  select  |      0|  0|  18|           1|           1|
    |select_ln419_fu_166_p3           |  select  |      0|  0|  18|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 457|         331|         371|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  44|          9|    1|          9|
    +-----------+----+-----------+-----+-----------+
    |Total      |  44|          9|    1|          9|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                            | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                   |   8|   0|    8|          0|
    |call_ret1_reg_921_0                                                                         |  18|   0|   18|          0|
    |call_ret1_reg_921_1                                                                         |  18|   0|   18|          0|
    |call_ret1_reg_921_10                                                                        |  18|   0|   18|          0|
    |call_ret1_reg_921_11                                                                        |  18|   0|   18|          0|
    |call_ret1_reg_921_12                                                                        |  18|   0|   18|          0|
    |call_ret1_reg_921_13                                                                        |  18|   0|   18|          0|
    |call_ret1_reg_921_14                                                                        |  18|   0|   18|          0|
    |call_ret1_reg_921_2                                                                         |  18|   0|   18|          0|
    |call_ret1_reg_921_3                                                                         |  18|   0|   18|          0|
    |call_ret1_reg_921_4                                                                         |  18|   0|   18|          0|
    |call_ret1_reg_921_5                                                                         |  18|   0|   18|          0|
    |call_ret1_reg_921_6                                                                         |  18|   0|   18|          0|
    |call_ret1_reg_921_7                                                                         |  18|   0|   18|          0|
    |call_ret1_reg_921_8                                                                         |  18|   0|   18|          0|
    |call_ret1_reg_921_9                                                                         |  18|   0|   18|          0|
    |call_ret_reg_940_0                                                                          |  18|   0|   18|          0|
    |call_ret_reg_940_1                                                                          |  18|   0|   18|          0|
    |call_ret_reg_940_2                                                                          |  18|   0|   18|          0|
    |call_ret_reg_940_3                                                                          |  18|   0|   18|          0|
    |call_ret_reg_940_4                                                                          |  18|   0|   18|          0|
    |call_ret_reg_940_5                                                                          |  18|   0|   18|          0|
    |call_ret_reg_940_6                                                                          |  18|   0|   18|          0|
    |call_ret_reg_940_7                                                                          |  18|   0|   18|          0|
    |call_ret_reg_940_8                                                                          |  18|   0|   18|          0|
    |call_ret_reg_940_9                                                                          |  18|   0|   18|          0|
    |grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start_reg   |   1|   0|    1|          0|
    |grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start_reg  |   1|   0|    1|          0|
    |grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start_reg         |   1|   0|    1|          0|
    |grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start_reg         |   1|   0|    1|          0|
    |h_state_V_0                                                                                 |  18|   0|   18|          0|
    |h_state_V_1                                                                                 |  18|   0|   18|          0|
    |h_state_V_2                                                                                 |  18|   0|   18|          0|
    |h_state_V_3                                                                                 |  18|   0|   18|          0|
    |h_state_V_4                                                                                 |  18|   0|   18|          0|
    |inputacc_h_0_V_reg_1059                                                                     |  18|   0|   18|          0|
    |inputacc_h_1_V_reg_1064                                                                     |  18|   0|   18|          0|
    |inputacc_h_2_V_reg_1069                                                                     |  18|   0|   18|          0|
    |inputacc_h_3_V_reg_1074                                                                     |  18|   0|   18|          0|
    |inputacc_h_4_V_reg_1079                                                                     |  18|   0|   18|          0|
    |inputacc_zr_0_V_reg_979                                                                     |  18|   0|   18|          0|
    |inputacc_zr_1_V_reg_984                                                                     |  18|   0|   18|          0|
    |inputacc_zr_2_V_reg_989                                                                     |  18|   0|   18|          0|
    |inputacc_zr_3_V_reg_994                                                                     |  18|   0|   18|          0|
    |inputacc_zr_4_V_reg_999                                                                     |  18|   0|   18|          0|
    |inputacc_zr_5_V_reg_1004                                                                    |  18|   0|   18|          0|
    |inputacc_zr_6_V_reg_1009                                                                    |  18|   0|   18|          0|
    |inputacc_zr_7_V_reg_1014                                                                    |  18|   0|   18|          0|
    |inputacc_zr_8_V_reg_1019                                                                    |  18|   0|   18|          0|
    |inputacc_zr_9_V_reg_1024                                                                    |  18|   0|   18|          0|
    |mul_ln703_1_reg_1089                                                                        |  28|   0|   28|          0|
    |mul_ln703_2_reg_1094                                                                        |  28|   0|   28|          0|
    |mul_ln703_3_reg_1099                                                                        |  28|   0|   28|          0|
    |mul_ln703_4_reg_1104                                                                        |  28|   0|   28|          0|
    |mul_ln703_reg_1084                                                                          |  28|   0|   28|          0|
    |select_ln419_1_reg_897                                                                      |  18|   0|   18|          0|
    |select_ln419_2_reg_903                                                                      |  18|   0|   18|          0|
    |select_ln419_3_reg_909                                                                      |  18|   0|   18|          0|
    |select_ln419_4_reg_915                                                                      |  18|   0|   18|          0|
    |select_ln419_reg_891                                                                        |  18|   0|   18|          0|
    |tmpres_state_zr_10_reg_959                                                                  |  18|   0|   18|          0|
    |tmpres_state_zr_11_reg_964                                                                  |  18|   0|   18|          0|
    |tmpres_state_zr_12_reg_969                                                                  |  18|   0|   18|          0|
    |tmpres_state_zr_13_reg_974                                                                  |  18|   0|   18|          0|
    |tmpres_state_zr_s_reg_954                                                                   |  18|   0|   18|          0|
    |tmpres_zr_1_reg_1035                                                                        |  18|   0|   18|          0|
    |tmpres_zr_2_reg_1041                                                                        |  18|   0|   18|          0|
    |tmpres_zr_3_reg_1047                                                                        |  18|   0|   18|          0|
    |tmpres_zr_4_reg_1053                                                                        |  18|   0|   18|          0|
    |tmpres_zr_reg_1029                                                                          |  18|   0|   18|          0|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                       |1232|   0| 1232|          0|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+---------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_start       |  in |    1| ap_ctrl_hs | gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_done        | out |    1| ap_ctrl_hs | gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_idle        | out |    1| ap_ctrl_hs | gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_ready       | out |    1| ap_ctrl_hs | gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_0    | out |   18| ap_ctrl_hs | gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_1    | out |   18| ap_ctrl_hs | gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_2    | out |   18| ap_ctrl_hs | gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_3    | out |   18| ap_ctrl_hs | gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_4    | out |   18| ap_ctrl_hs | gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|reset_state    |  in |    1|   ap_none  |                               reset_state                               |    scalar    |
|data_0_V_read  |  in |   18|   ap_none  |                              data_0_V_read                              |    scalar    |
|data_1_V_read  |  in |   18|   ap_none  |                              data_1_V_read                              |    scalar    |
|data_2_V_read  |  in |   18|   ap_none  |                              data_2_V_read                              |    scalar    |
|data_3_V_read  |  in |   18|   ap_none  |                              data_3_V_read                              |    scalar    |
|data_4_V_read  |  in |   18|   ap_none  |                              data_4_V_read                              |    scalar    |
|data_5_V_read  |  in |   18|   ap_none  |                              data_5_V_read                              |    scalar    |
+---------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

