Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Oct 13 17:13:02 2017
| Host         : ad-ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_methodology -file lab8_elevator_control_methodology_drc_routed.rpt -rpx lab8_elevator_control_methodology_drc_routed.rpx
| Design       : lab8_elevator_control
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 13
+-----------+------------------+-----------------------------+------------+
| Rule      | Severity         | Description                 | Violations |
+-----------+------------------+-----------------------------+------------+
| TIMING-23 | Critical Warning | Combinatorial loop found    | 1          |
| TIMING-17 | Warning          | Non-clocked sequential cell | 9          |
| TIMING-20 | Warning          | Non-clocked latch           | 3          |
+-----------+------------------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-23#1 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between up_request_indicator_OBUF[0]_inst_i_1/I1 and up_request_indicator_OBUF[0]_inst_i_1/O to disable the timing loop
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin display/anode_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin display/anode_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin display/anode_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin display/anode_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin display/cath_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin display/cath_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin display/flag_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin display/flag_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin display/flag_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch l1_control/lift_register_reg[1] cannot be properly analyzed as its control pin l1_control/lift_register_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch l1_control/lift_register_reg[2] cannot be properly analyzed as its control pin l1_control/lift_register_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch l1_control/lift_register_reg[3] cannot be properly analyzed as its control pin l1_control/lift_register_reg[3]/G is not reached by a timing clock
Related violations: <none>


