Array size: 14 x 14 logic blocks.

Routing:

Net 0 (net8_1)

SOURCE (11,1)  Class: 17  
  OPIN (11,1)  Pin: 17  
 CHANY (10,1)  Track: 16  
 CHANX (11,1)  Track: 16  
  IPIN (11,1)  Pin: 9  
  SINK (11,1)  Class: 9  
 CHANX (11,1)  Track: 16  
  IPIN (11,2)  Pin: 12  
  SINK (11,2)  Class: 12  
 CHANX (11,1)  Track: 16  
 CHANY (11,2)  Track: 16  
 CHANX (11,2)  Track: 16  
  IPIN (11,2)  Pin: 8  
  SINK (11,2)  Class: 8  
 CHANX (11,1)  Track: 16  
 CHANY (11,1)  Track: 16  
 CHANX (12,0)  Track: 16  
  IPIN (12,0)  Pad: 9  
  SINK (12,0)  Pad: 9  


Net 1 (peak2_1)

SOURCE (11,2)  Class: 20  
  OPIN (11,2)  Pin: 20  
 CHANX (11,2)  Track: 15  
  IPIN (11,2)  Pin: 9  
  SINK (11,2)  Class: 9  


Net 2 (net3_1)

SOURCE (10,1)  Class: 20  
  OPIN (10,1)  Pin: 20  
 CHANX (10,1)  Track: 16  
  IPIN (10,2)  Pin: 11  
  SINK (10,2)  Class: 11  
  OPIN (10,1)  Pin: 20  
 CHANX (10,1)  Track: 3  
 CHANX (11,1)  Track: 3  
  IPIN (11,2)  Pin: 11  
  SINK (11,2)  Class: 11  


Net 3 (net4_1)

SOURCE (11,2)  Class: 17  
  OPIN (11,2)  Pin: 17  
 CHANY (10,2)  Track: 15  
 CHANY (10,1)  Track: 15  
 CHANX (11,0)  Track: 15  
  IPIN (11,0)  Pad: 0  
  SINK (11,0)  Pad: 0  


Net 4 (net6_1)

SOURCE (11,1)  Class: 20  
  OPIN (11,1)  Pin: 20  
 CHANX (11,1)  Track: 15  
  IPIN (11,1)  Pin: 8  
  SINK (11,1)  Class: 8  
 CHANX (11,1)  Track: 15  
 CHANY (11,1)  Track: 15  
 CHANX (12,0)  Track: 15  
  IPIN (12,0)  Pad: 0  
  SINK (12,0)  Pad: 0  


Net 5 (c4sp_1)

SOURCE (10,2)  Class: 20  
  OPIN (10,2)  Pin: 20  
 CHANX (10,2)  Track: 16  
  IPIN (10,2)  Pin: 9  
  SINK (10,2)  Class: 9  
 CHANX (10,2)  Track: 16  
 CHANY (9,2)  Track: 16  
 CHANY (9,1)  Track: 16  
 CHANX (10,0)  Track: 16  
  IPIN (10,1)  Pin: 10  
  SINK (10,1)  Class: 10  
 CHANX (10,0)  Track: 16  
 CHANX (11,0)  Track: 16  
  IPIN (11,1)  Pin: 10  
  SINK (11,1)  Class: 10  


Net 6 (vcc): global net connecting:

Block vcc (#11) at (7, 0), Pin class 1.
Block net8_1 (#1) at (11, 1), Pin class 11.


Net 7 (net5_1)

SOURCE (9,0)  Pad: 7  
  OPIN (9,0)  Pad: 7  
 CHANX (9,0)  Track: 13  
 CHANX (10,0)  Track: 13  
 CHANX (11,0)  Track: 13  
  IPIN (11,1)  Pin: 12  
  SINK (11,1)  Class: 12  


Net 8 (net7_1)

SOURCE (11,1)  Class: 18  
  OPIN (11,1)  Pin: 18  
 CHANY (11,1)  Track: 13  
 CHANX (12,0)  Track: 13  
 CHANX (13,0)  Track: 13  
  IPIN (13,0)  Pad: 0  
  SINK (13,0)  Pad: 0  


Net 9 (net1_1)

SOURCE (11,1)  Class: 19  
  OPIN (11,1)  Pin: 19  
 CHANY (11,1)  Track: 14  
 CHANX (11,0)  Track: 14  
 CHANX (10,0)  Track: 14  
 CHANX (9,0)  Track: 14  
  IPIN (9,0)  Pad: 0  
  SINK (9,0)  Pad: 0  


Net 10 (net2_1)

SOURCE (9,0)  Pad: 4  
  OPIN (9,0)  Pad: 4  
 CHANX (9,0)  Track: 15  
 CHANX (10,0)  Track: 15  
  IPIN (10,1)  Pin: 11  
  SINK (10,1)  Class: 11  
