[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern detected on lot W2024-3847. Wafer maps show 15% yield loss concentrated in a ring pattern 8-12mm from wafer edge. Pattern consistent across 8 wafers.\n\nProcess Context: Wafers processed through ETCH-LAM-07. Recipe: POLY_GATE_STD. Tool at 2,850 RF-hours since last O-ring replacement. Previous lot showed normal yield. Edge etch rate measured 11% higher than center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: O-ring seal degradation in etch chamber\n- Tool ETCH-LAM-07 at 2,850 RF-hours exceeds O-ring life limit of 2,500 RF-hours\n- Degraded seal causing plasma leak at chamber edge\n- Edge etch rate 11% higher than center (spec: <5%)\n\n**Contributing Factors**:\n- PM cycle did not include O-ring replacement\n- No FDC alarm configured for edge/center uniformity ratio\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-07\n2. **Replace O-ring**: P/N 839-0127, torque to 15 ft-lbs\n3. **Leak check**: Verify <1 mTorr/min leak rate\n4. **Seasoning**: Run 5-wafer conditioning sequence\n5. **Validation**: Process qual wafer, verify edge/center uniformity <5%\n\n## Prevention Measures\n\n- Add O-ring RF-hour tracking to PM system (replace at 2,500 hrs)\n- Configure FDC alarm for edge/center etch ratio >8%\n- Update PM checklist to include mandatory leak verification\n\n**Severity**: Critical\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defect pattern at wafer periphery on lot W2024-4201. Defects located 5-10mm from edge affecting 12 wafers with 22% yield loss. Pattern appeared after scheduled PM.\n\nProcess Context: Tool ETCH-AMAT-03, Recipe: METAL_ETCH_V2. PM completed 48 hours ago including chamber clean but seal was not replaced. Leak rate measured at 1.8 mTorr/min.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete PM - chamber seal not replaced\n- Leak rate at 1.8 mTorr/min exceeds spec of <1 mTorr/min\n- PM checklist shows chamber clean completed but O-ring replacement skipped\n- Aged seal allowing atmospheric leak at chamber edge\n\n**Contributing Factors**:\n- PM procedure did not mandate seal replacement\n- Post-PM leak check not performed or result ignored\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-03\n2. **Replace seal**: P/N 839-0234, follow torque sequence\n3. **Leak verification**: Must achieve <1 mTorr/min\n4. **Chamber conditioning**: Run 5-wafer seasoning sequence\n5. **Qual run**: Verify edge uniformity <5% on monitor wafer\n\n## Prevention Measures\n\n- Update PM procedure to mandate seal replacement at each PM\n- Add leak check as mandatory hold point before tool release\n- Implement FDC monitoring for chamber pressure stability\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-5523, 6-15mm from wafer periphery. 18% yield loss across 10 wafers. Defects show etch depth variation at edge.\n\nProcess Context: ETCH-LAM-12, Recipe: OXIDE_ETCH_01. Plasma confinement ring at 4,200 RF-hours. Edge/center etch rate ratio measured at 1.14 (14% difference).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma confinement ring erosion\n- Confinement ring at 4,200 RF-hours approaching end of life (spec: 3,000-5,000 hrs)\n- Erosion causing non-uniform plasma density at wafer edge\n- 14% edge/center etch rate difference exceeds 5% specification\n\n**Contributing Factors**:\n- No RF-hour tracking implemented for confinement ring\n- Gradual degradation not detected by standard monitoring\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-12\n2. **Inspect ring**: Visual inspection for erosion pattern\n3. **Replace confinement ring**: P/N 715-0892\n4. **Chamber seasoning**: 5-wafer conditioning after replacement\n5. **Validation**: 49-point etch uniformity map, target <5%\n\n## Prevention Measures\n\n- Implement RF-hour tracking for confinement ring (replace at 4,000 hrs)\n- Add FDC alarm for edge/center ratio >8%\n- Schedule quarterly ring inspection\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Resist residue ring pattern detected at wafer edge on lot W2024-2876. Defects 3-8mm from periphery. 9% yield loss on 15 wafers. Issue started after EBR nozzle maintenance.\n\nProcess Context: LITH-TEL-05, Recipe: I-LINE_COAT_STD. EBR nozzle repositioned during maintenance. Current position offset measured at +0.9mm from nominal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR nozzle misalignment after maintenance\n- Nozzle position offset +0.9mm exceeds spec of ±0.5mm\n- Misalignment causing incomplete edge bead removal\n- Resist residue ring forming at wafer periphery\n\n**Contributing Factors**:\n- Nozzle position not verified after maintenance\n- No automated position check in post-maintenance qualification\n\n## Corrective Actions\n\n1. **Immediate**: Hold LITH-TEL-05 for EBR calibration\n2. **Realign nozzle**: Adjust to nominal position ±0.3mm\n3. **Flow verification**: Confirm EBR solvent flow rate per spec\n4. **Test wafer**: Run coat cycle and verify clean edge\n5. **Resume production**: After visual confirmation of clean EBR\n\n## Prevention Measures\n\n- Add nozzle position verification to post-maintenance checklist\n- Implement automated EBR position monitoring\n- Configure alarm for position drift >0.4mm\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-6104, showing 25% yield loss. Ring pattern 10-15mm from edge on all 25 wafers. Multiple lots affected on same tool over past 3 days.\n\nProcess Context: ETCH-LAM-03, Recipe: STI_ETCH. Tool at 3,100 RF-hours. Chamber lid seal last replaced 3,200 RF-hours ago. Gradual yield degradation trend observed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber lid seal degradation\n- Lid seal at 3,200 RF-hours significantly exceeds 2,500 RF-hour life limit\n- Progressive seal degradation causing increasing edge non-uniformity\n- Multiple lots affected indicates systematic equipment issue\n\n**Contributing Factors**:\n- RF-hour tracking not linked to seal replacement schedule\n- Gradual degradation masked by lot-to-lot variation\n- 3-day trend not flagged by SPC system\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-03\n2. **Replace lid seal**: P/N 839-0456, full torque sequence\n3. **Inspect chamber**: Check for contamination from degraded seal\n4. **Leak test**: Verify <1 mTorr/min\n5. **Extended seasoning**: 10-wafer conditioning due to extended exposure\n6. **Validation**: Process 3 qual wafers, verify uniformity <5%\n\n## Prevention Measures\n\n- Link RF-hour counter to PM scheduling system\n- Configure SPC for 3-lot rolling average yield monitoring\n- Add seal condition check to weekly PM\n\n**Severity**: Critical\n**Yield Impact**: 25%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge defect ring on lot W2024-7782. Pattern at 7-12mm from edge with 14% yield loss. 6 wafers affected. Clamp ring shows visible contamination buildup.\n\nProcess Context: ETCH-AMAT-05, Recipe: POLY_ETCH_HK. Clamp ring not cleaned in last 3 PM cycles. Particle counts elevated at wafer edge zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp ring contamination buildup\n- Visible contamination on clamp ring surface\n- 3 PM cycles without clamp ring cleaning\n- Contamination causing localized plasma disturbance at edge\n- Elevated particle counts confirm contamination source\n\n**Contributing Factors**:\n- Clamp ring cleaning not included in standard PM\n- No visual inspection requirement in PM checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-05\n2. **Remove clamp ring**: Inspect and document contamination\n3. **Clean or replace**: If buildup >0.5mm, replace P/N 716-0334\n4. **Chamber clean**: IPA wipe of chamber surfaces\n5. **Seasoning**: 5-wafer conditioning sequence\n6. **Particle check**: Run particle wafer, verify <0.1 particles/cm²\n\n## Prevention Measures\n\n- Add clamp ring cleaning to every PM cycle\n- Include visual inspection in PM checklist with photo documentation\n- Configure particle monitoring at edge zone\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects at 5-8mm from wafer edge on lot W2024-8934. Yield loss 11% across 9 wafers. Pattern only appears on wafers processed in Chamber B.\n\nProcess Context: ETCH-LAM-09 (dual chamber). Recipe: CONTACT_ETCH. Chamber A yield normal. Chamber B O-ring at 2,680 RF-hours. Last chamber match performed 2 weeks ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber B O-ring degradation causing chamber mismatch\n- Chamber B O-ring at 2,680 RF-hours exceeds 2,500 RF-hour limit\n- Chamber A yield normal confirms Chamber B specific issue\n- Chamber-to-chamber mismatch developed since last matching\n\n**Contributing Factors**:\n- Chambers on different O-ring replacement schedules\n- Chamber matching procedure doesn't include seal age verification\n\n## Corrective Actions\n\n1. **Immediate**: Disable Chamber B, route to Chamber A only\n2. **Replace O-ring**: Chamber B, P/N 839-0127\n3. **Leak check**: Verify <1 mTorr/min for Chamber B\n4. **Seasoning**: 5-wafer conditioning on Chamber B\n5. **Chamber match**: Run matching wafers on both chambers\n6. **Validation**: Verify <2% chamber-to-chamber variation\n\n## Prevention Measures\n\n- Synchronize O-ring replacement schedule across chambers\n- Add seal age check to chamber matching procedure\n- Configure FDC to monitor chamber-to-chamber delta\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring etch non-uniformity on lot W2024-1156. 19% yield loss with defects 6-14mm from edge. Pattern consistent on 14 wafers. Tool recently moved from Fab 1 to Fab 2.\n\nProcess Context: ETCH-TEL-02, Recipe: GATE_ETCH_ADV. Tool relocated 1 week ago. Gas line connections remade during move. He leak check shows 2.3 mTorr/min.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas line connection leak after tool relocation\n- He leak check at 2.3 mTorr/min exceeds spec of <1 mTorr/min\n- Gas fitting connections not properly sealed during reinstallation\n- Leak at edge causing non-uniform plasma distribution\n\n**Contributing Factors**:\n- Post-relocation qualification did not include full leak check\n- Gas line fittings may have been damaged during move\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-02\n2. **Leak detection**: He sniffer test on all gas connections\n3. **Repair fittings**: Replace damaged VCR gaskets P/N 412-0089\n4. **Re-torque**: All gas fittings to vendor spec\n5. **Full leak check**: Must achieve <1 mTorr/min\n6. **Requalification**: Full tool qual per relocation procedure\n\n## Prevention Measures\n\n- Update relocation procedure to require full leak certification\n- Add gas fitting inspection to post-move checklist\n- Implement 72-hour monitoring period after tool relocation\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-3302, yield loss 8%. Defects concentrated 4-7mm from edge on 5 wafers. Issue appeared after resist change to new vendor lot.\n\nProcess Context: LITH-TEL-08, Recipe: DUV_COAT_248. New resist lot RESIST-2024-0892 introduced yesterday. EBR solvent unchanged. Edge bead width measured 1.2mm wider than spec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist viscosity variation in new vendor lot\n- New resist lot causing wider edge bead formation\n- Edge bead 1.2mm wider than specification\n- EBR parameters optimized for previous resist lot viscosity\n\n**Contributing Factors**:\n- No incoming QC viscosity verification for new resist lot\n- EBR parameters not adjusted for resist lot change\n\n## Corrective Actions\n\n1. **Immediate**: Hold lot, quarantine remaining resist\n2. **Viscosity check**: Verify resist lot viscosity vs. spec\n3. **EBR adjustment**: If viscosity in spec, adjust EBR timing +0.5s\n4. **Test wafer**: Verify edge bead width within spec\n5. **Disposition**: Rework affected wafers if possible\n\n## Prevention Measures\n\n- Implement incoming viscosity check for all resist lots\n- Create resist lot qualification wafer requirement\n- Add edge bead width to inline monitoring\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped particle defects at wafer edge on lot W2024-4598. 16% yield loss with particles concentrated 8-13mm from edge. 11 wafers affected. Particles appear metallic under SEM.\n\nProcess Context: ETCH-LAM-15, Recipe: METAL_ETCH_CU. Chamber liner at 5,200 RF-hours. Last liner replacement at tool install 14 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber liner degradation and flaking\n- Chamber liner at 5,200 RF-hours exceeds 5,000 RF-hour life limit\n- Metallic particles from degraded liner surface\n- Particles preferentially depositing at wafer edge due to gas flow pattern\n\n**Contributing Factors**:\n- Liner replacement not scheduled since tool install\n- No RF-hour tracking for liner component\n- SEM confirms metallic composition matching liner material\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-15\n2. **Replace liner**: P/N 718-0567, full liner kit\n3. **Chamber clean**: Wet clean all chamber surfaces\n4. **Particle verification**: Run particle wafer <0.05 particles/cm²\n5. **Extended seasoning**: 10-wafer conditioning after liner change\n6. **Qual wafers**: 3 wafers to verify particle and uniformity spec\n\n## Prevention Measures\n\n- Implement liner RF-hour tracking (replace at 5,000 hrs)\n- Add liner inspection to quarterly PM\n- Configure particle count trending with SPC limits\n\n**Severity**: Critical\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-5871. Defects at 10-15mm from edge showing 13% yield loss. 7 wafers affected. Pattern correlates with RF power fluctuation logged in FDC.\n\nProcess Context: ETCH-AMAT-08, Recipe: SPACER_ETCH. FDC shows RF power variation of ±8% at edge zone. RF match network tuned 6 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF match network drift causing edge power non-uniformity\n- RF power variation ±8% exceeds ±3% specification\n- Match network capacitor drift after 6 months\n- Edge zone receiving inconsistent plasma energy\n\n**Contributing Factors**:\n- No periodic RF match verification in PM schedule\n- FDC alarm threshold set too high to catch ±8% variation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-08\n2. **RF diagnostics**: Run match network characterization\n3. **Retune match**: Adjust to manufacturer specification\n4. **Replace capacitors**: If drift >10%, replace P/N 923-0445\n5. **Validation**: Verify RF uniformity <±3% across wafer\n6. **Process qual**: Run uniformity wafer to confirm\n\n## Prevention Measures\n\n- Add quarterly RF match network verification to PM\n- Reduce FDC alarm threshold to ±5% RF variation\n- Implement trending for RF match parameters\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defect pattern on lot W2024-6729. 21% yield loss with ring at 5-9mm from periphery. Defects appeared suddenly mid-lot at wafer 13 of 25.\n\nProcess Context: ETCH-LAM-04, Recipe: HARDMASK_ETCH. No recent PM. Wafers 1-12 normal yield. Chamber pressure spike logged at wafer 13 process start.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Sudden seal failure causing pressure excursion\n- Chamber pressure spike at wafer 13 indicates acute seal failure\n- Wafers 1-12 normal confirms sudden onset failure\n- Edge-ring pattern consistent with pressure leak at seal location\n\n**Contributing Factors**:\n- Seal may have reached end of life without RF-hour tracking\n- Pressure spike not configured as tool-down alarm\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-04\n2. **Quarantine**: Hold wafers 13-25 for disposition review\n3. **Seal inspection**: Identify failed seal, likely chamber door or lid\n4. **Replace seals**: All chamber seals P/N 839-0127, 839-0234\n5. **Leak check**: Full system leak test <1 mTorr/min\n6. **Seasoning**: 5-wafer conditioning sequence\n\n## Prevention Measures\n\n- Configure pressure spike as immediate tool-down alarm\n- Implement seal RF-hour tracking\n- Add predictive pressure stability monitoring\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern detected on lot W2024-7845. Yield loss 10% with defects 6-11mm from edge. 8 wafers affected. Night shift production only.\n\nProcess Context: ETCH-LAM-06, Recipe: VIA_ETCH. Day shift yield normal on same tool. Night shift started using backup gas cabinet after primary cabinet PM. Gas purity certification pending.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Backup gas cabinet contamination\n- Night shift using uncertified backup gas cabinet\n- Gas purity may be compromised causing edge etch variation\n- Day shift on primary cabinet shows normal yield\n\n**Contributing Factors**:\n- Backup cabinet released without purity certification\n- Shift-specific gas routing not documented in traveler\n\n## Corrective Actions\n\n1. **Immediate**: Switch to primary gas cabinet\n2. **Gas analysis**: Sample backup cabinet gas purity\n3. **Purge lines**: Full purge of backup cabinet supply lines\n4. **Certification**: Do not use backup until purity certified\n5. **Wafer review**: Evaluate affected wafers for rework potential\n\n## Prevention Measures\n\n- Require purity certification before any gas cabinet use\n- Add gas source tracking to wafer traveler\n- Implement gas purity monitoring at point of use\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defects at wafer edge on lot W2024-8562. 17% yield loss with pattern 7-12mm from edge. 12 wafers affected. Issue only on Recipe A, Recipe B on same tool normal.\n\nProcess Context: ETCH-AMAT-02, Recipe A: HIGH_AR_ETCH, Recipe B: LOW_AR_ETCH. Recipe A uses higher RF bias power. Edge ring shows asymmetric wear pattern on inspection.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe-specific edge ring wear\n- High RF bias in Recipe A accelerating edge ring erosion\n- Asymmetric wear causing non-uniform plasma at edge\n- Recipe B lower bias not triggering same wear pattern\n\n**Contributing Factors**:\n- Edge ring wear rate not characterized per recipe type\n- Single RF-hour limit applied regardless of recipe intensity\n\n## Corrective Actions\n\n1. **Immediate**: Suspend Recipe A processing\n2. **Inspect edge ring**: Document wear pattern and depth\n3. **Replace edge ring**: P/N 715-0234 (high-bias rated)\n4. **Recipe-specific tracking**: Implement weighted RF-hour system\n5. **Validation**: Process Recipe A qual wafers, verify uniformity <5%\n\n## Prevention Measures\n\n- Implement recipe-weighted RF-hour tracking\n- Use high-bias rated edge ring for Recipe A\n- Add recipe-specific PM intervals based on plasma intensity\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-9234. 12% yield loss with defects 4-8mm from edge. 6 wafers affected. Pattern appeared after chamber ceramic replacement.\n\nProcess Context: ETCH-TEL-07, Recipe: SHALLOW_TRENCH. New ceramic dome P/N 721-0456 installed 3 days ago. Only 2 seasoning wafers run post-install vs. standard 5.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient seasoning after ceramic dome replacement\n- Only 2 seasoning wafers run vs. required 5 minimum\n- New ceramic dome outgassing affecting edge plasma chemistry\n- Insufficient conditioning layer on new dome surface\n\n**Contributing Factors**:\n- PM procedure deviation - seasoning count reduced\n- Production pressure to release tool quickly\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-07\n2. **Additional seasoning**: Run 8 more seasoning wafers\n3. **Particle check**: Verify particles <0.1/cm² after seasoning\n4. **Uniformity test**: 49-point map to verify <5% variation\n5. **Release**: Only after full qualification complete\n\n## Prevention Measures\n\n- Implement hard interlock for minimum seasoning count\n- Add ceramic replacement to enhanced PM category\n- Document seasoning requirements in work instruction\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-0187. 7% yield loss at 5-10mm from edge. 4 wafers affected. Temperature uniformity data shows edge 4°C cooler than center.\n\nProcess Context: ETCH-LAM-11, Recipe: NITRIDE_ETCH. ESC heater zone 3 (edge zone) reading lower than setpoint. Issue intermittent over past week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC edge heater zone degradation\n- Edge zone 4°C below setpoint exceeds ±2°C spec\n- Heater zone 3 showing intermittent performance\n- Temperature non-uniformity causing etch rate variation at edge\n\n**Contributing Factors**:\n- Heater intermittent fault not caught by FDC averaging\n- Edge zone heater approaching end of life\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-11\n2. **Heater diagnostics**: Test zone 3 heater resistance\n3. **Replace heater**: If out of spec, ESC heater P/N 814-0923\n4. **Calibration**: Full ESC temperature calibration\n5. **Validation**: Verify temperature uniformity ±2°C\n\n## Prevention Measures\n\n- Configure FDC for real-time zone temperature monitoring (not averaged)\n- Add heater resistance check to monthly PM\n- Implement predictive heater life tracking\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-1298. Yield loss 24% with defects 8-14mm from edge. All 20 wafers in lot affected. Correlation found with MFC drift on edge gas injection.\n\nProcess Context: ETCH-AMAT-09, Recipe: DEEP_TRENCH. Edge MFC showing 7% flow variation from setpoint. MFC calibration last performed 8 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge gas MFC calibration drift\n- Edge zone MFC 7% off setpoint exceeds ±3% specification\n- 8 months since last calibration (spec: 6 months)\n- Non-uniform gas delivery at edge affecting etch profile\n\n**Contributing Factors**:\n- MFC calibration schedule not enforced\n- FDC flow verification tolerance too wide\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-09\n2. **MFC calibration**: Full calibration of edge zone MFC\n3. **Replace if needed**: If drift >10%, replace MFC P/N 614-0789\n4. **Flow verification**: All zones within ±2% of setpoint\n5. **Process qual**: Uniformity verification wafer\n\n## Prevention Measures\n\n- Enforce 6-month MFC calibration schedule\n- Reduce FDC flow tolerance to ±3%\n- Add MFC drift trending to weekly review\n\n**Severity**: Critical\n**Yield Impact**: 24%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects at 6-10mm from edge on lot W2024-2345. 15% yield loss on 9 wafers. Pattern more pronounced on left side of wafer (asymmetric).\n\nProcess Context: ETCH-LAM-08, Recipe: POLY_RECESS. Asymmetric pattern suggests directional gas flow issue. Showerhead last cleaned 4 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Partial showerhead blockage causing asymmetric flow\n- Asymmetric edge pattern indicates directional gas delivery issue\n- Showerhead holes partially blocked on one side\n- 4 months since cleaning (typical interval: 3 months for this recipe)\n\n**Contributing Factors**:\n- Showerhead cleaning interval exceeded\n- No gas flow uniformity monitoring configured\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-08\n2. **Remove showerhead**: Inspect hole pattern for blockage\n3. **Ultrasonic clean**: Clean in appropriate solvent\n4. **Hole verification**: Check all holes clear with flow test\n5. **Reinstall**: Verify gas uniformity with monitor wafer\n\n## Prevention Measures\n\n- Reduce showerhead cleaning interval to 3 months\n- Add asymmetry detection to wafer map analysis\n- Implement gas flow uniformity verification quarterly\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-3456, 11% yield loss. Ring at 5-9mm from edge. 7 wafers affected. Issue started after tool software upgrade.\n\nProcess Context: ETCH-AMAT-04, Recipe: CONTACT_ETCH_V3. Software upgraded from v4.2 to v4.5 last week. Recipe parameters show edge bias offset changed from default.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Software upgrade altered recipe edge parameters\n- Recipe parameter migration changed edge bias offset\n- v4.5 uses different default for edge compensation\n- Edge bias now incorrect for this specific recipe\n\n**Contributing Factors**:\n- Recipe parameter verification not performed post-upgrade\n- Software change management did not flag recipe impact\n\n## Corrective Actions\n\n1. **Immediate**: Hold processing on ETCH-AMAT-04\n2. **Parameter review**: Compare v4.2 vs v4.5 recipe parameters\n3. **Restore settings**: Set edge bias offset to pre-upgrade value\n4. **Test wafer**: Verify uniformity with corrected parameters\n5. **Audit recipes**: Check all recipes for parameter changes\n\n## Prevention Measures\n\n- Implement recipe parameter snapshot before software upgrades\n- Add recipe verification to software upgrade checklist\n- Require process engineering sign-off on software changes\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-4567. 20% yield loss with defects 7-13mm from edge. 15 wafers affected. High humidity day in fab (62% RH vs. 45% spec).\n\nProcess Context: ETCH-LAM-14, Recipe: OXIDE_SPACER. Tool located near air handling unit. Chamber moisture sensor reading elevated. Fab HVAC under repair.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Elevated fab humidity affecting chamber conditions\n- Fab humidity at 62% significantly exceeds 45% specification\n- Moisture ingress into chamber affecting plasma chemistry\n- Edge zone more susceptible due to seal exposure\n\n**Contributing Factors**:\n- HVAC system under repair\n- Tool near AHU receiving higher moisture load\n- Chamber moisture monitoring not triggering tool lockout\n\n## Corrective Actions\n\n1. **Immediate**: Tool down until fab humidity restored\n2. **Chamber purge**: Extended N2 purge to remove moisture\n3. **Verify humidity**: Confirm fab <45% RH before restart\n4. **Seasoning**: Extra seasoning wafers after purge\n5. **Monitor**: Continuous humidity monitoring during HVAC repair\n\n## Prevention Measures\n\n- Add humidity interlock to tool (lockout >50% RH)\n- Install local humidity sensor at tool location\n- Coordinate HVAC maintenance with production schedule\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-5678. 9% yield loss at 4-8mm from edge. 5 wafers affected. Pattern matches chuck exclusion zone boundary.\n\nProcess Context: ETCH-TEL-03, Recipe: METAL_HARD_MASK. ESC exclusion zone set to 4mm. Recent recipe optimization changed process pressure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC exclusion zone mismatch with process conditions\n- Recipe pressure change altered plasma edge behavior\n- Current 4mm exclusion zone insufficient for new conditions\n- Defects align with exclusion zone boundary\n\n**Contributing Factors**:\n- Recipe change did not include edge parameter review\n- Exclusion zone not optimized for pressure change\n\n## Corrective Actions\n\n1. **Immediate**: Hold processing for parameter review\n2. **Exclusion zone adjustment**: Increase to 5mm for new pressure\n3. **Edge bias review**: Verify edge compensation parameters\n4. **Test wafer**: Confirm defect pattern eliminated\n5. **Recipe update**: Document new exclusion zone in recipe\n\n## Prevention Measures\n\n- Include edge parameters in recipe change checklist\n- Add exclusion zone optimization to process development\n- Document pressure-exclusion zone relationship\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-6789. 18% yield loss with ring at 9-14mm from edge. 11 wafers affected. Issue correlates with specific wafer carrier type.\n\nProcess Context: ETCH-LAM-10, Recipe: FIN_ETCH. Wafers from Carrier Type A (new) affected. Carrier Type B (standard) wafers on same tool normal. Type A has different contact point geometry.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New carrier contact point causing edge damage\n- Type A carrier has different wafer contact geometry\n- Contact points creating stress at edge affecting etch\n- Type B standard carrier not causing issue\n\n**Contributing Factors**:\n- New carrier type not qualified for this process\n- Carrier contact point spec not reviewed before use\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine Type A carriers\n2. **Carrier inspection**: Compare contact geometry A vs B\n3. **Wafer inspection**: Check for contact marks on affected wafers\n4. **Qualification**: Full carrier qual required before reuse\n5. **Disposition**: Review affected lot for rework potential\n\n## Prevention Measures\n\n- Require carrier qualification before production use\n- Document approved carrier types per process\n- Add carrier type tracking to wafer traveler\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-7890. 14% yield loss with ring at 6-11mm from edge. 8 wafers affected. Defects show chemical residue signature under EDX analysis.\n\nProcess Context: ETCH-AMAT-06, Recipe: DUAL_DAMASCENE. Chamber last wet cleaned 1,200 RF-hours ago. Polymer buildup visible on chamber walls during inspection.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber polymer buildup causing edge contamination\n- 1,200 RF-hours since wet clean (typical limit: 1,000 hrs)\n- Polymer flaking from walls depositing on wafer edge\n- EDX confirms polymer residue chemical signature\n\n**Contributing Factors**:\n- Wet clean interval exceeded\n- Polymer buildup inspection not in PM checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-06\n2. **Wet clean**: Full chamber wet clean procedure\n3. **Wall inspection**: Verify polymer removal complete\n4. **Seasoning**: 10-wafer conditioning after clean\n5. **Particle check**: <0.05 particles/cm² before release\n\n## Prevention Measures\n\n- Reduce wet clean interval to 1,000 RF-hours\n- Add chamber wall inspection to weekly PM\n- Implement polymer buildup visual check\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-8901. 23% yield loss at 5-12mm from edge. 16 wafers affected across 2 consecutive lots. Ground strap resistance elevated.\n\nProcess Context: ETCH-LAM-02, Recipe: HIGH_K_ETCH. Ground strap resistance measured 2.4 ohms vs. 0.5 ohm spec. Ground strap corroded at connection point.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ground strap corrosion causing RF grounding issue\n- Ground resistance 2.4 ohms significantly exceeds 0.5 ohm spec\n- Poor grounding causing plasma instability at edge\n- Corrosion at ground strap connection point\n\n**Contributing Factors**:\n- Ground strap not included in regular PM inspection\n- Process chemistry corrosive to ground strap material\n- 2 consecutive lots affected indicates progressive degradation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-02\n2. **Replace ground strap**: P/N 925-0167 (corrosion-resistant type)\n3. **Clean connections**: Remove corrosion from mating surfaces\n4. **Verify resistance**: Must achieve <0.5 ohms\n5. **RF stability check**: Verify plasma uniformity\n\n## Prevention Measures\n\n- Add ground strap resistance to monthly PM\n- Upgrade to corrosion-resistant ground strap material\n- Configure FDC for RF reflected power trending\n\n**Severity**: Critical\n**Yield Impact**: 23%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-9012. 6% yield loss at 4-7mm from edge. 3 wafers affected. Minor pattern appearing at end of tool maintenance window.\n\nProcess Context: ETCH-TEL-09, Recipe: GATE_LAST. Tool approaching scheduled PM at 2,450 RF-hours. Current O-ring at 2,480 RF-hours. Yield gradually declining over last 50 hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: O-ring approaching end of life - predictable degradation\n- O-ring at 2,480 RF-hours approaching 2,500 limit\n- Gradual yield decline indicates progressive seal degradation\n- Early warning signs of impending failure\n\n**Contributing Factors**:\n- PM window too wide, allowing degradation before action\n- No predictive maintenance alarm before limit\n\n## Corrective Actions\n\n1. **Immediate**: Schedule PM within 24 hours\n2. **Monitor**: Continue production with enhanced monitoring\n3. **Replace O-ring**: P/N 839-0127 during PM\n4. **Leak check**: Verify <1 mTorr/min post-PM\n5. **Trend review**: Document degradation curve for prediction\n\n## Prevention Measures\n\n- Implement warning alarm at 2,300 RF-hours (200 hr buffer)\n- Add yield trending to PM trigger criteria\n- Create predictive maintenance model for seals\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-0234. 16% yield loss at 8-13mm from edge. 10 wafers affected. Pattern started after tool matching with ETCH-LAM-17.\n\nProcess Context: ETCH-LAM-16, Recipe: STI_LINER. Tool matched with ETCH-LAM-17 last week. Post-match qualification showed 3% chamber difference. Spec requires <2%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Failed tool matching - chamber difference out of spec\n- 3% chamber-to-chamber variation exceeds 2% specification\n- Tool released despite failing match criteria\n- Edge uniformity difference between chambers causing defects\n\n**Contributing Factors**:\n- Match spec deviation not properly escalated\n- Production pressure to release tool despite marginal match\n\n## Corrective Actions\n\n1. **Immediate**: Hold ETCH-LAM-16 for rematch\n2. **Root cause match failure**: Identify parameter causing delta\n3. **Parameter adjustment**: Tune edge parameters to match LAM-17\n4. **Rematch verification**: Must achieve <2% variation\n5. **Qual wafers**: Both tools to verify match quality\n\n## Prevention Measures\n\n- Implement hard interlock for match spec violations\n- Require engineering sign-off for match deviations\n- Add edge uniformity to match criteria\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-1345. 19% yield loss at 5-10mm from edge. 13 wafers affected. Throttle valve showing erratic behavior in FDC data.\n\nProcess Context: ETCH-AMAT-07, Recipe: CONTACT_OPEN. Throttle valve position oscillating ±5% during process. Valve at 18,000 cycles (life spec: 20,000 cycles).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Throttle valve wear causing pressure instability\n- Valve at 18,000 cycles approaching 20,000 cycle life limit\n- Position oscillation ±5% indicates mechanical wear\n- Pressure instability affecting edge plasma uniformity\n\n**Contributing Factors**:\n- Valve approaching end of life without replacement\n- FDC oscillation alarm threshold too permissive\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-07\n2. **Replace throttle valve**: P/N 623-0456\n3. **Position calibration**: Calibrate new valve\n4. **Pressure stability test**: Verify <±1% variation\n5. **Process qual**: Confirm uniformity <5%\n\n## Prevention Measures\n\n- Implement cycle counting with 90% life warning\n- Reduce position oscillation alarm to ±2%\n- Add valve replacement to predictive maintenance\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-2456. 8% yield loss at 6-9mm from edge. 4 wafers affected. Wafers were edge-gripped during prior handling step.\n\nProcess Context: HANDLER-BROOKS-05 feeds ETCH-LAM-05. Edge grip pressure recently increased for stability. Grip marks visible on affected wafers at edge defect locations.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler edge grip damage from excessive pressure\n- Edge grip pressure increased beyond specification\n- Grip marks correlating with edge defect locations\n- Physical damage affecting subsequent etch uniformity\n\n**Contributing Factors**:\n- Grip pressure adjustment not coordinated with process\n- Handler parameter change not documented in change control\n\n## Corrective Actions\n\n1. **Immediate**: Hold HANDLER-BROOKS-05\n2. **Reduce grip pressure**: Return to original specification\n3. **Inspect grippers**: Check for contamination or damage\n4. **Test wafers**: Verify no grip marks with new setting\n5. **Coordinate**: Inform downstream process of change\n\n## Prevention Measures\n\n- Add handler parameters to change control system\n- Implement grip pressure monitoring\n- Document handler-process interaction effects\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-3567. 22% yield loss at 7-14mm from edge. 17 wafers affected. Quartz window showing discoloration at edge zone.\n\nProcess Context: ETCH-LAM-13, Recipe: ETCH_STOP. Quartz window at 4,800 RF-hours (spec: 5,000 hrs). OES readings showing degraded signal quality at wafer edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Quartz window degradation affecting endpoint detection\n- Window at 4,800 RF-hours approaching 5,000 limit\n- Edge zone discoloration blocking OES signal\n- Degraded endpoint detection causing edge over-etch\n\n**Contributing Factors**:\n- Window degradation not detected by OES signal quality check\n- Visual inspection not part of PM checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-13\n2. **Replace window**: P/N 727-0234\n3. **OES calibration**: Full system calibration post-replacement\n4. **Signal verification**: Confirm uniform OES across wafer\n5. **Process qual**: Verify endpoint accuracy\n\n## Prevention Measures\n\n- Add window visual inspection to weekly PM\n- Implement OES signal quality trending by zone\n- Configure alarm for OES signal degradation\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-4678. 13% yield loss at 5-11mm from edge. 8 wafers affected. Pattern correlates with electrostatic chuck voltage instability.\n\nProcess Context: ETCH-TEL-04, Recipe: LOGIC_ETCH. ESC voltage showing ±12% variation (spec: ±3%). ESC at 2 years service life.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC voltage instability from power supply degradation\n- ESC voltage variation ±12% far exceeds ±3% specification\n- 2-year service life indicates possible power supply aging\n- Voltage instability causing inconsistent wafer clamping at edge\n\n**Contributing Factors**:\n- ESC power supply not included in PM schedule\n- FDC alarm threshold for voltage too permissive\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-04\n2. **Diagnose power supply**: Check ESC HV supply capacitors\n3. **Replace supply**: If degraded, P/N 814-0567\n4. **Calibration**: Full ESC voltage calibration\n5. **Verify**: Voltage stability within ±3%\n\n## Prevention Measures\n\n- Add ESC power supply to annual PM\n- Reduce voltage variation alarm to ±5%\n- Implement ESC voltage trending\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-5789. 10% yield loss at 4-9mm from edge. 6 wafers affected. Backside helium pressure showing edge zone variation.\n\nProcess Context: ETCH-AMAT-10, Recipe: BEOL_ETCH. Backside He pressure at edge 15% lower than center. ESC backside pattern may have blockage.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC backside channel blockage at edge zone\n- Edge He pressure 15% low indicates partial blockage\n- Blocked channels causing poor thermal contact at edge\n- Temperature non-uniformity affecting edge etch rate\n\n**Contributing Factors**:\n- ESC backside channel inspection not in PM\n- Particle or debris accumulation in channels\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-10\n2. **ESC inspection**: Check backside channels for blockage\n3. **Clean channels**: Purge with N2, inspect with borescope\n4. **Verify flow**: Confirm uniform He distribution\n5. **Temperature check**: Verify edge/center thermal uniformity\n\n## Prevention Measures\n\n- Add ESC channel inspection to quarterly PM\n- Implement zone-based He pressure monitoring\n- Configure alarm for zone pressure differential >5%\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-6890. 26% yield loss at 6-15mm from edge. 20 wafers affected across full lot. Chamber experienced unplanned down during lot processing.\n\nProcess Context: ETCH-LAM-01, Recipe: PREMIUM_GATE. Unplanned tool down for 4 hours mid-lot due to interlock trip. Chamber idle without N2 purge. Humidity may have entered chamber.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber moisture contamination during unplanned downtime\n- 4-hour idle without N2 purge allowed moisture ingress\n- Interlock trip prevented normal idle procedure\n- Edge seals more susceptible to moisture entry\n- Full lot affected post-restart\n\n**Contributing Factors**:\n- Interlock trip disabled automatic N2 purge\n- No chamber recovery procedure for unplanned downs\n\n## Corrective Actions\n\n1. **Immediate**: Extended tool down for chamber recovery\n2. **Bake out**: Run chamber bake-out cycle at elevated temp\n3. **Moisture check**: Verify RGA shows <1 ppm H2O\n4. **Extended seasoning**: 15+ wafers post-bake\n5. **Qual verification**: Multiple qual wafers before production\n\n## Prevention Measures\n\n- Implement automatic N2 purge on interlock trip\n- Create chamber recovery procedure for unplanned downs\n- Add RGA moisture monitoring to restart qualification\n\n**Severity**: Critical\n**Yield Impact**: 26%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-7901. 11% yield loss at 5-8mm from edge. 7 wafers affected. Lower electrode showing wear pattern at edge zone.\n\nProcess Context: ETCH-TEL-06, Recipe: FIN_REVEAL. Lower electrode at 6,500 RF-hours (spec: 7,000 hrs). Visual inspection shows erosion pattern at wafer edge contact area.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lower electrode edge erosion approaching end of life\n- Electrode at 6,500 RF-hours showing visible erosion\n- Edge contact area degraded affecting plasma coupling\n- Progressive degradation causing increasing edge non-uniformity\n\n**Contributing Factors**:\n- Electrode replacement buffer too small (500 hrs remaining)\n- Visual inspection not triggered until symptoms appeared\n\n## Corrective Actions\n\n1. **Schedule**: Plan electrode replacement in next maintenance window\n2. **Interim monitoring**: Enhanced edge uniformity monitoring\n3. **Replace electrode**: P/N 728-0901 at next PM\n4. **Full conditioning**: 10-wafer seasoning post-replacement\n5. **Qual verification**: Edge uniformity <5%\n\n## Prevention Measures\n\n- Increase replacement buffer to 1,000 RF-hours\n- Add electrode visual inspection to monthly PM\n- Implement predictive replacement based on erosion rate\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-8012. 17% yield loss at 7-12mm from edge. 12 wafers affected. RF reflected power elevated at process start.\n\nProcess Context: ETCH-LAM-03, Recipe: SPACER_PULL. RF reflected power 18% at ignition (spec: <10%). Match network auto-tune struggling to converge at edge frequencies.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF match network unable to optimize edge coupling\n- 18% reflected power indicates poor plasma coupling\n- Auto-tune unable to converge suggests match network limitation\n- Edge zone receiving inconsistent RF energy\n\n**Contributing Factors**:\n- Match network capacitor range may be insufficient\n- Recipe RF parameters at edge of match capability\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-03\n2. **Match diagnostics**: Check capacitor positions and range\n3. **Replace capacitors**: If at limit, P/N 923-0456\n4. **Manual tune**: Optimize starting position for this recipe\n5. **Verify**: Reflected power <10% at ignition\n\n## Prevention Measures\n\n- Add match position monitoring to FDC\n- Configure alarm for reflected power >12%\n- Document recipe RF requirements vs. match capability\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-9123. 7% yield loss at 4-6mm from edge. 4 wafers affected. Defects align with wafer notch orientation.\n\nProcess Context: ETCH-AMAT-01, Recipe: LINER_ETCH. Notch-aligned defects suggest pre-etch damage or alignment issue. Wafer handler notch finder recently serviced.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch finder contact causing edge damage\n- Defects aligned with notch indicate notch finder issue\n- Recent service may have misaligned contact mechanism\n- Physical contact creating stress points affecting etch\n\n**Contributing Factors**:\n- Post-service qualification did not check for contact marks\n- Notch finder contact pressure may be excessive\n\n## Corrective Actions\n\n1. **Immediate**: Check notch finder alignment and pressure\n2. **Inspect mechanism**: Verify contact point condition\n3. **Adjust pressure**: Reduce to minimum required for detection\n4. **Alignment check**: Verify ±0.1° specification\n5. **Test wafers**: Confirm no contact marks post-adjustment\n\n## Prevention Measures\n\n- Add contact mark inspection to post-service qual\n- Include notch finder pressure in PM checklist\n- Implement wafer edge inspection at notch zone\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-0345. 15% yield loss at 8-14mm from edge. 9 wafers affected. Issue isolated to single process chamber on cluster tool.\n\nProcess Context: ETCH-AMAT-11 (4-chamber cluster). Only Chamber C showing defects. Chamber C O-ring at 2,700 RF-hours. Other chambers at 1,500-2,000 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber C O-ring exceeding life limit\n- Chamber C at 2,700 RF-hours exceeds 2,500 RF-hour spec\n- Other chambers (1,500-2,000 hrs) showing normal yield\n- Clear chamber-specific correlation confirms root cause\n\n**Contributing Factors**:\n- Cluster tool chambers on different PM schedules\n- Chamber C replacement cycle out of sync\n\n## Corrective Actions\n\n1. **Immediate**: Disable Chamber C routing\n2. **Replace O-ring**: Chamber C only, P/N 839-0127\n3. **Leak check**: Verify <1 mTorr/min\n4. **Seasoning**: 5-wafer conditioning\n5. **Chamber match**: Verify Chamber C matches A, B, D\n\n## Prevention Measures\n\n- Synchronize O-ring replacement across all chambers\n- Implement per-chamber RF-hour tracking dashboard\n- Configure FDC for chamber-to-chamber comparison\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-1456. 21% yield loss at 6-13mm from edge. 14 wafers affected. Endpoint showed inconsistent timing at wafer edge region.\n\nProcess Context: ETCH-TEL-01, Recipe: VIA_OPEN_ADV. OES endpoint delay at edge zone averaging 3.2 seconds vs. 0.5 second spec. Possible endpoint algorithm issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: OES endpoint detection algorithm edge zone failure\n- Endpoint edge zone delay 3.2s far exceeds 0.5s spec\n- Algorithm not properly detecting edge signal change\n- Extended etch time at edge causing over-etch defects\n\n**Contributing Factors**:\n- Endpoint algorithm edge weighting incorrect\n- OES signal-to-noise at edge may be degraded\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-01\n2. **Algorithm review**: Check edge zone weighting factors\n3. **OES signal check**: Verify edge zone S/N ratio\n4. **Recalibrate**: Update endpoint algorithm parameters\n5. **Validation**: Process test wafer with endpoint logging\n\n## Prevention Measures\n\n- Add endpoint timing SPC by wafer zone\n- Implement zone-specific endpoint monitoring\n- Configure alarm for edge endpoint delay >1s\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-2567. 12% yield loss at 5-10mm from edge. 7 wafers affected. Susceptor rotation showing jerky motion at certain angles.\n\nProcess Context: ETCH-LAM-18, Recipe: HKMG_ETCH. Susceptor rotation motor showing position error spikes. Motor at 3 years service (typical life: 5 years).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Susceptor rotation motor bearing wear\n- Position error spikes indicate bearing degradation\n- Jerky rotation causing non-uniform plasma exposure at edge\n- 3-year motor showing early wear signs\n\n**Contributing Factors**:\n- Motor bearings not included in PM inspection\n- Position error not configured as FDC alarm\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-18\n2. **Motor diagnostics**: Check bearing condition and position accuracy\n3. **Replace motor**: If bearing worn, P/N 634-0789\n4. **Calibrate**: Full rotation calibration post-replacement\n5. **Verify**: Smooth rotation with no position errors\n\n## Prevention Measures\n\n- Add motor position error to FDC monitoring\n- Include motor diagnostics in annual PM\n- Implement vibration monitoring for bearing health\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-3678. 9% yield loss at 4-7mm from edge. 5 wafers affected. Focus ring showing arc damage marks.\n\nProcess Context: ETCH-AMAT-12, Recipe: METAL_CUT. Focus ring at 3,800 RF-hours. Arc marks visible at 3 locations on ring surface.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Focus ring arcing causing localized plasma disturbance\n- Arc marks indicate electrical discharge on ring surface\n- Arcing disrupting edge plasma uniformity\n- Ring surface degradation enabling arc formation\n\n**Contributing Factors**:\n- Ring at 3,800 RF-hours in typical 3,000-5,000 range\n- Surface condition degraded enough to enable arcing\n- RF coupling to ring may be compromised\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-12\n2. **Inspect ring**: Document arc damage locations\n3. **Replace ring**: P/N 715-0567 (arc marks = replacement required)\n4. **Chamber inspection**: Check for arc damage elsewhere\n5. **Seasoning**: 5-wafer conditioning post-replacement\n\n## Prevention Measures\n\n- Add visual ring inspection to weekly PM\n- Implement RF arc detection in FDC\n- Replace ring at first sign of surface degradation\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-4789. 18% yield loss at 7-13mm from edge. 11 wafers affected. Gas distribution plate temperature elevated by 15°C.\n\nProcess Context: ETCH-LAM-19, Recipe: SOI_ETCH. Gas plate temp at 65°C vs. 50°C setpoint. Cooling water flow rate reduced.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate gas plate cooling causing thermal non-uniformity\n- Gas plate 15°C above setpoint indicates cooling failure\n- Reduced cooling water flow insufficient for heat removal\n- Thermal gradient affecting edge gas distribution\n\n**Contributing Factors**:\n- Cooling water system issue not detected by FDC\n- Gas plate temperature alarm threshold too high\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-19\n2. **Check cooling**: Verify cooling water flow and pressure\n3. **Clear blockage**: If flow restricted, flush cooling lines\n4. **Verify temperature**: Gas plate must reach 50°C setpoint\n5. **Process qual**: Verify edge uniformity after repair\n\n## Prevention Measures\n\n- Add cooling water flow monitoring to FDC\n- Reduce temperature alarm to +5°C above setpoint\n- Implement cooling system preventive maintenance\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-5890. 14% yield loss at 6-11mm from edge. 8 wafers affected. Issue started after process gas supplier change.\n\nProcess Context: ETCH-TEL-08, Recipe: CONTACT_CD. New gas supplier started 2 weeks ago. Gas purity certification shows same spec as previous supplier. Edge etch rate 8% higher than historical.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas supplier change affecting process chemistry\n- New supplier gas causing different etch behavior despite same purity spec\n- Edge etch rate 8% higher than historical baseline\n- Subtle gas composition difference affecting edge plasma\n\n**Contributing Factors**:\n- Supplier qualification did not include edge uniformity test\n- Purity spec may not capture all relevant impurities\n\n## Corrective Actions\n\n1. **Immediate**: Hold for gas investigation\n2. **Gas analysis**: Compare detailed composition old vs. new supplier\n3. **Test both**: Run qual wafers with both gas sources\n4. **Recipe adjust**: If gas acceptable, tune edge parameters\n5. **Document**: Update supplier qualification requirements\n\n## Prevention Measures\n\n- Require full process qualification for supplier changes\n- Add trace impurity analysis to gas specs\n- Include edge uniformity in supplier qualification\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-6901. 20% yield loss at 5-12mm from edge. 13 wafers affected. Wafer lift mechanism showing position drift.\n\nProcess Context: ETCH-AMAT-13, Recipe: HARD_MASK_OPEN. Lift pin position drifting 0.8mm from nominal during cycle. Recent pneumatic system maintenance.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lift pin position drift after pneumatic maintenance\n- 0.8mm position drift indicates pneumatic calibration issue\n- Drift causing wafer seating variation at edge\n- Poor seating affecting edge plasma coupling\n\n**Contributing Factors**:\n- Pneumatic system not recalibrated after maintenance\n- Position verification not in post-maintenance checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-13\n2. **Recalibrate**: Full lift pin position calibration\n3. **Verify pneumatics**: Check regulator settings post-maintenance\n4. **Position check**: Verify lift position within ±0.2mm\n5. **Wafer seating test**: Confirm uniform contact\n\n## Prevention Measures\n\n- Add position calibration to pneumatic maintenance procedure\n- Implement lift position monitoring in FDC\n- Configure alarm for position drift >0.3mm\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-7012. 8% yield loss at 4-8mm from edge. 4 wafers affected. Minor ring pattern appearing only on high-aspect-ratio features.\n\nProcess Context: ETCH-LAM-20, Recipe: DEEP_VIA_ETCH. High AR features at edge showing incomplete etch. Standard features at same location normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge ion angular distribution inadequate for high AR\n- High aspect ratio features require more directional ions\n- Edge zone ion angle distribution too broad\n- Standard features not affected due to lower AR requirement\n\n**Contributing Factors**:\n- Recipe edge parameters not optimized for high AR\n- Edge bias may be insufficient for AR requirements\n\n## Corrective Actions\n\n1. **Immediate**: Hold high AR lots on this tool\n2. **Recipe review**: Evaluate edge bias for high AR process\n3. **Parameter adjust**: Increase edge bias by 10-15%\n4. **Test wafer**: Verify high AR etch at edge zone\n5. **Optimize**: Fine-tune for best edge/center balance\n\n## Prevention Measures\n\n- Include high AR test structures in edge qualification\n- Document AR-specific edge parameter requirements\n- Create AR-optimized recipe variants\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-8123. 16% yield loss at 6-12mm from edge. 10 wafers affected. Chuck DC bias showing 200V offset from setpoint.\n\nProcess Context: ETCH-TEL-10, Recipe: POLY_GATE_TRIM. DC bias at 1200V vs. 1000V setpoint. HV power supply calibration last done 14 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HV power supply calibration drift\n- DC bias 200V (20%) above setpoint indicates calibration drift\n- 14 months since calibration exceeds typical 12-month interval\n- Excessive bias affecting edge etch profile\n\n**Contributing Factors**:\n- Calibration schedule not enforced\n- FDC bias monitoring tolerance too wide\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-10\n2. **Calibrate HV supply**: Full calibration to manufacturer spec\n3. **Verify bias**: Must be within ±3% of setpoint\n4. **Check components**: If calibration fails, replace HV module P/N 815-0234\n5. **Process qual**: Verify etch profile post-calibration\n\n## Prevention Measures\n\n- Enforce 12-month HV calibration schedule\n- Reduce FDC bias tolerance to ±5%\n- Add calibration due date tracking to PM system\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-9234. 11% yield loss at 5-9mm from edge. 6 wafers affected. Upper electrode gap measurement out of specification.\n\nProcess Context: ETCH-LAM-21, Recipe: DIELECTRIC_ETCH. Electrode gap at 14mm vs. 12mm spec. Gap setting changed after last PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Electrode gap misconfigured after PM\n- Gap 14mm vs. 12mm spec (2mm deviation)\n- Increased gap affecting edge plasma density\n- PM procedure did not verify gap setting\n\n**Contributing Factors**:\n- Gap verification not in PM checklist\n- Post-PM qualification did not catch gap error\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-21\n2. **Adjust gap**: Set to 12mm specification\n3. **Verify**: Gap measurement at multiple positions\n4. **Process qual**: Verify uniformity at correct gap\n5. **Review PM**: Audit PM procedure for gap step\n\n## Prevention Measures\n\n- Add gap verification to PM checklist with sign-off\n- Include gap measurement in post-PM qualification\n- Configure FDC for plasma parameters affected by gap\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-0456. 19% yield loss at 7-14mm from edge. 12 wafers affected. Chamber showing evidence of prior arcing event.\n\nProcess Context: ETCH-AMAT-14, Recipe: TUNGSTEN_ETCH. Arc damage visible on chamber wall near edge zone. Process interlock tripped 3 days ago but tool was reset without investigation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Unresolved arcing event causing chamber damage\n- Arc damage on chamber wall disrupting edge plasma\n- Interlock trip 3 days ago was arcing event\n- Tool reset without root cause investigation\n\n**Contributing Factors**:\n- Interlock reset without proper investigation\n- Arc damage inspection not performed after trip\n- Production pressure led to premature restart\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-14 for full inspection\n2. **Damage assessment**: Document all arc damage locations\n3. **Replace components**: Any arc-damaged parts must be replaced\n4. **Root cause**: Identify arc source (particle, gas, hardware)\n5. **Full qualification**: Complete tool requalification after repair\n\n## Prevention Measures\n\n- Require investigation for any interlock trip before reset\n- Implement arc detection with mandatory inspection\n- No tool restart after interlock without engineering sign-off\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-1567. 13% yield loss at 4-10mm from edge. 8 wafers affected. Plasma uniformity test shows 7% edge deviation.\n\nProcess Context: ETCH-TEL-11, Recipe: SRAM_ETCH. 49-point uniformity test shows edge deviation 7% vs. 5% spec. No recent hardware changes.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Progressive edge uniformity drift without clear hardware cause\n- 7% edge deviation exceeds 5% specification\n- No recent hardware changes suggests gradual degradation\n- Multiple components may have cumulative drift\n\n**Contributing Factors**:\n- Lack of regular uniformity monitoring allowed drift\n- No baseline trending to detect gradual changes\n\n## Corrective Actions\n\n1. **Immediate**: Hold processing for systematic review\n2. **Component check**: Inspect edge-affecting components (ring, seals, gas)\n3. **RF verification**: Check edge RF coupling parameters\n4. **Tuning**: Adjust edge compensation parameters\n5. **Requalify**: Verify uniformity <5% after adjustment\n\n## Prevention Measures\n\n- Implement weekly uniformity monitor wafer\n- Configure SPC for uniformity trending\n- Set warning limit at 4% to catch drift early\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-2678. 10% yield loss at 5-8mm from edge. 5 wafers affected. Gas purge line showing intermittent flow restriction.\n\nProcess Context: ETCH-LAM-22, Recipe: ISOLATION_ETCH. Chamber purge N2 flow intermittently drops to 60% of setpoint. Purge line filter last changed 8 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Purge line filter partial blockage\n- N2 purge flow drops to 60% intermittently\n- 8-month-old filter likely partially clogged\n- Inadequate purge allowing contaminants at edge zone\n\n**Contributing Factors**:\n- Filter change interval not defined in PM\n- Flow monitoring not configured for intermittent drops\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-22\n2. **Replace filter**: Purge line filter P/N 534-0123\n3. **Verify flow**: Confirm 100% N2 flow stable\n4. **Purge system**: Extended purge after filter change\n5. **Process qual**: Verify edge uniformity\n\n## Prevention Measures\n\n- Add purge line filter to 6-month PM\n- Configure FDC for flow drop detection\n- Implement flow trending with SPC limits\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-3789. 22% yield loss at 6-14mm from edge. 15 wafers affected. Two different recipes run on same tool showing same issue.\n\nProcess Context: ETCH-AMAT-15, Recipes: GATE_A and GATE_B both affected. Hardware issue suspected since multiple recipes impacted. RF hour counter showing 2,600 hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Hardware degradation affecting all recipes\n- Multiple recipes affected confirms hardware issue\n- RF hour counter at 2,600 hours exceeds O-ring life (2,500 hrs)\n- Recipe-independent pattern points to chamber seal or edge ring\n\n**Contributing Factors**:\n- RF hour tracking not linked to PM trigger\n- Common failure mode across recipes not immediately flagged\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-15 for full PM\n2. **Replace seals**: All O-rings P/N 839-0127, 839-0234\n3. **Inspect edge ring**: Replace if erosion visible P/N 715-0345\n4. **Leak check**: Verify <1 mTorr/min\n5. **Qualify both recipes**: Verify edge uniformity on both\n\n## Prevention Measures\n\n- Implement automatic PM trigger at 2,400 RF-hours\n- Configure cross-recipe yield monitoring\n- Flag multi-recipe failures as hardware priority\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-4890. 8% yield loss at 4-7mm from edge. 4 wafers affected. Slit valve not fully seating during process.\n\nProcess Context: ETCH-TEL-12, Recipe: BACKEND_ETCH. Slit valve sensor showing incomplete close. Valve cycle count at 85,000 (spec: 100,000 life).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slit valve wear causing incomplete seal\n- Valve at 85,000 cycles approaching 100,000 life limit\n- Incomplete seal allowing minor leak at valve location\n- Leak affecting edge plasma at valve side of chamber\n\n**Contributing Factors**:\n- Valve life approaching limit without proactive replacement\n- Incomplete close sensor may have tolerance issue\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-12\n2. **Inspect valve**: Check seal surface and mechanism\n3. **Replace valve**: P/N 623-0789 (proactive at 85% life)\n4. **Sensor calibration**: Verify close sensor accuracy\n5. **Leak check**: Confirm <1 mTorr/min with new valve\n\n## Prevention Measures\n\n- Replace slit valve at 80,000 cycles (80% life)\n- Add valve cycle counting to PM dashboard\n- Configure close sensor for tighter tolerance\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-5901. 15% yield loss at 6-11mm from edge. 9 wafers affected. Process abort occurred on 2 wafers due to endpoint failure.\n\nProcess Context: ETCH-LAM-23, Recipe: CONTACT_MAIN. Endpoint failed on wafers 7 and 15. OES signal saturated at edge wavelength. Optical window contaminated.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: OES optical window contamination\n- Contaminated window causing signal saturation\n- Edge wavelength particularly affected due to contamination pattern\n- Endpoint failure leading to over-etch at edge\n- Two process aborts from complete endpoint loss\n\n**Contributing Factors**:\n- Window cleaning not in regular PM\n- OES signal quality not trended\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-23\n2. **Clean window**: IPA clean of OES optical window\n3. **If damaged**: Replace window P/N 727-0567\n4. **OES calibration**: Full system calibration after cleaning\n5. **Signal verification**: Confirm clean signal across all wavelengths\n\n## Prevention Measures\n\n- Add OES window cleaning to monthly PM\n- Implement OES signal quality trending\n- Configure alarm for signal approaching saturation\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-6012. 17% yield loss at 5-12mm from edge. 11 wafers affected. Wafer temperature during process 8°C below setpoint.\n\nProcess Context: ETCH-AMAT-16, Recipe: HIGH_TEMP_ETCH. Wafer temp at 52°C vs. 60°C setpoint. ESC heater drawing normal power but He backside flow elevated.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive He backside cooling overwhelming heater\n- He flow elevated causing over-cooling\n- Heater at full power unable to compensate\n- Edge zone more affected due to He distribution pattern\n- 8°C below setpoint significantly impacts etch rate\n\n**Contributing Factors**:\n- He flow control not properly tracking temperature\n- Flow increase may be from MFC drift or setpoint error\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-16\n2. **Check He MFC**: Verify flow setpoint and actual flow\n3. **Calibrate MFC**: If drifted, recalibrate or replace P/N 614-0456\n4. **Temperature verify**: Confirm wafer reaches 60°C setpoint\n5. **Process qual**: Verify edge uniformity at correct temperature\n\n## Prevention Measures\n\n- Implement closed-loop He flow control with temperature\n- Add temperature deviation alarm at ±3°C\n- Include He flow verification in monthly PM\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-7123. 6% yield loss at 4-6mm from edge. 3 wafers affected. Very minor pattern at extreme wafer edge.\n\nProcess Context: ETCH-TEL-13, Recipe: TRIM_ETCH. Edge exclusion currently set to 3mm. Product requires 2mm edge exclusion for die at edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge exclusion zone configuration mismatch\n- Tool edge exclusion at 3mm but product requires 2mm\n- Dies at 2-3mm from edge being impacted by edge effects\n- Recipe/product specification mismatch\n\n**Contributing Factors**:\n- Product edge exclusion requirement not communicated to process\n- Standard recipe template uses 3mm default\n\n## Corrective Actions\n\n1. **Immediate**: Review product edge exclusion requirement\n2. **Recipe update**: Adjust edge exclusion to 2mm if process capable\n3. **Edge optimization**: Tune edge parameters for 2mm exclusion\n4. **Qualification**: Full edge die qualification at 2mm setting\n5. **Document**: Update recipe to match product spec\n\n## Prevention Measures\n\n- Include edge exclusion in product-to-process handoff\n- Create product-specific recipe variants for edge requirements\n- Add edge exclusion verification to recipe release\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-8234. 24% yield loss at 7-15mm from edge. 18 wafers affected. Power supply showing voltage ripple on DC bias.\n\nProcess Context: ETCH-LAM-24, Recipe: CRITICAL_GATE. DC bias ripple at 8% peak-to-peak vs. 2% spec. Power supply capacitor bank suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: DC power supply capacitor degradation\n- 8% voltage ripple far exceeds 2% specification\n- Capacitor bank degradation causing poor filtering\n- Ripple creating pulsed plasma affecting edge uniformity\n\n**Contributing Factors**:\n- Power supply capacitors not in PM schedule\n- Ripple monitoring not configured in FDC\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-24\n2. **Power supply diagnostics**: Check capacitor ESR values\n3. **Replace capacitor bank**: P/N 925-0567\n4. **Verify ripple**: Must achieve <2% peak-to-peak\n5. **Process qual**: Critical gate recipe qualification\n\n## Prevention Measures\n\n- Add power supply diagnostics to annual PM\n- Configure FDC for voltage ripple monitoring\n- Set alarm at 3% ripple for early warning\n\n**Severity**: Critical\n**Yield Impact**: 24%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-9345. 12% yield loss at 5-10mm from edge. 7 wafers affected. Tool showing different behavior on day shift vs. night shift.\n\nProcess Context: ETCH-AMAT-17, Recipe: STANDARD_OXIDE. Day shift yield normal (97%). Night shift yield degraded (85%). Same recipe, same tool, different operators.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator procedure variation between shifts\n- Significant yield difference between shifts on same tool/recipe\n- Day shift following standard procedures\n- Night shift may have procedure deviation\n\n**Contributing Factors**:\n- Procedure documentation may be ambiguous\n- Night shift training or supervision difference\n- Possible unapproved parameter adjustment\n\n## Corrective Actions\n\n1. **Immediate**: Shadow night shift operation\n2. **Procedure audit**: Compare actual practice vs. documented procedure\n3. **Training review**: Verify night shift qualification current\n4. **Parameter check**: Audit any manual adjustments made\n5. **Standardize**: Ensure identical practice across shifts\n\n## Prevention Measures\n\n- Implement operator action logging\n- Reduce manual adjustment options where possible\n- Cross-shift communication and procedure reviews\n- Regular procedure compliance audits\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-0567. 14% yield loss at 6-12mm from edge. 8 wafers affected. Chamber pressure baseline shifted 3 mTorr higher than historical.\n\nProcess Context: ETCH-TEL-14, Recipe: VIA_ETCH_ADV. Base pressure at 8 mTorr vs. 5 mTorr historical. Turbo pump approaching 40,000 hours runtime.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Turbo pump performance degradation\n- Base pressure 3 mTorr above historical indicates pump degradation\n- 40,000 hours runtime suggests bearing or rotor wear\n- Elevated base pressure affecting edge zone vacuum quality\n\n**Contributing Factors**:\n- Turbo pump runtime not tracked for replacement\n- Base pressure trending not configured\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-14\n2. **Pump diagnostics**: Check speed, vibration, temperature\n3. **Replace turbo**: If degraded, P/N 634-0123\n4. **Verify base pressure**: Must achieve <5 mTorr\n5. **System leak check**: Confirm no other leak sources\n\n## Prevention Measures\n\n- Implement turbo pump runtime tracking\n- Replace at 35,000 hours proactively\n- Add base pressure to daily monitoring checklist\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-1678. 9% yield loss at 4-8mm from edge. 5 wafers affected. Pattern shows slight rotation relative to notch.\n\nProcess Context: ETCH-LAM-25, Recipe: LINER_STRIP. Edge pattern rotated ~5° from expected notch alignment. Pre-aligner showing minor calibration drift.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pre-aligner calibration drift\n- ~5° rotation from expected alignment indicates pre-aligner issue\n- Calibration drift causing wafer misposition on chuck\n- Edge pattern rotation confirms alignment source\n\n**Contributing Factors**:\n- Pre-aligner calibration check not in regular PM\n- Drift developed gradually without detection\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-25\n2. **Pre-aligner calibration**: Full alignment verification\n3. **Adjust**: Correct to ±0.1° specification\n4. **Verify**: Run test wafers to confirm alignment\n5. **Chuck inspection**: Ensure no secondary positioning issue\n\n## Prevention Measures\n\n- Add pre-aligner calibration to monthly PM\n- Implement alignment verification wafer weekly\n- Configure FDC for notch position monitoring\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-2789. 18% yield loss at 5-13mm from edge. 12 wafers affected. Fab power fluctuation event logged during processing.\n\nProcess Context: ETCH-AMAT-18, Recipe: GATE_CRITICAL. Facility power dip of 8% for 0.5 seconds during lot processing. UPS did not fully compensate. Tool continued processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Facility power fluctuation affecting process\n- 8% power dip for 0.5 seconds during processing\n- UPS compensation insufficient for duration\n- RF power disruption causing edge plasma instability\n- Tool continued without abort, processing affected wafers\n\n**Contributing Factors**:\n- UPS capacity may be insufficient for this tool\n- Power dip did not trigger process abort\n- Facility power quality event\n\n## Corrective Actions\n\n1. **Immediate**: Review all wafers processed during event\n2. **Disposition**: Likely scrap affected wafers\n3. **UPS review**: Verify UPS capacity for tool requirements\n4. **Abort configuration**: Add power quality abort trigger\n5. **Coordinate**: Report to facilities for power quality investigation\n\n## Prevention Measures\n\n- Upgrade UPS if capacity insufficient\n- Configure process abort for power dip >5%\n- Add power quality monitoring to tool FDC\n- Coordinate with facilities on power stability\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-3890. 11% yield loss at 6-10mm from edge. 6 wafers affected. Recipe step time showing 15% variation from wafer to wafer.\n\nProcess Context: ETCH-TEL-15, Recipe: SPACER_TRIM. Endpoint-controlled step showing 15% time variation vs. 5% spec. OES signal noise elevated.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: OES signal noise causing erratic endpoint detection\n- 15% step time variation far exceeds 5% specification\n- Elevated OES noise causing inconsistent endpoint triggers\n- Variable etch times affecting edge uniformity\n\n**Contributing Factors**:\n- OES system signal quality degraded\n- Endpoint algorithm sensitivity to noise\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-15\n2. **OES diagnostics**: Check detector, window, fiber optic\n3. **Clean/replace**: Optical components as needed\n4. **Signal verification**: Confirm S/N ratio within spec\n5. **Endpoint validation**: Verify <5% time variation\n\n## Prevention Measures\n\n- Add OES signal quality to FDC monitoring\n- Implement endpoint time SPC trending\n- Configure alarm for time variation >7%\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-4901. 7% yield loss at 4-7mm from edge. 3 wafers affected. First lot after extended tool idle (72 hours).\n\nProcess Context: ETCH-LAM-26, Recipe: OXIDE_MAIN. Tool idle 72 hours for holiday weekend. Standard 3-wafer seasoning run before production. No other lots affected after first lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient seasoning after extended idle\n- 72-hour idle requires more than standard 3-wafer seasoning\n- Extended idle allows moisture absorption and surface changes\n- First lot absorbed conditioning, subsequent lots normal\n\n**Contributing Factors**:\n- Seasoning wafer count not scaled for idle duration\n- No extended-idle procedure defined\n\n## Corrective Actions\n\n1. **Immediate**: Affected lot already processed, review for rework\n2. **No additional action**: Tool now conditioned, running normally\n3. **Document**: Record idle duration and yield impact\n4. **Procedure update**: Define extended idle seasoning requirements\n\n## Prevention Measures\n\n- Create idle-duration-based seasoning matrix:\n  - <24 hrs: 3 wafers\n  - 24-48 hrs: 5 wafers  \n  - >48 hrs: 10 wafers\n- Implement automatic seasoning adjustment based on idle time\n- Add first-lot-after-idle yield monitoring\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-5012. 20% yield loss at 7-14mm from edge. 14 wafers affected. Chamber showing evidence of process kit mismatch.\n\nProcess Context: ETCH-AMAT-19, Recipe: PREMIUM_ETCH. Wrong edge ring installed during last PM - 200mm ring in 300mm chamber. Ring P/N mismatch discovered during troubleshooting.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong process kit component installed\n- 200mm edge ring installed in 300mm chamber\n- Significant geometry mismatch affecting edge plasma\n- PM procedure error - wrong part used\n\n**Contributing Factors**:\n- Part verification not performed during PM\n- Similar part numbers for different wafer sizes\n- Post-PM qualification did not catch issue\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-19\n2. **Replace ring**: Install correct 300mm ring P/N 715-0300\n3. **Verify all parts**: Audit all process kit components\n4. **Leak check**: Full system verification\n5. **Requalification**: Complete tool qualification\n\n## Prevention Measures\n\n- Implement barcode verification for process kit parts\n- Add part number verification step to PM procedure\n- Color-code parts by wafer size\n- Require second-person verification for critical parts\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-6123. 13% yield loss at 5-11mm from edge. 8 wafers affected. Process gas showing moisture contamination on RGA.\n\nProcess Context: ETCH-TEL-16, Recipe: NITRIDE_MAIN. RGA shows H2O peak 10x above baseline. Gas cylinder changed 2 days ago. New cylinder from different batch.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Moisture contamination in new gas cylinder\n- RGA shows 10x H2O above baseline\n- New cylinder batch may have moisture contamination\n- Moisture affecting edge plasma chemistry\n\n**Contributing Factors**:\n- Incoming gas not tested before connection\n- Different batch may have different purity\n- No RGA baseline check after cylinder change\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-16\n2. **Replace cylinder**: Use cylinder from known-good batch\n3. **Purge lines**: Extended purge to remove moisture\n4. **RGA verification**: Confirm H2O returns to baseline\n5. **Quarantine**: Hold suspect cylinder batch for testing\n\n## Prevention Measures\n\n- Implement incoming gas purity verification\n- Require RGA check after every cylinder change\n- Track gas batch numbers in process records\n- Configure RGA moisture alarm\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-7234. 16% yield loss at 6-12mm from edge. 10 wafers affected. Bias RF showing forward/reflected power imbalance.\n\nProcess Context: ETCH-LAM-27, Recipe: DUAL_FREQ_ETCH. Bias RF forward 1000W but reflected 180W (18%) vs. spec <10%. RF cable connector suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF cable connector degradation\n- 18% reflected power far exceeds 10% specification\n- Forward/reflected imbalance indicates impedance mismatch\n- Connector degradation or loose connection likely cause\n- Edge zone particularly sensitive to RF delivery issues\n\n**Contributing Factors**:\n- RF cable connectors not in regular PM inspection\n- Reflected power alarm threshold too high\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-27\n2. **Inspect connectors**: Check all RF cable connections\n3. **Re-torque or replace**: Connectors showing wear P/N 925-0789\n4. **RF verification**: Confirm reflected power <10%\n5. **Process qual**: Verify edge uniformity\n\n## Prevention Measures\n\n- Add RF connector inspection to quarterly PM\n- Reduce reflected power alarm to 12%\n- Implement reflected power trending\n- Use torque-indicating connectors\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-8345. 10% yield loss at 4-9mm from edge. 6 wafers affected. Load lock showing pressure instability during wafer transfer.\n\nProcess Context: ETCH-AMAT-20, Recipe: BACKEND_VIA. Load lock pressure spikes during transfer cycle. Roughing pump showing reduced pumping speed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Load lock roughing pump degradation\n- Pressure instability during transfer indicates pump issue\n- Reduced pumping speed causing incomplete evacuation\n- Residual atmosphere entering process chamber at edge\n\n**Contributing Factors**:\n- Roughing pump performance not monitored\n- Load lock pressure stability not in FDC\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-20\n2. **Pump diagnostics**: Check roughing pump performance\n3. **Service pump**: Oil change, check valves, or replace P/N 634-0456\n4. **Verify pressure**: Load lock must reach base pressure <50 mTorr\n5. **Transfer test**: Confirm stable pressure during transfer\n\n## Prevention Measures\n\n- Add roughing pump to annual service schedule\n- Monitor load lock pump-down time\n- Configure alarm for pressure spike during transfer\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-9456. 15% yield loss at 5-11mm from edge. 9 wafers affected. Chamber seasoning film showing delamination at edge zone.\n\nProcess Context: ETCH-TEL-17, Recipe: OXIDE_STI. Visual inspection shows seasoning film peeling at chamber edge. Film deposited 800 RF-hours ago. Particles correlate with edge defect locations.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Seasoning film delamination causing particle contamination\n- Seasoning film at 800 RF-hours showing edge delamination\n- Flaking film generating particles at wafer edge\n- Particle locations correlate with defect pattern\n\n**Contributing Factors**:\n- Seasoning film life not characterized for this process\n- No visual inspection of film condition in PM\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-17\n2. **Wet clean**: Full chamber wet clean to remove all film\n3. **Inspect**: Verify all delaminated material removed\n4. **Re-season**: Fresh seasoning cycle (10+ wafers)\n5. **Particle check**: Verify <0.05 particles/cm² before release\n\n## Prevention Measures\n\n- Establish seasoning film life limit (suggest 600 RF-hours)\n- Add film visual inspection to weekly PM\n- Implement particle trending to detect delamination onset\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-0678. 21% yield loss at 6-14mm from edge. 15 wafers affected. All wafers from single FOUP showing issue, other FOUPs on same tool normal.\n\nProcess Context: ETCH-LAM-28, Recipe: GATE_STACK. FOUP-3892 wafers affected. FOUP-3891 and FOUP-3893 processed on same tool show normal yield. FOUP-3892 recently returned from external repair.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP contamination from external repair\n- Single FOUP issue rules out tool as root cause\n- FOUP-3892 recently returned from external repair\n- Repair process may have introduced contamination\n- Contamination causing edge defects on wafers in this FOUP\n\n**Contributing Factors**:\n- No FOUP qualification after external repair\n- Incoming FOUP inspection not performed\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-3892\n2. **Inspect FOUP**: Full visual and particle inspection\n3. **Clean or scrap**: Based on contamination type and level\n4. **Wafer disposition**: Review affected wafers for rework\n5. **Audit repair vendor**: Review repair process quality\n\n## Prevention Measures\n\n- Require FOUP qualification after any external service\n- Implement incoming inspection for repaired FOUPs\n- Run test wafers in returned FOUPs before production\n- Track FOUP service history\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-1789. 8% yield loss at 4-7mm from edge. 4 wafers affected. Issue only on 150mm recipe, 200mm recipe on same tool normal.\n\nProcess Context: ETCH-AMAT-21 (multi-size capable). 150mm Recipe: LEGACY_OXIDE affected. 200mm Recipe: STD_OXIDE normal. 150mm adapter ring at 1,800 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: 150mm adapter ring wear\n- 150mm recipe affected while 200mm normal confirms adapter issue\n- Adapter ring at 1,800 RF-hours showing wear\n- Adapter-specific edge effect not present for native 200mm\n\n**Contributing Factors**:\n- Adapter ring tracked separately from main chamber components\n- Lower 150mm volume means less frequent inspection\n\n## Corrective Actions\n\n1. **Immediate**: Suspend 150mm processing\n2. **Inspect adapter**: Check 150mm adapter ring condition\n3. **Replace adapter ring**: P/N 715-0150 if wear visible\n4. **150mm qualification**: Qual wafers after replacement\n5. **200mm unaffected**: Can continue 200mm processing\n\n## Prevention Measures\n\n- Track adapter ring RF-hours separately\n- Include adapter inspection when running 150mm product\n- Establish adapter ring life limit\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-2890. 19% yield loss at 5-13mm from edge. 13 wafers affected. Source RF power showing pulsing behavior not in recipe.\n\nProcess Context: ETCH-TEL-18, Recipe: HKMG_GATE. Source RF showing 5Hz pulsing at 20% amplitude. Recipe specifies continuous RF. RF generator showing fault history.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF generator intermittent fault causing unintended pulsing\n- 5Hz pulsing not specified in continuous RF recipe\n- 20% amplitude variation severely impacts edge plasma\n- Generator fault history indicates degrading component\n\n**Contributing Factors**:\n- RF fault history not reviewed before lot start\n- Pulsing behavior not detected by FDC continuous mode check\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-18\n2. **Generator diagnostics**: Full RF generator testing\n3. **Repair/replace**: Based on fault diagnosis P/N 925-0234\n4. **Verify**: Confirm stable continuous RF output\n5. **Process qual**: Critical recipe verification\n\n## Prevention Measures\n\n- Review tool fault history before production lots\n- Add RF stability monitoring to FDC (detect pulsing)\n- Implement RF generator health trending\n- Configure alarm for unexpected RF modulation\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-3901. 12% yield loss at 6-10mm from edge. 7 wafers affected. Chamber isolation valve not fully opening during process.\n\nProcess Context: ETCH-LAM-29, Recipe: CONTACT_OPEN. Isolation valve showing 92% open vs. 100% spec. Valve at 45,000 cycles. Conductance restriction affecting edge gas flow.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber isolation valve partial obstruction\n- Valve only 92% open vs. 100% specification\n- 45,000 cycles indicates valve wear\n- Partial restriction affecting edge zone gas conductance\n\n**Contributing Factors**:\n- Valve position monitoring not precise enough\n- Cycle count not tracked for replacement\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-29\n2. **Inspect valve**: Check for debris or wear\n3. **Clean or replace**: Valve P/N 623-0234\n4. **Verify position**: Must achieve 100% open\n5. **Flow verification**: Confirm gas conductance restored\n\n## Prevention Measures\n\n- Implement valve cycle counting\n- Replace at 40,000 cycles proactively\n- Add high-resolution valve position monitoring\n- Configure alarm for valve position <98%\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-4012. 14% yield loss at 5-11mm from edge. 8 wafers affected. Optical fiber for OES showing degraded transmission.\n\nProcess Context: ETCH-AMAT-22, Recipe: POLY_TRIM. OES signal strength 40% of baseline. Optical fiber at 3 years age. Fiber tip showing discoloration from plasma exposure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: OES optical fiber degradation\n- Signal strength at 40% of baseline severely degraded\n- 3-year fiber showing plasma exposure damage\n- Degraded signal causing endpoint detection issues at edge\n- Fiber tip discoloration confirms plasma damage\n\n**Contributing Factors**:\n- Optical fiber life not defined in PM schedule\n- Signal strength trending not implemented\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-22\n2. **Replace fiber**: P/N 727-0890 OES fiber assembly\n3. **OES calibration**: Full system calibration\n4. **Signal verification**: Confirm signal strength at baseline\n5. **Endpoint test**: Verify accurate endpoint detection\n\n## Prevention Measures\n\n- Add OES fiber to 2-year replacement schedule\n- Implement signal strength trending\n- Configure alarm for signal <70% baseline\n- Protect fiber tip with appropriate housing\n\n**Severity**: Major\n**Yield Impact**: 14%"
  }
]
