* RX FAMILY ASSEMBLER V3.04.00.01 [10 Sep 2021] *  SOURCE LIST  Fri Dec 23 10:01:51 2022

LOC.     OBJ.              0XMDA SOURCE STATEMENT

                                 ;RX Family C/C++ Compiler (V3.04.00 [24 Nov 2021])  23-Dec-2022 10:01:49
                                 
                                 ;*** CPU TYPE ***
                                 
                                 ;-ISA=RXV2
                                 
                                 ;*** COMMAND PARAMETER ***
                                 
                                 ;-isa=rxv2
                                 ;-fpu
                                 ;-save_acc
                                 ;-MAKEUD=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\HardwareDebug\src
                                 ;-include=C:\Renesas\CS+\CC\CC-RX\V3.04.00\/include
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\r_config
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\r_pincfg
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\general
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\r_bsp
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\Config_RIIC0
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\Config_SCI0
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\r_riic_rx
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\r_riic_rx\src
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\r_sci_iic_rx
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\r_sci_iic_rx\src
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\Config_MTU3_MTU4
                                 ;-lang=c99
                                 ;-utf8
                                 ;-message
                                 ;-output=obj
                                 ;-obj_path=src
                                 ;-debug
                                 ;-outcode=utf8
                                 ;-show=source
                                 ;-optimize=max
                                 ;-goptimize
                                 ;-speed
                                 ;-type_size_access_to_volatile
                                 ;-nologo
                                 ;-listfile=src/main.lst
                                 ;../src/main.c
                                 
                                 		.glb	_debug
                                 		.glb	_main
                                 ;LineNo. C-SOURCE STATEMENT
                                 
                                 		.SECTION	P,CODE
00000000                         _main:
                                 		.STACK	_main=4
                                 ;       1 #include "r_smc_entry.h"
                                 ;       2 
                                 ;       3 void main(void);
                                 ;       4 
                                 ;       5 #define VECT_TRAP_0 0
                                 ;       6 #define VECT_TRAP_1 1
                                 ;       7 #define VECT_TRAP_2 2
                                 ;       8 
                                 ;       9 void main(void)
                                 ;      10 {
                                 ;      11     R_BSP_SET_IPL( MY_BSP_CFG_FIT_UNNESTED_IPL_MAX - 1 );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",11
00000000 757007                  		MVTIPL #07H
                                 ;      12     R_BSP_INT( VECT( TRAP, 0 ) );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",12
00000003 756000                  		INT #00H
                                 ;      13     R_BSP_INT( VECT( TRAP, 1 ) );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",13
00000006 756001                  		INT #01H
                                 ;      14     R_BSP_INT( VECT( TRAP, 2 ) );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",14
00000009 756002                  		INT #02H
                                 ;      15 
                                 ;      16     R_BSP_SET_IPL( MY_BSP_CFG_FIT_UNNESTED_IPL_MAX );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",16
0000000C 757008                  		MVTIPL #08H
                                 ;      17     R_BSP_INT( VECT( TRAP, 0 ) );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",17
0000000F 756000                  		INT #00H
                                 ;      18     R_BSP_INT( VECT( TRAP, 1 ) );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",18
00000012 756001                  		INT #01H
                                 ;      19     R_BSP_INT( VECT( TRAP, 2 ) );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",19
00000015 756002                  		INT #02H
                                 ;      20 
                                 ;      21     R_BSP_SET_IPL( MY_BSP_CFG_FIT_UNNESTED_IPL_MAX + 1 );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",21
00000018 757009                  		MVTIPL #09H
                                 ;      22     R_BSP_INT( VECT( TRAP, 0 ) );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",22
0000001B 756000                  		INT #00H
                                 ;      23     R_BSP_INT( VECT( TRAP, 1 ) );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",23
0000001E 756001                  		INT #01H
                                 ;      24     R_BSP_INT( VECT( TRAP, 2 ) );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",24
00000021 756002                  		INT #02H
                                 ;      25 
                                 ;      26 #if 0 /* later */
                                 ;      27     R_BSP_SET_IPL( BSP_CFG_FIT_IPL_MAX - 1 );
                                 ;      28     R_BSP_INT( VECT( TRAP, 0 ) );
                                 ;      29     R_BSP_INT( VECT( TRAP, 1 ) );
                                 ;      30     R_BSP_INT( VECT( TRAP, 2 ) );
                                 ;      31 
                                 ;      32     R_BSP_SET_IPL( BSP_CFG_FIT_IPL_MAX );
                                 ;      33     R_BSP_INT( VECT( TRAP, 0 ) );
                                 ;      34     R_BSP_INT( VECT( TRAP, 1 ) );
                                 ;      35     R_BSP_INT( VECT( TRAP, 2 ) );
                                 ;      36 
                                 ;      37     R_BSP_SET_IPL( BSP_CFG_FIT_IPL_MAX + 1 );
                                 ;      38     R_BSP_INT( VECT( TRAP, 0 ) );
                                 ;      39     R_BSP_INT( VECT( TRAP, 1 ) );
                                 ;      40     R_BSP_INT( VECT( TRAP, 2 ) );
                                 ;      41 #endif
                                 ;      42 
                                 ;      43     R_BSP_NOP();
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",43
00000024 03                      		NOP
00000025                         L11:	; bb1
                                 ;      44 
                                 ;      45     for(;;);
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",45
00000025 2Err                 B  		BRA L11
00000027                         __$_trap0_isr:
                                 		.STACK	__$_trap0_isr=36
                                 		.RVECTOR	0,__$_trap0_isr
                                 ;      46 }
                                 ;      47 
                                 ;      48 uint32_t debug = 0x5a5a5a5a;
                                 ;      49 
                                 ;      50 R_BSP_PRAGMA_STATIC_INTERRUPT(trap0_isr, VECT(TRAP, 0))
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",50
00000027 6EEF                    		PUSHM R14-R15
00000029 6E15                    		PUSHM R1-R5
                                 		._LINE_TOP  inline_asm
0000002B FD6A01                  MVFC PSW, R1 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
0000002E 6981                    SHLR # 24, R1 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
00000030 64F1                    AND # 15, R1 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
                                 		._LINE_END  inline_asm
00000032 6171                    		CMP #07H, R1
00000034 24rr                    		BGTU L14
00000036                         L13:	; if_then_bb
00000036 757008                  		MVTIPL #08H
00000039                         L14:	; if_break_bb
                                 		._LINE_TOP  inline_asm
00000039 7FA8                    SETPSW I 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
0000003B 7EB1                    POP R1 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
0000003D 710018                  ADD # ((7 - 1) * 4), R0 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
00000040 7EC0                    PUSHC PSW 
                                 		._LINE_END  inline_asm
00000042 39rrrr               W  		BSR __$trap0_isr
                                 		._LINE_TOP  inline_asm
00000045 7F95                    RTE 
                                 		._LINE_END  inline_asm
00000047 6F15                    		POPM R1-R5
00000049 6FEF                    		POPM R14-R15
0000004B 7F95                    		RTE
0000004D                         __$trap0_isr:
                                 		.STACK	__$trap0_isr=12
                                 ;      51 R_BSP_ATTRIB_STATIC_INTERRUPT void trap0_isr(void)
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",51
0000004D 7EA1                    		PUSH.L R1
                                 ;      52 {
                                 ;      53     debug = 0;
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",53
0000004F FB12rrrrrrrr            		MOV.L #_debug, R1
00000055 F81600                  		MOV.L #00000000H, [R1]
00000058 7EB1                    		POP R1
0000005A 7F95                    		RTE
0000005C                         __$_trap1_isr:
                                 		.STACK	__$_trap1_isr=36
                                 		.RVECTOR	1,__$_trap1_isr
                                 ;      54 }
                                 ;      55 
                                 ;      56 #if defined(__CCRX__) /*----------------------------------------------------*/
                                 ;      57 
                                 ;      58 #define trap1_isr(...) R_CG_ATTRIB_INTERRUPT_FIT_IPL_MAX_EI(trap1_isr, __VA_ARGS__)
                                 ;      59 /**/
                                 ;      60 #pragma interrupt trap1_isr(vect = VECT(TRAP, 1))
                                 ;      61 static void trap1_isr(void)
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",61
0000005C 6EEF                    		PUSHM R14-R15
0000005E 6E15                    		PUSHM R1-R5
                                 		._LINE_TOP  inline_asm
00000060 FD6A01                  MVFC PSW, R1 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
00000063 6981                    SHLR # 24, R1 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
00000065 64F1                    AND # 15, R1 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
                                 		._LINE_END  inline_asm
00000067 6171                    		CMP #07H, R1
00000069 24rr                    		BGTU L18
0000006B                         L17:	; if_then_bb
0000006B 757008                  		MVTIPL #08H
0000006E                         L18:	; if_break_bb
                                 		._LINE_TOP  inline_asm
0000006E 7FA8                    SETPSW I 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
00000070 7EB1                    POP R1 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
00000072 710018                  ADD # ((7 - 1) * 4), R0 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
00000075 7EC0                    PUSHC PSW 
                                 		._LINE_END  inline_asm
00000077 39rrrr               W  		BSR __$trap1_isr
                                 		._LINE_TOP  inline_asm
0000007A 7F95                    RTE 
                                 		._LINE_END  inline_asm
0000007C 6F15                    		POPM R1-R5
0000007E 6FEF                    		POPM R14-R15
00000080 7F95                    		RTE
00000082                         __$trap1_isr:
                                 		.STACK	__$trap1_isr=12
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",61
00000082 7EA1                    		PUSH.L R1
                                 ;      62 {
                                 ;      63     debug = 1;
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",63
00000084 FB12rrrrrrrr            		MOV.L #_debug, R1
0000008A F81601                  		MOV.L #00000001H, [R1]
0000008D 7EB1                    		POP R1
0000008F 7F95                    		RTE
00000091                         __$trap2_isr:
                                 		.STACK	__$trap2_isr=12
                                 		.RVECTOR	2,__$trap2_isr
                                 ;      64 }
                                 ;      65 
                                 ;      66 #define trap2_isr(...) R_CG_ATTRIB_INTERRUPT_EI(trap2_isr, __VA_ARGS__)
                                 ;      67 /**/
                                 ;      68 #pragma interrupt trap2_isr(vect = VECT(TRAP, 2))
                                 ;      69 static void trap2_isr(void)
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",69
00000091 7FA8                    		SETPSW I
00000093 7EA1                    		PUSH.L R1
                                 ;      70 {
                                 ;      71     debug = 2;
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",71
00000095 FB12rrrrrrrr            		MOV.L #_debug, R1
0000009B F81602                  		MOV.L #00000002H, [R1]
0000009E 7EB1                    		POP R1
000000A0 7F95                    		RTE
                                 ;      72 }
                                 ;      73 
                                 ;      74 #elif defined(__GNUC__) /*--------------------------------------------------*/
                                 ;      75 
                                 ;      76 void trap1_isr(void) __attribute__ ((interrupt(".rvectors", VECT(TRAP, 1))));
                                 ;      77 /**/
                                 ;      78 #define trap1_isr(...) R_CG_ATTRIB_INTERRUPT_FIT_IPL_MAX_EI(trap1_isr, __VA_ARGS__)
                                 ;      79 /**/
                                 ;      80 void trap1_isr(void)
                                 ;      81 {
                                 ;      82     debug = 1;
                                 ;      83 }
                                 ;      84 
                                 ;      85 void trap2_isr(void) __attribute__ ((interrupt(".rvectors", VECT(TRAP, 2))));
                                 ;      86 /**/
                                 ;      87 #define trap2_isr(...) R_CG_ATTRIB_INTERRUPT_EI(trap2_isr, __VA_ARGS__)
                                 ;      88 /**/
                                 ;      89 void trap2_isr(void)
                                 ;      90 {
                                 ;      91     debug = 2;
                                 ;      92 }
                                 ;      93 
                                 ;      94 #elif defined(__ICCRX__) /*-------------------------------------------------*/
                                 ;      95 
                                 ;      96 #define trap1_isr(...) R_CG_ATTRIB_INTERRUPT_FIT_IPL_MAX_EI(trap1_isr, __VA_ARGS__)
                                 ;      97 /**/
                                 ;      98 #pragma vector = VECT(TRAP, 1)
                                 ;      99 __interrupt static void trap1_isr(void) // Remark[Pe082]: storage class is not first
                                 ;     100 {
                                 ;     101     debug = 1;
                                 ;     102 }
                                 ;     103 
                                 ;     104 #define trap2_isr(...) R_CG_ATTRIB_INTERRUPT_EI(trap2_isr, __VA_ARGS__)
                                 ;     105 /**/
                                 ;     106 #pragma vector = VECT(TRAP, 2)
                                 ;     107 __interrupt static void trap2_isr(void) // Remark[Pe082]: storage class is not first
                                 ;     108 {
                                 ;     109     debug = 2;
                                 ;     110 }
                                 ;     111 
                                 ;     112 #endif /*-------------------------------------------------------------------*/
                                 		.SECTION	D,ROMDATA,ALIGN=4
00000000                         _debug:
00000000 5A5A5A5A                		.lword	5A5A5A5AH
                                 		.END

Information List

TOTAL ERROR(S)    00000
TOTAL WARNING(S)  00000
TOTAL LINE(S)     00303   LINES

Section List

Attr         Size               Name
CODE     0000000162(000000A2H)  P
ROMDATA  0000000004(00000004H)  D

Cpu Type

-ISA=RXV2 -FPU

Command Parameter

-subcommand=C:\Temp\DevTools\$ccrx55EC7C4\$ccrx\main.src.cmd
    -nologo
    -isa=rxv2
    -fpu
    -fint_register=0
    -endian=little
    -goptimize
    -debug
-listfile=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\HardwareDebug\src\main.lst
-output=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\HardwareDebug\src\main.obj
