<stg><name>operator+=</name>


<trans_list>

<trans id="24" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %rhs_im_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %rhs_im_read)

]]></Node>
<StgValue><ssdm name="rhs_im_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %rhs_re_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %rhs_re_read)

]]></Node>
<StgValue><ssdm name="rhs_re_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x_complex_im_read = call float @_ssdm_op_Read.ap_auto.float(float %x_complex_float_im_read)

]]></Node>
<StgValue><ssdm name="x_complex_im_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x_complex_re_read = call float @_ssdm_op_Read.ap_auto.float(float %x_complex_float_re_read)

]]></Node>
<StgValue><ssdm name="x_complex_re_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %agg_result_re_write_s = fadd float %rhs_re_read_1, %x_complex_re_read

]]></Node>
<StgValue><ssdm name="agg_result_re_write_s"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %agg_result_im_write_s = fadd float %rhs_im_read_1, %x_complex_im_read

]]></Node>
<StgValue><ssdm name="agg_result_im_write_s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %agg_result_re_write_s = fadd float %rhs_re_read_1, %x_complex_re_read

]]></Node>
<StgValue><ssdm name="agg_result_re_write_s"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %agg_result_im_write_s = fadd float %rhs_im_read_1, %x_complex_im_read

]]></Node>
<StgValue><ssdm name="agg_result_im_write_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="13" st_id="3" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %agg_result_re_write_s = fadd float %rhs_re_read_1, %x_complex_re_read

]]></Node>
<StgValue><ssdm name="agg_result_re_write_s"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %agg_result_im_write_s = fadd float %rhs_im_read_1, %x_complex_im_read

]]></Node>
<StgValue><ssdm name="agg_result_im_write_s"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="15" st_id="4" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %agg_result_re_write_s = fadd float %rhs_re_read_1, %x_complex_re_read

]]></Node>
<StgValue><ssdm name="agg_result_re_write_s"/></StgValue>
</operation>

<operation id="16" st_id="4" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %agg_result_im_write_s = fadd float %rhs_im_read_1, %x_complex_im_read

]]></Node>
<StgValue><ssdm name="agg_result_im_write_s"/></StgValue>
</operation>

<operation id="17" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:6  %newret = insertvalue { float, float } undef, float %agg_result_re_write_s, 0

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="18" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:7  %newret2 = insertvalue { float, float } %newret, float %agg_result_im_write_s, 1

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="19" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="64">
<![CDATA[
:8  ret { float, float } %newret2

]]></Node>
<StgValue><ssdm name="ret_ln171"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
