INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/czh/Desktop/single-cycle-CPU-master/code/CPUBasys_SINGLE/CPUBasys_SINGLE.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/czh/Desktop/single-cycle-CPU-master/code/CPUBasys_SINGLE/CPUBasys_SINGLE.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/czh/Desktop/single-cycle-CPU-master/code/CPUBasys_SINGLE/CPUBasys_SINGLE.srcs/sources_1/new/pcAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/czh/Desktop/single-cycle-CPU-master/code/CPUBasys_SINGLE/CPUBasys_SINGLE.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/czh/Desktop/single-cycle-CPU-master/code/CPUBasys_SINGLE/CPUBasys_SINGLE.srcs/sources_1/new/InstructionCut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/czh/Desktop/single-cycle-CPU-master/code/CPUBasys_SINGLE/CPUBasys_SINGLE.srcs/sources_1/new/InsMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/czh/Desktop/single-cycle-CPU-master/code/CPUBasys_SINGLE/CPUBasys_SINGLE.srcs/sources_1/new/DataMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/czh/Desktop/single-cycle-CPU-master/code/CPUBasys_SINGLE/CPUBasys_SINGLE.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/czh/Desktop/single-cycle-CPU-master/code/CPUBasys_SINGLE/CPUBasys_SINGLE.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/czh/Desktop/single-cycle-CPU-master/code/CPUBasys_SINGLE/CPUBasys_SINGLE.srcs/sources_1/new/SingleCycleCPUBasys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPUBasys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/czh/Desktop/single-cycle-CPU-master/code/CPUBasys_SINGLE/CPUBasys_SINGLE.srcs/sources_1/new/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/czh/Desktop/single-cycle-CPU-master/code/CPUBasys_SINGLE/CPUBasys_SINGLE.srcs/sources_1/new/showCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module showCPU
INFO: [VRFC 10-2458] undeclared symbol CpuCLK, assumed default net type wire [C:/Users/czh/Desktop/single-cycle-CPU-master/code/CPUBasys_SINGLE/CPUBasys_SINGLE.srcs/sources_1/new/showCPU.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/czh/Desktop/single-cycle-CPU-master/code/CPUBasys_SINGLE/CPUBasys_SINGLE.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
