<stg><name>Context_layer_Pipeline_l_max_Attn_i14</name>


<trans_list>

<trans id="514" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i14"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i4 0, i4 %i14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %l_j14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
l_j14:0 %i14_1 = load i4 %i14

]]></Node>
<StgValue><ssdm name="i14_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j14:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j14:2 %icmp_ln309 = icmp_eq  i4 %i14_1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln309"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j14:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j14:4 %add_ln309 = add i4 %i14_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln309"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_j14:5 %br_ln309 = br i1 %icmp_ln309, void %l_j14.split_ifconv, void %l_i15.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:0 %i14_cast = zext i4 %i14_1

]]></Node>
<StgValue><ssdm name="i14_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j14.split_ifconv:2 %max_Attn_addr = getelementptr i32 %max_Attn, i64 0, i64 %i14_cast

]]></Node>
<StgValue><ssdm name="max_Attn_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:3 %max_Attn_load = load i4 %max_Attn_addr

]]></Node>
<StgValue><ssdm name="max_Attn_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j14.split_ifconv:4 %v167_0_addr = getelementptr i32 %v167_0, i64 0, i64 %i14_cast

]]></Node>
<StgValue><ssdm name="v167_0_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:5 %v167_0_load = load i4 %v167_0_addr

]]></Node>
<StgValue><ssdm name="v167_0_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
l_j14.split_ifconv:365 %store_ln309 = store i4 %add_ln309, i4 %i14

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:3 %max_Attn_load = load i4 %max_Attn_addr

]]></Node>
<StgValue><ssdm name="max_Attn_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:5 %v167_0_load = load i4 %v167_0_addr

]]></Node>
<StgValue><ssdm name="v167_0_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:6 %bitcast_ln312 = bitcast i32 %v167_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln312"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:7 %tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:8 %trunc_ln312 = trunc i32 %bitcast_ln312

]]></Node>
<StgValue><ssdm name="trunc_ln312"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:9 %icmp_ln312 = icmp_ne  i8 %tmp_50, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln312"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:10 %icmp_ln312_1 = icmp_eq  i23 %trunc_ln312, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln312_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:12 %tmp_51 = fcmp_oge  i32 %v167_0_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:14 %xor_ln324 = xor i32 %bitcast_ln312, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln324"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:15 %bitcast_ln324 = bitcast i32 %xor_ln324

]]></Node>
<StgValue><ssdm name="bitcast_ln324"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:19 %tmp_53 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:23 %icmp_ln325_2 = icmp_ne  i8 %tmp_53, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:26 %tmp_54 = fcmp_olt  i32 %max_Attn_load, i32 %bitcast_ln324

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:30 %tmp_55 = fcmp_olt  i32 %max_Attn_load, i32 %v167_0_load

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j14.split_ifconv:34 %v167_1_addr = getelementptr i32 %v167_1, i64 0, i64 %i14_cast

]]></Node>
<StgValue><ssdm name="v167_1_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:35 %v167_1_load = load i4 %v167_1_addr

]]></Node>
<StgValue><ssdm name="v167_1_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="61" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:11 %or_ln312 = or i1 %icmp_ln312_1, i1 %icmp_ln312

]]></Node>
<StgValue><ssdm name="or_ln312"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:12 %tmp_51 = fcmp_oge  i32 %v167_0_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:16 %bitcast_ln325 = bitcast i32 %max_Attn_load

]]></Node>
<StgValue><ssdm name="bitcast_ln325"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:17 %tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:18 %trunc_ln325 = trunc i32 %bitcast_ln325

]]></Node>
<StgValue><ssdm name="trunc_ln325"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:20 %icmp_ln325 = icmp_ne  i8 %tmp_52, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:21 %icmp_ln325_1 = icmp_eq  i23 %trunc_ln325, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln325_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:22 %or_ln325 = or i1 %icmp_ln325_1, i1 %icmp_ln325

]]></Node>
<StgValue><ssdm name="or_ln325"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:24 %or_ln325_1 = or i1 %icmp_ln312_1, i1 %icmp_ln325_2

]]></Node>
<StgValue><ssdm name="or_ln325_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:25 %and_ln325 = and i1 %or_ln325, i1 %or_ln325_1

]]></Node>
<StgValue><ssdm name="and_ln325"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:26 %tmp_54 = fcmp_olt  i32 %max_Attn_load, i32 %bitcast_ln324

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:27 %and_ln325_1 = and i1 %and_ln325, i1 %tmp_54

]]></Node>
<StgValue><ssdm name="and_ln325_1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:28 %select_ln326 = select i1 %and_ln325_1, i32 %bitcast_ln324, i32 %max_Attn_load

]]></Node>
<StgValue><ssdm name="select_ln326"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:29 %and_ln316 = and i1 %or_ln325, i1 %or_ln312

]]></Node>
<StgValue><ssdm name="and_ln316"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:30 %tmp_55 = fcmp_olt  i32 %max_Attn_load, i32 %v167_0_load

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:31 %and_ln316_1 = and i1 %and_ln316, i1 %tmp_55

]]></Node>
<StgValue><ssdm name="and_ln316_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:32 %select_ln317 = select i1 %and_ln316_1, i32 %v167_0_load, i32 %max_Attn_load

]]></Node>
<StgValue><ssdm name="select_ln317"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:35 %v167_1_load = load i4 %v167_1_addr

]]></Node>
<StgValue><ssdm name="v167_1_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="79" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:13 %and_ln312 = and i1 %or_ln312, i1 %tmp_51

]]></Node>
<StgValue><ssdm name="and_ln312"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:33 %select_ln312 = select i1 %and_ln312, i32 %select_ln317, i32 %select_ln326

]]></Node>
<StgValue><ssdm name="select_ln312"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:36 %bitcast_ln312_1 = bitcast i32 %v167_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln312_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:37 %tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:38 %trunc_ln312_1 = trunc i32 %bitcast_ln312_1

]]></Node>
<StgValue><ssdm name="trunc_ln312_1"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:39 %icmp_ln312_2 = icmp_ne  i8 %tmp_56, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln312_2"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:40 %icmp_ln312_3 = icmp_eq  i23 %trunc_ln312_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln312_3"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:42 %tmp_57 = fcmp_oge  i32 %v167_1_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:44 %xor_ln324_1 = xor i32 %bitcast_ln312_1, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln324_1"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:45 %bitcast_ln324_1 = bitcast i32 %xor_ln324_1

]]></Node>
<StgValue><ssdm name="bitcast_ln324_1"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:49 %tmp_59 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:53 %icmp_ln325_5 = icmp_ne  i8 %tmp_59, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_5"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:56 %tmp_60 = fcmp_olt  i32 %select_ln312, i32 %bitcast_ln324_1

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:60 %tmp_61 = fcmp_olt  i32 %select_ln312, i32 %v167_1_load

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j14.split_ifconv:64 %v167_2_addr = getelementptr i32 %v167_2, i64 0, i64 %i14_cast

]]></Node>
<StgValue><ssdm name="v167_2_addr"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:65 %v167_2_load = load i4 %v167_2_addr

]]></Node>
<StgValue><ssdm name="v167_2_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="95" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:41 %or_ln312_1 = or i1 %icmp_ln312_3, i1 %icmp_ln312_2

]]></Node>
<StgValue><ssdm name="or_ln312_1"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:42 %tmp_57 = fcmp_oge  i32 %v167_1_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:46 %bitcast_ln325_1 = bitcast i32 %select_ln312

]]></Node>
<StgValue><ssdm name="bitcast_ln325_1"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:47 %tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:48 %trunc_ln325_1 = trunc i32 %bitcast_ln325_1

]]></Node>
<StgValue><ssdm name="trunc_ln325_1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:50 %icmp_ln325_3 = icmp_ne  i8 %tmp_58, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_3"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:51 %icmp_ln325_4 = icmp_eq  i23 %trunc_ln325_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln325_4"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:52 %or_ln325_2 = or i1 %icmp_ln325_4, i1 %icmp_ln325_3

]]></Node>
<StgValue><ssdm name="or_ln325_2"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:54 %or_ln325_3 = or i1 %icmp_ln312_3, i1 %icmp_ln325_5

]]></Node>
<StgValue><ssdm name="or_ln325_3"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:55 %and_ln325_2 = and i1 %or_ln325_2, i1 %or_ln325_3

]]></Node>
<StgValue><ssdm name="and_ln325_2"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:56 %tmp_60 = fcmp_olt  i32 %select_ln312, i32 %bitcast_ln324_1

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:57 %and_ln325_3 = and i1 %and_ln325_2, i1 %tmp_60

]]></Node>
<StgValue><ssdm name="and_ln325_3"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:58 %select_ln326_1 = select i1 %and_ln325_3, i32 %bitcast_ln324_1, i32 %select_ln312

]]></Node>
<StgValue><ssdm name="select_ln326_1"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:59 %and_ln316_2 = and i1 %or_ln325_2, i1 %or_ln312_1

]]></Node>
<StgValue><ssdm name="and_ln316_2"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:60 %tmp_61 = fcmp_olt  i32 %select_ln312, i32 %v167_1_load

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:61 %and_ln316_3 = and i1 %and_ln316_2, i1 %tmp_61

]]></Node>
<StgValue><ssdm name="and_ln316_3"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:62 %select_ln317_1 = select i1 %and_ln316_3, i32 %v167_1_load, i32 %select_ln312

]]></Node>
<StgValue><ssdm name="select_ln317_1"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:65 %v167_2_load = load i4 %v167_2_addr

]]></Node>
<StgValue><ssdm name="v167_2_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="113" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:43 %and_ln312_1 = and i1 %or_ln312_1, i1 %tmp_57

]]></Node>
<StgValue><ssdm name="and_ln312_1"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:63 %select_ln312_1 = select i1 %and_ln312_1, i32 %select_ln317_1, i32 %select_ln326_1

]]></Node>
<StgValue><ssdm name="select_ln312_1"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:66 %bitcast_ln312_2 = bitcast i32 %v167_2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln312_2"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:67 %tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:68 %trunc_ln312_2 = trunc i32 %bitcast_ln312_2

]]></Node>
<StgValue><ssdm name="trunc_ln312_2"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:69 %icmp_ln312_4 = icmp_ne  i8 %tmp_62, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln312_4"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:70 %icmp_ln312_5 = icmp_eq  i23 %trunc_ln312_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln312_5"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:72 %tmp_63 = fcmp_oge  i32 %v167_2_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:74 %xor_ln324_2 = xor i32 %bitcast_ln312_2, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln324_2"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:75 %bitcast_ln324_2 = bitcast i32 %xor_ln324_2

]]></Node>
<StgValue><ssdm name="bitcast_ln324_2"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:79 %tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:83 %icmp_ln325_8 = icmp_ne  i8 %tmp_65, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_8"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:86 %tmp_66 = fcmp_olt  i32 %select_ln312_1, i32 %bitcast_ln324_2

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:90 %tmp_67 = fcmp_olt  i32 %select_ln312_1, i32 %v167_2_load

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j14.split_ifconv:94 %v167_3_addr = getelementptr i32 %v167_3, i64 0, i64 %i14_cast

]]></Node>
<StgValue><ssdm name="v167_3_addr"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:95 %v167_3_load = load i4 %v167_3_addr

]]></Node>
<StgValue><ssdm name="v167_3_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="129" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:71 %or_ln312_2 = or i1 %icmp_ln312_5, i1 %icmp_ln312_4

]]></Node>
<StgValue><ssdm name="or_ln312_2"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:72 %tmp_63 = fcmp_oge  i32 %v167_2_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:76 %bitcast_ln325_2 = bitcast i32 %select_ln312_1

]]></Node>
<StgValue><ssdm name="bitcast_ln325_2"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:77 %tmp_64 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:78 %trunc_ln325_2 = trunc i32 %bitcast_ln325_2

]]></Node>
<StgValue><ssdm name="trunc_ln325_2"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:80 %icmp_ln325_6 = icmp_ne  i8 %tmp_64, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_6"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:81 %icmp_ln325_7 = icmp_eq  i23 %trunc_ln325_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln325_7"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:82 %or_ln325_4 = or i1 %icmp_ln325_7, i1 %icmp_ln325_6

]]></Node>
<StgValue><ssdm name="or_ln325_4"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:84 %or_ln325_5 = or i1 %icmp_ln312_5, i1 %icmp_ln325_8

]]></Node>
<StgValue><ssdm name="or_ln325_5"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:85 %and_ln325_4 = and i1 %or_ln325_4, i1 %or_ln325_5

]]></Node>
<StgValue><ssdm name="and_ln325_4"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:86 %tmp_66 = fcmp_olt  i32 %select_ln312_1, i32 %bitcast_ln324_2

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:87 %and_ln325_5 = and i1 %and_ln325_4, i1 %tmp_66

]]></Node>
<StgValue><ssdm name="and_ln325_5"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:88 %select_ln326_2 = select i1 %and_ln325_5, i32 %bitcast_ln324_2, i32 %select_ln312_1

]]></Node>
<StgValue><ssdm name="select_ln326_2"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:89 %and_ln316_4 = and i1 %or_ln325_4, i1 %or_ln312_2

]]></Node>
<StgValue><ssdm name="and_ln316_4"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:90 %tmp_67 = fcmp_olt  i32 %select_ln312_1, i32 %v167_2_load

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:91 %and_ln316_5 = and i1 %and_ln316_4, i1 %tmp_67

]]></Node>
<StgValue><ssdm name="and_ln316_5"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:92 %select_ln317_2 = select i1 %and_ln316_5, i32 %v167_2_load, i32 %select_ln312_1

]]></Node>
<StgValue><ssdm name="select_ln317_2"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:95 %v167_3_load = load i4 %v167_3_addr

]]></Node>
<StgValue><ssdm name="v167_3_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="147" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:73 %and_ln312_2 = and i1 %or_ln312_2, i1 %tmp_63

]]></Node>
<StgValue><ssdm name="and_ln312_2"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:93 %select_ln312_2 = select i1 %and_ln312_2, i32 %select_ln317_2, i32 %select_ln326_2

]]></Node>
<StgValue><ssdm name="select_ln312_2"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:96 %bitcast_ln312_3 = bitcast i32 %v167_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln312_3"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:97 %tmp_68 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:98 %trunc_ln312_3 = trunc i32 %bitcast_ln312_3

]]></Node>
<StgValue><ssdm name="trunc_ln312_3"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:99 %icmp_ln312_6 = icmp_ne  i8 %tmp_68, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln312_6"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:100 %icmp_ln312_7 = icmp_eq  i23 %trunc_ln312_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln312_7"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:102 %tmp_69 = fcmp_oge  i32 %v167_3_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:104 %xor_ln324_3 = xor i32 %bitcast_ln312_3, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln324_3"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:105 %bitcast_ln324_3 = bitcast i32 %xor_ln324_3

]]></Node>
<StgValue><ssdm name="bitcast_ln324_3"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:109 %tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:113 %icmp_ln325_11 = icmp_ne  i8 %tmp_71, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_11"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:116 %tmp_72 = fcmp_olt  i32 %select_ln312_2, i32 %bitcast_ln324_3

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:120 %tmp_73 = fcmp_olt  i32 %select_ln312_2, i32 %v167_3_load

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j14.split_ifconv:124 %v167_4_addr = getelementptr i32 %v167_4, i64 0, i64 %i14_cast

]]></Node>
<StgValue><ssdm name="v167_4_addr"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:125 %v167_4_load = load i4 %v167_4_addr

]]></Node>
<StgValue><ssdm name="v167_4_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="163" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:101 %or_ln312_3 = or i1 %icmp_ln312_7, i1 %icmp_ln312_6

]]></Node>
<StgValue><ssdm name="or_ln312_3"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:102 %tmp_69 = fcmp_oge  i32 %v167_3_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:106 %bitcast_ln325_3 = bitcast i32 %select_ln312_2

]]></Node>
<StgValue><ssdm name="bitcast_ln325_3"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:107 %tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:108 %trunc_ln325_3 = trunc i32 %bitcast_ln325_3

]]></Node>
<StgValue><ssdm name="trunc_ln325_3"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:110 %icmp_ln325_9 = icmp_ne  i8 %tmp_70, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_9"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:111 %icmp_ln325_10 = icmp_eq  i23 %trunc_ln325_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln325_10"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:112 %or_ln325_6 = or i1 %icmp_ln325_10, i1 %icmp_ln325_9

]]></Node>
<StgValue><ssdm name="or_ln325_6"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:114 %or_ln325_7 = or i1 %icmp_ln312_7, i1 %icmp_ln325_11

]]></Node>
<StgValue><ssdm name="or_ln325_7"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:115 %and_ln325_6 = and i1 %or_ln325_6, i1 %or_ln325_7

]]></Node>
<StgValue><ssdm name="and_ln325_6"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:116 %tmp_72 = fcmp_olt  i32 %select_ln312_2, i32 %bitcast_ln324_3

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:117 %and_ln325_7 = and i1 %and_ln325_6, i1 %tmp_72

]]></Node>
<StgValue><ssdm name="and_ln325_7"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:118 %select_ln326_3 = select i1 %and_ln325_7, i32 %bitcast_ln324_3, i32 %select_ln312_2

]]></Node>
<StgValue><ssdm name="select_ln326_3"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:119 %and_ln316_6 = and i1 %or_ln325_6, i1 %or_ln312_3

]]></Node>
<StgValue><ssdm name="and_ln316_6"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:120 %tmp_73 = fcmp_olt  i32 %select_ln312_2, i32 %v167_3_load

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:121 %and_ln316_7 = and i1 %and_ln316_6, i1 %tmp_73

]]></Node>
<StgValue><ssdm name="and_ln316_7"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:122 %select_ln317_3 = select i1 %and_ln316_7, i32 %v167_3_load, i32 %select_ln312_2

]]></Node>
<StgValue><ssdm name="select_ln317_3"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:125 %v167_4_load = load i4 %v167_4_addr

]]></Node>
<StgValue><ssdm name="v167_4_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="181" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:103 %and_ln312_3 = and i1 %or_ln312_3, i1 %tmp_69

]]></Node>
<StgValue><ssdm name="and_ln312_3"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:123 %select_ln312_3 = select i1 %and_ln312_3, i32 %select_ln317_3, i32 %select_ln326_3

]]></Node>
<StgValue><ssdm name="select_ln312_3"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:126 %bitcast_ln312_4 = bitcast i32 %v167_4_load

]]></Node>
<StgValue><ssdm name="bitcast_ln312_4"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:127 %tmp_74 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:128 %trunc_ln312_4 = trunc i32 %bitcast_ln312_4

]]></Node>
<StgValue><ssdm name="trunc_ln312_4"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:129 %icmp_ln312_8 = icmp_ne  i8 %tmp_74, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln312_8"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:130 %icmp_ln312_9 = icmp_eq  i23 %trunc_ln312_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln312_9"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:132 %tmp_75 = fcmp_oge  i32 %v167_4_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:134 %xor_ln324_4 = xor i32 %bitcast_ln312_4, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln324_4"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:135 %bitcast_ln324_4 = bitcast i32 %xor_ln324_4

]]></Node>
<StgValue><ssdm name="bitcast_ln324_4"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:139 %tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:143 %icmp_ln325_14 = icmp_ne  i8 %tmp_77, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_14"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:146 %tmp_78 = fcmp_olt  i32 %select_ln312_3, i32 %bitcast_ln324_4

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:150 %tmp_79 = fcmp_olt  i32 %select_ln312_3, i32 %v167_4_load

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j14.split_ifconv:154 %v167_5_addr = getelementptr i32 %v167_5, i64 0, i64 %i14_cast

]]></Node>
<StgValue><ssdm name="v167_5_addr"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:155 %v167_5_load = load i4 %v167_5_addr

]]></Node>
<StgValue><ssdm name="v167_5_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="197" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:131 %or_ln312_4 = or i1 %icmp_ln312_9, i1 %icmp_ln312_8

]]></Node>
<StgValue><ssdm name="or_ln312_4"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:132 %tmp_75 = fcmp_oge  i32 %v167_4_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:136 %bitcast_ln325_4 = bitcast i32 %select_ln312_3

]]></Node>
<StgValue><ssdm name="bitcast_ln325_4"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:137 %tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:138 %trunc_ln325_4 = trunc i32 %bitcast_ln325_4

]]></Node>
<StgValue><ssdm name="trunc_ln325_4"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:140 %icmp_ln325_12 = icmp_ne  i8 %tmp_76, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_12"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:141 %icmp_ln325_13 = icmp_eq  i23 %trunc_ln325_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln325_13"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:142 %or_ln325_8 = or i1 %icmp_ln325_13, i1 %icmp_ln325_12

]]></Node>
<StgValue><ssdm name="or_ln325_8"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:144 %or_ln325_9 = or i1 %icmp_ln312_9, i1 %icmp_ln325_14

]]></Node>
<StgValue><ssdm name="or_ln325_9"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:145 %and_ln325_8 = and i1 %or_ln325_8, i1 %or_ln325_9

]]></Node>
<StgValue><ssdm name="and_ln325_8"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:146 %tmp_78 = fcmp_olt  i32 %select_ln312_3, i32 %bitcast_ln324_4

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:147 %and_ln325_9 = and i1 %and_ln325_8, i1 %tmp_78

]]></Node>
<StgValue><ssdm name="and_ln325_9"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:148 %select_ln326_4 = select i1 %and_ln325_9, i32 %bitcast_ln324_4, i32 %select_ln312_3

]]></Node>
<StgValue><ssdm name="select_ln326_4"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:149 %and_ln316_8 = and i1 %or_ln325_8, i1 %or_ln312_4

]]></Node>
<StgValue><ssdm name="and_ln316_8"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:150 %tmp_79 = fcmp_olt  i32 %select_ln312_3, i32 %v167_4_load

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:151 %and_ln316_9 = and i1 %and_ln316_8, i1 %tmp_79

]]></Node>
<StgValue><ssdm name="and_ln316_9"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:152 %select_ln317_4 = select i1 %and_ln316_9, i32 %v167_4_load, i32 %select_ln312_3

]]></Node>
<StgValue><ssdm name="select_ln317_4"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:155 %v167_5_load = load i4 %v167_5_addr

]]></Node>
<StgValue><ssdm name="v167_5_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="215" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:133 %and_ln312_4 = and i1 %or_ln312_4, i1 %tmp_75

]]></Node>
<StgValue><ssdm name="and_ln312_4"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:153 %select_ln312_4 = select i1 %and_ln312_4, i32 %select_ln317_4, i32 %select_ln326_4

]]></Node>
<StgValue><ssdm name="select_ln312_4"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:156 %bitcast_ln312_5 = bitcast i32 %v167_5_load

]]></Node>
<StgValue><ssdm name="bitcast_ln312_5"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:157 %tmp_80 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:158 %trunc_ln312_5 = trunc i32 %bitcast_ln312_5

]]></Node>
<StgValue><ssdm name="trunc_ln312_5"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:159 %icmp_ln312_10 = icmp_ne  i8 %tmp_80, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln312_10"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:160 %icmp_ln312_11 = icmp_eq  i23 %trunc_ln312_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln312_11"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:162 %tmp_81 = fcmp_oge  i32 %v167_5_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:164 %xor_ln324_5 = xor i32 %bitcast_ln312_5, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln324_5"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:165 %bitcast_ln324_5 = bitcast i32 %xor_ln324_5

]]></Node>
<StgValue><ssdm name="bitcast_ln324_5"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:169 %tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:173 %icmp_ln325_17 = icmp_ne  i8 %tmp_83, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_17"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:176 %tmp_84 = fcmp_olt  i32 %select_ln312_4, i32 %bitcast_ln324_5

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:180 %tmp_85 = fcmp_olt  i32 %select_ln312_4, i32 %v167_5_load

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j14.split_ifconv:184 %v167_6_addr = getelementptr i32 %v167_6, i64 0, i64 %i14_cast

]]></Node>
<StgValue><ssdm name="v167_6_addr"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:185 %v167_6_load = load i4 %v167_6_addr

]]></Node>
<StgValue><ssdm name="v167_6_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="231" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:161 %or_ln312_5 = or i1 %icmp_ln312_11, i1 %icmp_ln312_10

]]></Node>
<StgValue><ssdm name="or_ln312_5"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:162 %tmp_81 = fcmp_oge  i32 %v167_5_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:166 %bitcast_ln325_5 = bitcast i32 %select_ln312_4

]]></Node>
<StgValue><ssdm name="bitcast_ln325_5"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:167 %tmp_82 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:168 %trunc_ln325_5 = trunc i32 %bitcast_ln325_5

]]></Node>
<StgValue><ssdm name="trunc_ln325_5"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:170 %icmp_ln325_15 = icmp_ne  i8 %tmp_82, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_15"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:171 %icmp_ln325_16 = icmp_eq  i23 %trunc_ln325_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln325_16"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:172 %or_ln325_10 = or i1 %icmp_ln325_16, i1 %icmp_ln325_15

]]></Node>
<StgValue><ssdm name="or_ln325_10"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:174 %or_ln325_11 = or i1 %icmp_ln312_11, i1 %icmp_ln325_17

]]></Node>
<StgValue><ssdm name="or_ln325_11"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:175 %and_ln325_10 = and i1 %or_ln325_10, i1 %or_ln325_11

]]></Node>
<StgValue><ssdm name="and_ln325_10"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:176 %tmp_84 = fcmp_olt  i32 %select_ln312_4, i32 %bitcast_ln324_5

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:177 %and_ln325_11 = and i1 %and_ln325_10, i1 %tmp_84

]]></Node>
<StgValue><ssdm name="and_ln325_11"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:178 %select_ln326_5 = select i1 %and_ln325_11, i32 %bitcast_ln324_5, i32 %select_ln312_4

]]></Node>
<StgValue><ssdm name="select_ln326_5"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:179 %and_ln316_10 = and i1 %or_ln325_10, i1 %or_ln312_5

]]></Node>
<StgValue><ssdm name="and_ln316_10"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:180 %tmp_85 = fcmp_olt  i32 %select_ln312_4, i32 %v167_5_load

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:181 %and_ln316_11 = and i1 %and_ln316_10, i1 %tmp_85

]]></Node>
<StgValue><ssdm name="and_ln316_11"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:182 %select_ln317_5 = select i1 %and_ln316_11, i32 %v167_5_load, i32 %select_ln312_4

]]></Node>
<StgValue><ssdm name="select_ln317_5"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:185 %v167_6_load = load i4 %v167_6_addr

]]></Node>
<StgValue><ssdm name="v167_6_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="249" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:163 %and_ln312_5 = and i1 %or_ln312_5, i1 %tmp_81

]]></Node>
<StgValue><ssdm name="and_ln312_5"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:183 %select_ln312_5 = select i1 %and_ln312_5, i32 %select_ln317_5, i32 %select_ln326_5

]]></Node>
<StgValue><ssdm name="select_ln312_5"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:186 %bitcast_ln312_6 = bitcast i32 %v167_6_load

]]></Node>
<StgValue><ssdm name="bitcast_ln312_6"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:187 %tmp_86 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:188 %trunc_ln312_6 = trunc i32 %bitcast_ln312_6

]]></Node>
<StgValue><ssdm name="trunc_ln312_6"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:189 %icmp_ln312_12 = icmp_ne  i8 %tmp_86, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln312_12"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:190 %icmp_ln312_13 = icmp_eq  i23 %trunc_ln312_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln312_13"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:192 %tmp_87 = fcmp_oge  i32 %v167_6_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:194 %xor_ln324_6 = xor i32 %bitcast_ln312_6, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln324_6"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:195 %bitcast_ln324_6 = bitcast i32 %xor_ln324_6

]]></Node>
<StgValue><ssdm name="bitcast_ln324_6"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:199 %tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:203 %icmp_ln325_20 = icmp_ne  i8 %tmp_89, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_20"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:206 %tmp_90 = fcmp_olt  i32 %select_ln312_5, i32 %bitcast_ln324_6

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:210 %tmp_91 = fcmp_olt  i32 %select_ln312_5, i32 %v167_6_load

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j14.split_ifconv:214 %v167_7_addr = getelementptr i32 %v167_7, i64 0, i64 %i14_cast

]]></Node>
<StgValue><ssdm name="v167_7_addr"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:215 %v167_7_load = load i4 %v167_7_addr

]]></Node>
<StgValue><ssdm name="v167_7_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="265" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:191 %or_ln312_6 = or i1 %icmp_ln312_13, i1 %icmp_ln312_12

]]></Node>
<StgValue><ssdm name="or_ln312_6"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:192 %tmp_87 = fcmp_oge  i32 %v167_6_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:196 %bitcast_ln325_6 = bitcast i32 %select_ln312_5

]]></Node>
<StgValue><ssdm name="bitcast_ln325_6"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:197 %tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:198 %trunc_ln325_6 = trunc i32 %bitcast_ln325_6

]]></Node>
<StgValue><ssdm name="trunc_ln325_6"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:200 %icmp_ln325_18 = icmp_ne  i8 %tmp_88, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_18"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:201 %icmp_ln325_19 = icmp_eq  i23 %trunc_ln325_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln325_19"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:202 %or_ln325_12 = or i1 %icmp_ln325_19, i1 %icmp_ln325_18

]]></Node>
<StgValue><ssdm name="or_ln325_12"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:204 %or_ln325_13 = or i1 %icmp_ln312_13, i1 %icmp_ln325_20

]]></Node>
<StgValue><ssdm name="or_ln325_13"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:205 %and_ln325_12 = and i1 %or_ln325_12, i1 %or_ln325_13

]]></Node>
<StgValue><ssdm name="and_ln325_12"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:206 %tmp_90 = fcmp_olt  i32 %select_ln312_5, i32 %bitcast_ln324_6

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:207 %and_ln325_13 = and i1 %and_ln325_12, i1 %tmp_90

]]></Node>
<StgValue><ssdm name="and_ln325_13"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:208 %select_ln326_6 = select i1 %and_ln325_13, i32 %bitcast_ln324_6, i32 %select_ln312_5

]]></Node>
<StgValue><ssdm name="select_ln326_6"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:209 %and_ln316_12 = and i1 %or_ln325_12, i1 %or_ln312_6

]]></Node>
<StgValue><ssdm name="and_ln316_12"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:210 %tmp_91 = fcmp_olt  i32 %select_ln312_5, i32 %v167_6_load

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:211 %and_ln316_13 = and i1 %and_ln316_12, i1 %tmp_91

]]></Node>
<StgValue><ssdm name="and_ln316_13"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:212 %select_ln317_6 = select i1 %and_ln316_13, i32 %v167_6_load, i32 %select_ln312_5

]]></Node>
<StgValue><ssdm name="select_ln317_6"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:215 %v167_7_load = load i4 %v167_7_addr

]]></Node>
<StgValue><ssdm name="v167_7_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="283" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:193 %and_ln312_6 = and i1 %or_ln312_6, i1 %tmp_87

]]></Node>
<StgValue><ssdm name="and_ln312_6"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:213 %select_ln312_6 = select i1 %and_ln312_6, i32 %select_ln317_6, i32 %select_ln326_6

]]></Node>
<StgValue><ssdm name="select_ln312_6"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:216 %bitcast_ln312_7 = bitcast i32 %v167_7_load

]]></Node>
<StgValue><ssdm name="bitcast_ln312_7"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:217 %tmp_92 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:218 %trunc_ln312_7 = trunc i32 %bitcast_ln312_7

]]></Node>
<StgValue><ssdm name="trunc_ln312_7"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:219 %icmp_ln312_14 = icmp_ne  i8 %tmp_92, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln312_14"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:220 %icmp_ln312_15 = icmp_eq  i23 %trunc_ln312_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln312_15"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:222 %tmp_93 = fcmp_oge  i32 %v167_7_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:224 %xor_ln324_7 = xor i32 %bitcast_ln312_7, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln324_7"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:225 %bitcast_ln324_7 = bitcast i32 %xor_ln324_7

]]></Node>
<StgValue><ssdm name="bitcast_ln324_7"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:229 %tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:233 %icmp_ln325_23 = icmp_ne  i8 %tmp_95, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_23"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:236 %tmp_96 = fcmp_olt  i32 %select_ln312_6, i32 %bitcast_ln324_7

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:240 %tmp_97 = fcmp_olt  i32 %select_ln312_6, i32 %v167_7_load

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j14.split_ifconv:244 %v167_8_addr = getelementptr i32 %v167_8, i64 0, i64 %i14_cast

]]></Node>
<StgValue><ssdm name="v167_8_addr"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:245 %v167_8_load = load i4 %v167_8_addr

]]></Node>
<StgValue><ssdm name="v167_8_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="299" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:221 %or_ln312_7 = or i1 %icmp_ln312_15, i1 %icmp_ln312_14

]]></Node>
<StgValue><ssdm name="or_ln312_7"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:222 %tmp_93 = fcmp_oge  i32 %v167_7_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:226 %bitcast_ln325_7 = bitcast i32 %select_ln312_6

]]></Node>
<StgValue><ssdm name="bitcast_ln325_7"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:227 %tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:228 %trunc_ln325_7 = trunc i32 %bitcast_ln325_7

]]></Node>
<StgValue><ssdm name="trunc_ln325_7"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:230 %icmp_ln325_21 = icmp_ne  i8 %tmp_94, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_21"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:231 %icmp_ln325_22 = icmp_eq  i23 %trunc_ln325_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln325_22"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:232 %or_ln325_14 = or i1 %icmp_ln325_22, i1 %icmp_ln325_21

]]></Node>
<StgValue><ssdm name="or_ln325_14"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:234 %or_ln325_15 = or i1 %icmp_ln312_15, i1 %icmp_ln325_23

]]></Node>
<StgValue><ssdm name="or_ln325_15"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:235 %and_ln325_14 = and i1 %or_ln325_14, i1 %or_ln325_15

]]></Node>
<StgValue><ssdm name="and_ln325_14"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:236 %tmp_96 = fcmp_olt  i32 %select_ln312_6, i32 %bitcast_ln324_7

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:237 %and_ln325_15 = and i1 %and_ln325_14, i1 %tmp_96

]]></Node>
<StgValue><ssdm name="and_ln325_15"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:238 %select_ln326_7 = select i1 %and_ln325_15, i32 %bitcast_ln324_7, i32 %select_ln312_6

]]></Node>
<StgValue><ssdm name="select_ln326_7"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:239 %and_ln316_14 = and i1 %or_ln325_14, i1 %or_ln312_7

]]></Node>
<StgValue><ssdm name="and_ln316_14"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:240 %tmp_97 = fcmp_olt  i32 %select_ln312_6, i32 %v167_7_load

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:241 %and_ln316_15 = and i1 %and_ln316_14, i1 %tmp_97

]]></Node>
<StgValue><ssdm name="and_ln316_15"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:242 %select_ln317_7 = select i1 %and_ln316_15, i32 %v167_7_load, i32 %select_ln312_6

]]></Node>
<StgValue><ssdm name="select_ln317_7"/></StgValue>
</operation>

<operation id="316" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:245 %v167_8_load = load i4 %v167_8_addr

]]></Node>
<StgValue><ssdm name="v167_8_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="317" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:223 %and_ln312_7 = and i1 %or_ln312_7, i1 %tmp_93

]]></Node>
<StgValue><ssdm name="and_ln312_7"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:243 %select_ln312_7 = select i1 %and_ln312_7, i32 %select_ln317_7, i32 %select_ln326_7

]]></Node>
<StgValue><ssdm name="select_ln312_7"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:246 %bitcast_ln312_8 = bitcast i32 %v167_8_load

]]></Node>
<StgValue><ssdm name="bitcast_ln312_8"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:247 %tmp_98 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:248 %trunc_ln312_8 = trunc i32 %bitcast_ln312_8

]]></Node>
<StgValue><ssdm name="trunc_ln312_8"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:249 %icmp_ln312_16 = icmp_ne  i8 %tmp_98, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln312_16"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:250 %icmp_ln312_17 = icmp_eq  i23 %trunc_ln312_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln312_17"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:252 %tmp_99 = fcmp_oge  i32 %v167_8_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:254 %xor_ln324_8 = xor i32 %bitcast_ln312_8, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln324_8"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:255 %bitcast_ln324_8 = bitcast i32 %xor_ln324_8

]]></Node>
<StgValue><ssdm name="bitcast_ln324_8"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:259 %tmp_101 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:263 %icmp_ln325_26 = icmp_ne  i8 %tmp_101, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_26"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:266 %tmp_102 = fcmp_olt  i32 %select_ln312_7, i32 %bitcast_ln324_8

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:270 %tmp_103 = fcmp_olt  i32 %select_ln312_7, i32 %v167_8_load

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j14.split_ifconv:274 %v167_9_addr = getelementptr i32 %v167_9, i64 0, i64 %i14_cast

]]></Node>
<StgValue><ssdm name="v167_9_addr"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:275 %v167_9_load = load i4 %v167_9_addr

]]></Node>
<StgValue><ssdm name="v167_9_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="333" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:251 %or_ln312_8 = or i1 %icmp_ln312_17, i1 %icmp_ln312_16

]]></Node>
<StgValue><ssdm name="or_ln312_8"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:252 %tmp_99 = fcmp_oge  i32 %v167_8_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:256 %bitcast_ln325_8 = bitcast i32 %select_ln312_7

]]></Node>
<StgValue><ssdm name="bitcast_ln325_8"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:257 %tmp_100 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:258 %trunc_ln325_8 = trunc i32 %bitcast_ln325_8

]]></Node>
<StgValue><ssdm name="trunc_ln325_8"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:260 %icmp_ln325_24 = icmp_ne  i8 %tmp_100, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_24"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:261 %icmp_ln325_25 = icmp_eq  i23 %trunc_ln325_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln325_25"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:262 %or_ln325_16 = or i1 %icmp_ln325_25, i1 %icmp_ln325_24

]]></Node>
<StgValue><ssdm name="or_ln325_16"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:264 %or_ln325_17 = or i1 %icmp_ln312_17, i1 %icmp_ln325_26

]]></Node>
<StgValue><ssdm name="or_ln325_17"/></StgValue>
</operation>

<operation id="342" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:265 %and_ln325_16 = and i1 %or_ln325_16, i1 %or_ln325_17

]]></Node>
<StgValue><ssdm name="and_ln325_16"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:266 %tmp_102 = fcmp_olt  i32 %select_ln312_7, i32 %bitcast_ln324_8

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:267 %and_ln325_17 = and i1 %and_ln325_16, i1 %tmp_102

]]></Node>
<StgValue><ssdm name="and_ln325_17"/></StgValue>
</operation>

<operation id="345" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:268 %select_ln326_8 = select i1 %and_ln325_17, i32 %bitcast_ln324_8, i32 %select_ln312_7

]]></Node>
<StgValue><ssdm name="select_ln326_8"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:269 %and_ln316_16 = and i1 %or_ln325_16, i1 %or_ln312_8

]]></Node>
<StgValue><ssdm name="and_ln316_16"/></StgValue>
</operation>

<operation id="347" st_id="20" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:270 %tmp_103 = fcmp_olt  i32 %select_ln312_7, i32 %v167_8_load

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="348" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:271 %and_ln316_17 = and i1 %and_ln316_16, i1 %tmp_103

]]></Node>
<StgValue><ssdm name="and_ln316_17"/></StgValue>
</operation>

<operation id="349" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:272 %select_ln317_8 = select i1 %and_ln316_17, i32 %v167_8_load, i32 %select_ln312_7

]]></Node>
<StgValue><ssdm name="select_ln317_8"/></StgValue>
</operation>

<operation id="350" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:275 %v167_9_load = load i4 %v167_9_addr

]]></Node>
<StgValue><ssdm name="v167_9_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="351" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:253 %and_ln312_8 = and i1 %or_ln312_8, i1 %tmp_99

]]></Node>
<StgValue><ssdm name="and_ln312_8"/></StgValue>
</operation>

<operation id="352" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:273 %select_ln312_8 = select i1 %and_ln312_8, i32 %select_ln317_8, i32 %select_ln326_8

]]></Node>
<StgValue><ssdm name="select_ln312_8"/></StgValue>
</operation>

<operation id="353" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:276 %bitcast_ln312_9 = bitcast i32 %v167_9_load

]]></Node>
<StgValue><ssdm name="bitcast_ln312_9"/></StgValue>
</operation>

<operation id="354" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:277 %tmp_104 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="355" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:278 %trunc_ln312_9 = trunc i32 %bitcast_ln312_9

]]></Node>
<StgValue><ssdm name="trunc_ln312_9"/></StgValue>
</operation>

<operation id="356" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:279 %icmp_ln312_18 = icmp_ne  i8 %tmp_104, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln312_18"/></StgValue>
</operation>

<operation id="357" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:280 %icmp_ln312_19 = icmp_eq  i23 %trunc_ln312_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln312_19"/></StgValue>
</operation>

<operation id="358" st_id="21" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:282 %tmp_105 = fcmp_oge  i32 %v167_9_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:284 %xor_ln324_9 = xor i32 %bitcast_ln312_9, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln324_9"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:285 %bitcast_ln324_9 = bitcast i32 %xor_ln324_9

]]></Node>
<StgValue><ssdm name="bitcast_ln324_9"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:289 %tmp_107 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:293 %icmp_ln325_29 = icmp_ne  i8 %tmp_107, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_29"/></StgValue>
</operation>

<operation id="363" st_id="21" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:296 %tmp_108 = fcmp_olt  i32 %select_ln312_8, i32 %bitcast_ln324_9

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="364" st_id="21" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:300 %tmp_109 = fcmp_olt  i32 %select_ln312_8, i32 %v167_9_load

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="365" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j14.split_ifconv:304 %v167_10_addr = getelementptr i32 %v167_10, i64 0, i64 %i14_cast

]]></Node>
<StgValue><ssdm name="v167_10_addr"/></StgValue>
</operation>

<operation id="366" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:305 %v167_10_load = load i4 %v167_10_addr

]]></Node>
<StgValue><ssdm name="v167_10_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="367" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:281 %or_ln312_9 = or i1 %icmp_ln312_19, i1 %icmp_ln312_18

]]></Node>
<StgValue><ssdm name="or_ln312_9"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:282 %tmp_105 = fcmp_oge  i32 %v167_9_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:286 %bitcast_ln325_9 = bitcast i32 %select_ln312_8

]]></Node>
<StgValue><ssdm name="bitcast_ln325_9"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:287 %tmp_106 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:288 %trunc_ln325_9 = trunc i32 %bitcast_ln325_9

]]></Node>
<StgValue><ssdm name="trunc_ln325_9"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:290 %icmp_ln325_27 = icmp_ne  i8 %tmp_106, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_27"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:291 %icmp_ln325_28 = icmp_eq  i23 %trunc_ln325_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln325_28"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:292 %or_ln325_18 = or i1 %icmp_ln325_28, i1 %icmp_ln325_27

]]></Node>
<StgValue><ssdm name="or_ln325_18"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:294 %or_ln325_19 = or i1 %icmp_ln312_19, i1 %icmp_ln325_29

]]></Node>
<StgValue><ssdm name="or_ln325_19"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:295 %and_ln325_18 = and i1 %or_ln325_18, i1 %or_ln325_19

]]></Node>
<StgValue><ssdm name="and_ln325_18"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:296 %tmp_108 = fcmp_olt  i32 %select_ln312_8, i32 %bitcast_ln324_9

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="378" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:297 %and_ln325_19 = and i1 %and_ln325_18, i1 %tmp_108

]]></Node>
<StgValue><ssdm name="and_ln325_19"/></StgValue>
</operation>

<operation id="379" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:298 %select_ln326_9 = select i1 %and_ln325_19, i32 %bitcast_ln324_9, i32 %select_ln312_8

]]></Node>
<StgValue><ssdm name="select_ln326_9"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:299 %and_ln316_18 = and i1 %or_ln325_18, i1 %or_ln312_9

]]></Node>
<StgValue><ssdm name="and_ln316_18"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:300 %tmp_109 = fcmp_olt  i32 %select_ln312_8, i32 %v167_9_load

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:301 %and_ln316_19 = and i1 %and_ln316_18, i1 %tmp_109

]]></Node>
<StgValue><ssdm name="and_ln316_19"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:302 %select_ln317_9 = select i1 %and_ln316_19, i32 %v167_9_load, i32 %select_ln312_8

]]></Node>
<StgValue><ssdm name="select_ln317_9"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:305 %v167_10_load = load i4 %v167_10_addr

]]></Node>
<StgValue><ssdm name="v167_10_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="385" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:283 %and_ln312_9 = and i1 %or_ln312_9, i1 %tmp_105

]]></Node>
<StgValue><ssdm name="and_ln312_9"/></StgValue>
</operation>

<operation id="386" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:303 %select_ln312_9 = select i1 %and_ln312_9, i32 %select_ln317_9, i32 %select_ln326_9

]]></Node>
<StgValue><ssdm name="select_ln312_9"/></StgValue>
</operation>

<operation id="387" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:306 %bitcast_ln312_10 = bitcast i32 %v167_10_load

]]></Node>
<StgValue><ssdm name="bitcast_ln312_10"/></StgValue>
</operation>

<operation id="388" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:307 %tmp_110 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_10, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="389" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:308 %trunc_ln312_10 = trunc i32 %bitcast_ln312_10

]]></Node>
<StgValue><ssdm name="trunc_ln312_10"/></StgValue>
</operation>

<operation id="390" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:309 %icmp_ln312_20 = icmp_ne  i8 %tmp_110, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln312_20"/></StgValue>
</operation>

<operation id="391" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:310 %icmp_ln312_21 = icmp_eq  i23 %trunc_ln312_10, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln312_21"/></StgValue>
</operation>

<operation id="392" st_id="23" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:312 %tmp_111 = fcmp_oge  i32 %v167_10_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="393" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:314 %xor_ln324_10 = xor i32 %bitcast_ln312_10, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln324_10"/></StgValue>
</operation>

<operation id="394" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:315 %bitcast_ln324_10 = bitcast i32 %xor_ln324_10

]]></Node>
<StgValue><ssdm name="bitcast_ln324_10"/></StgValue>
</operation>

<operation id="395" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:319 %tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_10, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="396" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:323 %icmp_ln325_32 = icmp_ne  i8 %tmp_113, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_32"/></StgValue>
</operation>

<operation id="397" st_id="23" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:326 %tmp_114 = fcmp_olt  i32 %select_ln312_9, i32 %bitcast_ln324_10

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="398" st_id="23" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:330 %tmp_115 = fcmp_olt  i32 %select_ln312_9, i32 %v167_10_load

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="399" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j14.split_ifconv:334 %v167_11_addr = getelementptr i32 %v167_11, i64 0, i64 %i14_cast

]]></Node>
<StgValue><ssdm name="v167_11_addr"/></StgValue>
</operation>

<operation id="400" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:335 %v167_11_load = load i4 %v167_11_addr

]]></Node>
<StgValue><ssdm name="v167_11_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="401" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:311 %or_ln312_10 = or i1 %icmp_ln312_21, i1 %icmp_ln312_20

]]></Node>
<StgValue><ssdm name="or_ln312_10"/></StgValue>
</operation>

<operation id="402" st_id="24" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:312 %tmp_111 = fcmp_oge  i32 %v167_10_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="403" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:316 %bitcast_ln325_10 = bitcast i32 %select_ln312_9

]]></Node>
<StgValue><ssdm name="bitcast_ln325_10"/></StgValue>
</operation>

<operation id="404" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:317 %tmp_112 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_10, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="405" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:318 %trunc_ln325_10 = trunc i32 %bitcast_ln325_10

]]></Node>
<StgValue><ssdm name="trunc_ln325_10"/></StgValue>
</operation>

<operation id="406" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:320 %icmp_ln325_30 = icmp_ne  i8 %tmp_112, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_30"/></StgValue>
</operation>

<operation id="407" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:321 %icmp_ln325_31 = icmp_eq  i23 %trunc_ln325_10, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln325_31"/></StgValue>
</operation>

<operation id="408" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:322 %or_ln325_20 = or i1 %icmp_ln325_31, i1 %icmp_ln325_30

]]></Node>
<StgValue><ssdm name="or_ln325_20"/></StgValue>
</operation>

<operation id="409" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:324 %or_ln325_21 = or i1 %icmp_ln312_21, i1 %icmp_ln325_32

]]></Node>
<StgValue><ssdm name="or_ln325_21"/></StgValue>
</operation>

<operation id="410" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:325 %and_ln325_20 = and i1 %or_ln325_20, i1 %or_ln325_21

]]></Node>
<StgValue><ssdm name="and_ln325_20"/></StgValue>
</operation>

<operation id="411" st_id="24" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:326 %tmp_114 = fcmp_olt  i32 %select_ln312_9, i32 %bitcast_ln324_10

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="412" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:327 %and_ln325_21 = and i1 %and_ln325_20, i1 %tmp_114

]]></Node>
<StgValue><ssdm name="and_ln325_21"/></StgValue>
</operation>

<operation id="413" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:328 %select_ln326_10 = select i1 %and_ln325_21, i32 %bitcast_ln324_10, i32 %select_ln312_9

]]></Node>
<StgValue><ssdm name="select_ln326_10"/></StgValue>
</operation>

<operation id="414" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:329 %and_ln316_20 = and i1 %or_ln325_20, i1 %or_ln312_10

]]></Node>
<StgValue><ssdm name="and_ln316_20"/></StgValue>
</operation>

<operation id="415" st_id="24" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:330 %tmp_115 = fcmp_olt  i32 %select_ln312_9, i32 %v167_10_load

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="416" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:331 %and_ln316_21 = and i1 %and_ln316_20, i1 %tmp_115

]]></Node>
<StgValue><ssdm name="and_ln316_21"/></StgValue>
</operation>

<operation id="417" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:332 %select_ln317_10 = select i1 %and_ln316_21, i32 %v167_10_load, i32 %select_ln312_9

]]></Node>
<StgValue><ssdm name="select_ln317_10"/></StgValue>
</operation>

<operation id="418" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="4">
<![CDATA[
l_j14.split_ifconv:335 %v167_11_load = load i4 %v167_11_addr

]]></Node>
<StgValue><ssdm name="v167_11_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="419" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:313 %and_ln312_10 = and i1 %or_ln312_10, i1 %tmp_111

]]></Node>
<StgValue><ssdm name="and_ln312_10"/></StgValue>
</operation>

<operation id="420" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:333 %select_ln312_10 = select i1 %and_ln312_10, i32 %select_ln317_10, i32 %select_ln326_10

]]></Node>
<StgValue><ssdm name="select_ln312_10"/></StgValue>
</operation>

<operation id="421" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:336 %bitcast_ln312_11 = bitcast i32 %v167_11_load

]]></Node>
<StgValue><ssdm name="bitcast_ln312_11"/></StgValue>
</operation>

<operation id="422" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:337 %tmp_116 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln312_11, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="423" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:338 %trunc_ln312_11 = trunc i32 %bitcast_ln312_11

]]></Node>
<StgValue><ssdm name="trunc_ln312_11"/></StgValue>
</operation>

<operation id="424" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:339 %icmp_ln312_22 = icmp_ne  i8 %tmp_116, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln312_22"/></StgValue>
</operation>

<operation id="425" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:340 %icmp_ln312_23 = icmp_eq  i23 %trunc_ln312_11, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln312_23"/></StgValue>
</operation>

<operation id="426" st_id="25" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:342 %tmp_117 = fcmp_oge  i32 %v167_11_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="427" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:344 %xor_ln324_11 = xor i32 %bitcast_ln312_11, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln324_11"/></StgValue>
</operation>

<operation id="428" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:345 %bitcast_ln324_11 = bitcast i32 %xor_ln324_11

]]></Node>
<StgValue><ssdm name="bitcast_ln324_11"/></StgValue>
</operation>

<operation id="429" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:349 %tmp_120 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln324_11, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="430" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:353 %icmp_ln325_35 = icmp_ne  i8 %tmp_120, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_35"/></StgValue>
</operation>

<operation id="431" st_id="25" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:356 %tmp_121 = fcmp_olt  i32 %select_ln312_10, i32 %bitcast_ln324_11

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="432" st_id="25" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:360 %tmp_122 = fcmp_olt  i32 %select_ln312_10, i32 %v167_11_load

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="433" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:341 %or_ln312_11 = or i1 %icmp_ln312_23, i1 %icmp_ln312_22

]]></Node>
<StgValue><ssdm name="or_ln312_11"/></StgValue>
</operation>

<operation id="434" st_id="26" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:342 %tmp_117 = fcmp_oge  i32 %v167_11_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="435" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:346 %bitcast_ln325_11 = bitcast i32 %select_ln312_10

]]></Node>
<StgValue><ssdm name="bitcast_ln325_11"/></StgValue>
</operation>

<operation id="436" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j14.split_ifconv:347 %tmp_118 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_11, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="437" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="23" op_0_bw="32">
<![CDATA[
l_j14.split_ifconv:348 %trunc_ln325_11 = trunc i32 %bitcast_ln325_11

]]></Node>
<StgValue><ssdm name="trunc_ln325_11"/></StgValue>
</operation>

<operation id="438" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j14.split_ifconv:350 %icmp_ln325_33 = icmp_ne  i8 %tmp_118, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln325_33"/></StgValue>
</operation>

<operation id="439" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j14.split_ifconv:351 %icmp_ln325_34 = icmp_eq  i23 %trunc_ln325_11, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln325_34"/></StgValue>
</operation>

<operation id="440" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:352 %or_ln325_22 = or i1 %icmp_ln325_34, i1 %icmp_ln325_33

]]></Node>
<StgValue><ssdm name="or_ln325_22"/></StgValue>
</operation>

<operation id="441" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:354 %or_ln325_23 = or i1 %icmp_ln312_23, i1 %icmp_ln325_35

]]></Node>
<StgValue><ssdm name="or_ln325_23"/></StgValue>
</operation>

<operation id="442" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:355 %and_ln325_22 = and i1 %or_ln325_22, i1 %or_ln325_23

]]></Node>
<StgValue><ssdm name="and_ln325_22"/></StgValue>
</operation>

<operation id="443" st_id="26" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:356 %tmp_121 = fcmp_olt  i32 %select_ln312_10, i32 %bitcast_ln324_11

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="444" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:357 %and_ln325_23 = and i1 %and_ln325_22, i1 %tmp_121

]]></Node>
<StgValue><ssdm name="and_ln325_23"/></StgValue>
</operation>

<operation id="445" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:358 %select_ln326_11 = select i1 %and_ln325_23, i32 %bitcast_ln324_11, i32 %select_ln312_10

]]></Node>
<StgValue><ssdm name="select_ln326_11"/></StgValue>
</operation>

<operation id="446" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:359 %and_ln316_22 = and i1 %or_ln325_22, i1 %or_ln312_11

]]></Node>
<StgValue><ssdm name="and_ln316_22"/></StgValue>
</operation>

<operation id="447" st_id="26" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j14.split_ifconv:360 %tmp_122 = fcmp_olt  i32 %select_ln312_10, i32 %v167_11_load

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="448" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:361 %and_ln316_23 = and i1 %and_ln316_22, i1 %tmp_122

]]></Node>
<StgValue><ssdm name="and_ln316_23"/></StgValue>
</operation>

<operation id="449" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:362 %select_ln317_11 = select i1 %and_ln316_23, i32 %v167_11_load, i32 %select_ln312_10

]]></Node>
<StgValue><ssdm name="select_ln317_11"/></StgValue>
</operation>

<operation id="455" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0">
<![CDATA[
l_i15.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="450" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j14.split_ifconv:1 %specloopname_ln309 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53

]]></Node>
<StgValue><ssdm name="specloopname_ln309"/></StgValue>
</operation>

<operation id="451" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j14.split_ifconv:343 %and_ln312_11 = and i1 %or_ln312_11, i1 %tmp_117

]]></Node>
<StgValue><ssdm name="and_ln312_11"/></StgValue>
</operation>

<operation id="452" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j14.split_ifconv:363 %select_ln312_11 = select i1 %and_ln312_11, i32 %select_ln317_11, i32 %select_ln326_11

]]></Node>
<StgValue><ssdm name="select_ln312_11"/></StgValue>
</operation>

<operation id="453" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
l_j14.split_ifconv:364 %store_ln329 = store i32 %select_ln312_11, i4 %max_Attn_addr

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="454" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
l_j14.split_ifconv:366 %br_ln309 = br void %l_j14

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
