Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Apr 22 11:56:12 2024
| Host         : laperex-l5ip running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file interface_timing_summary_routed.rpt -pb interface_timing_summary_routed.pb -rpx interface_timing_summary_routed.rpx -warn_on_violation
| Design       : interface
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  54          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (54)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (148)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (54)
-------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (148)
--------------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  151          inf        0.000                      0                  151           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           151 Endpoints
Min Delay           151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/tx_sr_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            uart_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.853ns  (logic 4.023ns (45.444%)  route 4.830ns (54.556%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDSE                         0.000     0.000 r  tx/tx_sr_reg/C
    SLICE_X2Y45          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  tx/tx_sr_reg/Q
                         net (fo=1, routed)           4.830     5.348    led_OBUF[1]
    J1                   OBUF (Prop_obuf_I_O)         3.505     8.853 r  uart_TX_OBUF_inst/O
                         net (fo=0)                   0.000     8.853    uart_TX
    J1                                                                r  uart_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.305ns  (logic 4.946ns (67.705%)  route 2.359ns (32.295%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=43, routed)          2.359     3.801    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.305 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.305    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/tx_sr_reg_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.747ns  (logic 4.048ns (70.435%)  route 1.699ns (29.565%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDSE                         0.000     0.000 r  tx/tx_sr_reg_lopt_replica/C
    SLICE_X2Y45          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  tx/tx_sr_reg_lopt_replica/Q
                         net (fo=1, routed)           1.699     2.217    lopt
    E19                  OBUF (Prop_obuf_I_O)         3.530     5.747 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.747    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.224ns  (logic 0.828ns (19.600%)  route 3.396ns (80.400%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE                         0.000     0.000 r  i_reg[10]/C
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_reg[10]/Q
                         net (fo=9, routed)           1.023     1.479    tx/p_0_in[2]
    SLICE_X4Y46          LUT6 (Prop_lut6_I2_O)        0.124     1.603 r  tx/wr[7]_i_5/O
                         net (fo=1, routed)           1.016     2.619    tx/wr[7]_i_5_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I4_O)        0.124     2.743 f  tx/wr[7]_i_3/O
                         net (fo=2, routed)           0.807     3.550    tx/wr[7]_i_3_n_0
    SLICE_X0Y46          LUT3 (Prop_lut3_I2_O)        0.124     3.674 r  tx/wr[7]_i_1/O
                         net (fo=16, routed)          0.550     4.224    wr_en
    SLICE_X4Y46          FDRE                                         r  data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.224ns  (logic 0.828ns (19.600%)  route 3.396ns (80.400%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE                         0.000     0.000 r  i_reg[10]/C
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_reg[10]/Q
                         net (fo=9, routed)           1.023     1.479    tx/p_0_in[2]
    SLICE_X4Y46          LUT6 (Prop_lut6_I2_O)        0.124     1.603 r  tx/wr[7]_i_5/O
                         net (fo=1, routed)           1.016     2.619    tx/wr[7]_i_5_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I4_O)        0.124     2.743 f  tx/wr[7]_i_3/O
                         net (fo=2, routed)           0.807     3.550    tx/wr[7]_i_3_n_0
    SLICE_X0Y46          LUT3 (Prop_lut3_I2_O)        0.124     3.674 r  tx/wr[7]_i_1/O
                         net (fo=16, routed)          0.550     4.224    wr_en
    SLICE_X4Y46          FDRE                                         r  data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.224ns  (logic 0.828ns (19.600%)  route 3.396ns (80.400%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE                         0.000     0.000 r  i_reg[10]/C
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_reg[10]/Q
                         net (fo=9, routed)           1.023     1.479    tx/p_0_in[2]
    SLICE_X4Y46          LUT6 (Prop_lut6_I2_O)        0.124     1.603 r  tx/wr[7]_i_5/O
                         net (fo=1, routed)           1.016     2.619    tx/wr[7]_i_5_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I4_O)        0.124     2.743 f  tx/wr[7]_i_3/O
                         net (fo=2, routed)           0.807     3.550    tx/wr[7]_i_3_n_0
    SLICE_X0Y46          LUT3 (Prop_lut3_I2_O)        0.124     3.674 r  tx/wr[7]_i_1/O
                         net (fo=16, routed)          0.550     4.224    wr_en
    SLICE_X4Y46          FDRE                                         r  data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tx/counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.209ns  (logic 1.565ns (37.188%)  route 2.644ns (62.812%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=43, routed)          2.119     3.561    tx/tx_sr_reg_0[0]
    SLICE_X2Y44          LUT2 (Prop_lut2_I1_O)        0.124     3.685 r  tx/counter[7]_i_1/O
                         net (fo=4, routed)           0.525     4.209    tx/counter[7]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  tx/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tx/counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.209ns  (logic 1.565ns (37.188%)  route 2.644ns (62.812%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=43, routed)          2.119     3.561    tx/tx_sr_reg_0[0]
    SLICE_X2Y44          LUT2 (Prop_lut2_I1_O)        0.124     3.685 r  tx/counter[7]_i_1/O
                         net (fo=4, routed)           0.525     4.209    tx/counter[7]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  tx/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tx/counter_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.209ns  (logic 1.565ns (37.188%)  route 2.644ns (62.812%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=43, routed)          2.119     3.561    tx/tx_sr_reg_0[0]
    SLICE_X2Y44          LUT2 (Prop_lut2_I1_O)        0.124     3.685 r  tx/counter[7]_i_1/O
                         net (fo=4, routed)           0.525     4.209    tx/counter[7]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  tx/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tx/counter_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.209ns  (logic 1.565ns (37.188%)  route 2.644ns (62.812%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=43, routed)          2.119     3.561    tx/tx_sr_reg_0[0]
    SLICE_X2Y44          LUT2 (Prop_lut2_I1_O)        0.124     3.685 r  tx/counter[7]_i_1/O
                         net (fo=4, routed)           0.525     4.209    tx/counter[7]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  tx/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx/wr_byte_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE                         0.000     0.000 r  wr_reg[7]/C
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  wr_reg[7]/Q
                         net (fo=1, routed)           0.087     0.228    tx/wr_byte_reg[8]_0[7]
    SLICE_X2Y46          LUT3 (Prop_lut3_I0_O)        0.048     0.276 r  tx/wr_byte[8]_i_1/O
                         net (fo=1, routed)           0.000     0.276    tx/wr_byte[8]_i_1_n_0
    SLICE_X2Y46          FDRE                                         r  tx/wr_byte_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/wr_byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx/tx_sr_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.181%)  route 0.128ns (43.819%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE                         0.000     0.000 r  tx/wr_byte_reg[0]/C
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tx/wr_byte_reg[0]/Q
                         net (fo=3, routed)           0.128     0.292    tx/wr_byte_reg_n_0_[0]
    SLICE_X2Y45          FDSE                                         r  tx/tx_sr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (48.034%)  route 0.153ns (51.966%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE                         0.000     0.000 r  i_reg[14]/C
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_reg[14]/Q
                         net (fo=6, routed)           0.153     0.294    p_0_in[6]
    SLICE_X3Y46          FDRE                                         r  data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.227ns (74.785%)  route 0.077ns (25.215%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE                         0.000     0.000 r  tx/counter_reg[2]/C
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tx/counter_reg[2]/Q
                         net (fo=5, routed)           0.077     0.205    tx/counter_reg_n_0_[2]
    SLICE_X0Y45          LUT6 (Prop_lut6_I3_O)        0.099     0.304 r  tx/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.304    tx/counter[4]_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  tx/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.155%)  route 0.164ns (53.845%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE                         0.000     0.000 r  i_reg[13]/C
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_reg[13]/Q
                         net (fo=7, routed)           0.164     0.305    p_0_in[5]
    SLICE_X3Y46          FDRE                                         r  data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (44.997%)  route 0.172ns (55.003%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE                         0.000     0.000 r  i_reg[11]/C
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_reg[11]/Q
                         net (fo=9, routed)           0.172     0.313    p_0_in[3]
    SLICE_X3Y46          FDRE                                         r  data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx/wr_byte_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.192ns (57.976%)  route 0.139ns (42.024%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE                         0.000     0.000 r  wr_reg[5]/C
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  wr_reg[5]/Q
                         net (fo=1, routed)           0.139     0.280    tx/wr_byte_reg[8]_0[5]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.051     0.331 r  tx/wr_byte[6]_i_1/O
                         net (fo=1, routed)           0.000     0.331    tx/wr_byte[6]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  tx/wr_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx/wr_byte_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.190ns (56.811%)  route 0.144ns (43.189%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE                         0.000     0.000 r  wr_reg[3]/C
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  wr_reg[3]/Q
                         net (fo=1, routed)           0.144     0.285    tx/wr_byte_reg[8]_0[3]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.049     0.334 r  tx/wr_byte[4]_i_1/O
                         net (fo=1, routed)           0.000     0.334    tx/wr_byte[4]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  tx/wr_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.141ns (41.908%)  route 0.195ns (58.092%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE                         0.000     0.000 r  i_reg[15]/C
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_reg[15]/Q
                         net (fo=5, routed)           0.195     0.336    p_0_in[7]
    SLICE_X3Y46          FDRE                                         r  data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.141ns (39.764%)  route 0.214ns (60.236%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE                         0.000     0.000 r  i_reg[10]/C
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_reg[10]/Q
                         net (fo=9, routed)           0.214     0.355    p_0_in[2]
    SLICE_X4Y46          FDRE                                         r  data_reg[2]/D
  -------------------------------------------------------------------    -------------------





