.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB11_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB11_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB11_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB04_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB09_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB09_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB09_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB09_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB09_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB09_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB09_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB09_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB09_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB09_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB09_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB09_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB09_ST

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x02
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x04
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x04

/* UART_RXInternalInterrupt */
.set UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RXInternalInterrupt__INTC_MASK, 0x04
.set UART_RXInternalInterrupt__INTC_NUMBER, 2
.set UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* M1_BWD */
.set M1_BWD__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set M1_BWD__0__MASK, 0x20
.set M1_BWD__0__PC, CYREG_PRT0_PC5
.set M1_BWD__0__PORT, 0
.set M1_BWD__0__SHIFT, 5
.set M1_BWD__AG, CYREG_PRT0_AG
.set M1_BWD__AMUX, CYREG_PRT0_AMUX
.set M1_BWD__BIE, CYREG_PRT0_BIE
.set M1_BWD__BIT_MASK, CYREG_PRT0_BIT_MASK
.set M1_BWD__BYP, CYREG_PRT0_BYP
.set M1_BWD__CTL, CYREG_PRT0_CTL
.set M1_BWD__DM0, CYREG_PRT0_DM0
.set M1_BWD__DM1, CYREG_PRT0_DM1
.set M1_BWD__DM2, CYREG_PRT0_DM2
.set M1_BWD__DR, CYREG_PRT0_DR
.set M1_BWD__INP_DIS, CYREG_PRT0_INP_DIS
.set M1_BWD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set M1_BWD__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set M1_BWD__LCD_EN, CYREG_PRT0_LCD_EN
.set M1_BWD__MASK, 0x20
.set M1_BWD__PORT, 0
.set M1_BWD__PRT, CYREG_PRT0_PRT
.set M1_BWD__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set M1_BWD__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set M1_BWD__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set M1_BWD__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set M1_BWD__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set M1_BWD__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set M1_BWD__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set M1_BWD__PS, CYREG_PRT0_PS
.set M1_BWD__SHIFT, 5
.set M1_BWD__SLW, CYREG_PRT0_SLW

/* M1_FWD */
.set M1_FWD__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set M1_FWD__0__MASK, 0x10
.set M1_FWD__0__PC, CYREG_PRT0_PC4
.set M1_FWD__0__PORT, 0
.set M1_FWD__0__SHIFT, 4
.set M1_FWD__AG, CYREG_PRT0_AG
.set M1_FWD__AMUX, CYREG_PRT0_AMUX
.set M1_FWD__BIE, CYREG_PRT0_BIE
.set M1_FWD__BIT_MASK, CYREG_PRT0_BIT_MASK
.set M1_FWD__BYP, CYREG_PRT0_BYP
.set M1_FWD__CTL, CYREG_PRT0_CTL
.set M1_FWD__DM0, CYREG_PRT0_DM0
.set M1_FWD__DM1, CYREG_PRT0_DM1
.set M1_FWD__DM2, CYREG_PRT0_DM2
.set M1_FWD__DR, CYREG_PRT0_DR
.set M1_FWD__INP_DIS, CYREG_PRT0_INP_DIS
.set M1_FWD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set M1_FWD__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set M1_FWD__LCD_EN, CYREG_PRT0_LCD_EN
.set M1_FWD__MASK, 0x10
.set M1_FWD__PORT, 0
.set M1_FWD__PRT, CYREG_PRT0_PRT
.set M1_FWD__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set M1_FWD__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set M1_FWD__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set M1_FWD__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set M1_FWD__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set M1_FWD__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set M1_FWD__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set M1_FWD__PS, CYREG_PRT0_PS
.set M1_FWD__SHIFT, 4
.set M1_FWD__SLW, CYREG_PRT0_SLW

/* M2_BWD */
.set M2_BWD__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set M2_BWD__0__MASK, 0x04
.set M2_BWD__0__PC, CYREG_PRT0_PC2
.set M2_BWD__0__PORT, 0
.set M2_BWD__0__SHIFT, 2
.set M2_BWD__AG, CYREG_PRT0_AG
.set M2_BWD__AMUX, CYREG_PRT0_AMUX
.set M2_BWD__BIE, CYREG_PRT0_BIE
.set M2_BWD__BIT_MASK, CYREG_PRT0_BIT_MASK
.set M2_BWD__BYP, CYREG_PRT0_BYP
.set M2_BWD__CTL, CYREG_PRT0_CTL
.set M2_BWD__DM0, CYREG_PRT0_DM0
.set M2_BWD__DM1, CYREG_PRT0_DM1
.set M2_BWD__DM2, CYREG_PRT0_DM2
.set M2_BWD__DR, CYREG_PRT0_DR
.set M2_BWD__INP_DIS, CYREG_PRT0_INP_DIS
.set M2_BWD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set M2_BWD__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set M2_BWD__LCD_EN, CYREG_PRT0_LCD_EN
.set M2_BWD__MASK, 0x04
.set M2_BWD__PORT, 0
.set M2_BWD__PRT, CYREG_PRT0_PRT
.set M2_BWD__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set M2_BWD__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set M2_BWD__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set M2_BWD__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set M2_BWD__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set M2_BWD__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set M2_BWD__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set M2_BWD__PS, CYREG_PRT0_PS
.set M2_BWD__SHIFT, 2
.set M2_BWD__SLW, CYREG_PRT0_SLW

/* M2_FWD */
.set M2_FWD__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set M2_FWD__0__MASK, 0x02
.set M2_FWD__0__PC, CYREG_PRT0_PC1
.set M2_FWD__0__PORT, 0
.set M2_FWD__0__SHIFT, 1
.set M2_FWD__AG, CYREG_PRT0_AG
.set M2_FWD__AMUX, CYREG_PRT0_AMUX
.set M2_FWD__BIE, CYREG_PRT0_BIE
.set M2_FWD__BIT_MASK, CYREG_PRT0_BIT_MASK
.set M2_FWD__BYP, CYREG_PRT0_BYP
.set M2_FWD__CTL, CYREG_PRT0_CTL
.set M2_FWD__DM0, CYREG_PRT0_DM0
.set M2_FWD__DM1, CYREG_PRT0_DM1
.set M2_FWD__DM2, CYREG_PRT0_DM2
.set M2_FWD__DR, CYREG_PRT0_DR
.set M2_FWD__INP_DIS, CYREG_PRT0_INP_DIS
.set M2_FWD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set M2_FWD__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set M2_FWD__LCD_EN, CYREG_PRT0_LCD_EN
.set M2_FWD__MASK, 0x02
.set M2_FWD__PORT, 0
.set M2_FWD__PRT, CYREG_PRT0_PRT
.set M2_FWD__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set M2_FWD__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set M2_FWD__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set M2_FWD__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set M2_FWD__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set M2_FWD__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set M2_FWD__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set M2_FWD__PS, CYREG_PRT0_PS
.set M2_FWD__SHIFT, 1
.set M2_FWD__SLW, CYREG_PRT0_SLW

/* MClock */
.set MClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set MClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set MClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set MClock__CFG2_SRC_SEL_MASK, 0x07
.set MClock__INDEX, 0x00
.set MClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set MClock__PM_ACT_MSK, 0x01
.set MClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set MClock__PM_STBY_MSK, 0x01

/* PWM_M1_PWMUDB */
.set PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set PWM_M1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_M1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_M1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_M1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set PWM_M1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_M1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_M1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_M1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set PWM_M1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_M1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_M1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_M1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_M1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_M1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set PWM_M1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_M1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_M1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_M1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_M1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_M1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB05_ST
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* PWM_M2_PWMUDB */
.set PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set PWM_M2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_M2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_M2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB06_CTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_M2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set PWM_M2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_M2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_M2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM_M2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set PWM_M2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_M2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_M2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_M2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_M2_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_M2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set PWM_M2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM_M2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB07_F1

/* M1Clock */
.set M1Clock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set M1Clock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set M1Clock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set M1Clock__CFG2_SRC_SEL_MASK, 0x07
.set M1Clock__INDEX, 0x01
.set M1Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set M1Clock__PM_ACT_MSK, 0x02
.set M1Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set M1Clock__PM_STBY_MSK, 0x02

/* Standby */
.set Standby__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Standby__0__MASK, 0x08
.set Standby__0__PC, CYREG_PRT0_PC3
.set Standby__0__PORT, 0
.set Standby__0__SHIFT, 3
.set Standby__AG, CYREG_PRT0_AG
.set Standby__AMUX, CYREG_PRT0_AMUX
.set Standby__BIE, CYREG_PRT0_BIE
.set Standby__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Standby__BYP, CYREG_PRT0_BYP
.set Standby__CTL, CYREG_PRT0_CTL
.set Standby__DM0, CYREG_PRT0_DM0
.set Standby__DM1, CYREG_PRT0_DM1
.set Standby__DM2, CYREG_PRT0_DM2
.set Standby__DR, CYREG_PRT0_DR
.set Standby__INP_DIS, CYREG_PRT0_INP_DIS
.set Standby__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Standby__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Standby__LCD_EN, CYREG_PRT0_LCD_EN
.set Standby__MASK, 0x08
.set Standby__PORT, 0
.set Standby__PRT, CYREG_PRT0_PRT
.set Standby__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Standby__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Standby__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Standby__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Standby__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Standby__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Standby__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Standby__PS, CYREG_PRT0_PS
.set Standby__SHIFT, 3
.set Standby__SLW, CYREG_PRT0_SLW

/* Timer_1_TimerUDB */
.set Timer_1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_1_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Timer_1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_1_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_1_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_1_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Timer_1_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Timer_1_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Timer_1_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Timer_1_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Timer_1_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Timer_1_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Timer_1_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Timer_1_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Timer_1_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Timer_1_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Timer_1_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Timer_1_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Timer_1_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Timer_1_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Timer_1_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Timer_1_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Timer_1_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Timer_1_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Timer_1_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Timer_1_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Timer_1_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Timer_1_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set Timer_1_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set Timer_1_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Timer_1_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set Timer_1_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set Timer_1_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Timer_1_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Timer_1_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set Timer_1_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_B1_UDB06_F1
.set Timer_1_TimerUDB_sT32_timerdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Timer_1_TimerUDB_sT32_timerdp_u2__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Timer_1_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Timer_1_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_B1_UDB07_A0
.set Timer_1_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_B1_UDB07_A1
.set Timer_1_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Timer_1_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_B1_UDB07_D0
.set Timer_1_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_B1_UDB07_D1
.set Timer_1_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Timer_1_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Timer_1_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_B1_UDB07_F0
.set Timer_1_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_B1_UDB07_F1

/* isr_1ms */
.set isr_1ms__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1ms__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1ms__INTC_MASK, 0x08
.set isr_1ms__INTC_NUMBER, 3
.set isr_1ms__INTC_PRIOR_NUM, 7
.set isr_1ms__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_1ms__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1ms__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* M1QuadDec_bQuadDec */
.set M1QuadDec_bQuadDec_Stsreg__0__MASK, 0x01
.set M1QuadDec_bQuadDec_Stsreg__0__POS, 0
.set M1QuadDec_bQuadDec_Stsreg__1__MASK, 0x02
.set M1QuadDec_bQuadDec_Stsreg__1__POS, 1
.set M1QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set M1QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set M1QuadDec_bQuadDec_Stsreg__2__MASK, 0x04
.set M1QuadDec_bQuadDec_Stsreg__2__POS, 2
.set M1QuadDec_bQuadDec_Stsreg__3__MASK, 0x08
.set M1QuadDec_bQuadDec_Stsreg__3__POS, 3
.set M1QuadDec_bQuadDec_Stsreg__MASK, 0x0F
.set M1QuadDec_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB14_MSK
.set M1QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set M1QuadDec_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB14_ST

/* M1QuadDec_Cnt16_CounterUDB */
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set M1QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB15_F1
.set M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set M1QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set M1QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB15_ST

/* M1QuadDec_isr */
.set M1QuadDec_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set M1QuadDec_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set M1QuadDec_isr__INTC_MASK, 0x01
.set M1QuadDec_isr__INTC_NUMBER, 0
.set M1QuadDec_isr__INTC_PRIOR_NUM, 7
.set M1QuadDec_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set M1QuadDec_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set M1QuadDec_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* M1_Phase1 */
.set M1_Phase1__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set M1_Phase1__0__MASK, 0x10
.set M1_Phase1__0__PC, CYREG_IO_PC_PRT15_PC4
.set M1_Phase1__0__PORT, 15
.set M1_Phase1__0__SHIFT, 4
.set M1_Phase1__AG, CYREG_PRT15_AG
.set M1_Phase1__AMUX, CYREG_PRT15_AMUX
.set M1_Phase1__BIE, CYREG_PRT15_BIE
.set M1_Phase1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set M1_Phase1__BYP, CYREG_PRT15_BYP
.set M1_Phase1__CTL, CYREG_PRT15_CTL
.set M1_Phase1__DM0, CYREG_PRT15_DM0
.set M1_Phase1__DM1, CYREG_PRT15_DM1
.set M1_Phase1__DM2, CYREG_PRT15_DM2
.set M1_Phase1__DR, CYREG_PRT15_DR
.set M1_Phase1__INP_DIS, CYREG_PRT15_INP_DIS
.set M1_Phase1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set M1_Phase1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set M1_Phase1__LCD_EN, CYREG_PRT15_LCD_EN
.set M1_Phase1__MASK, 0x10
.set M1_Phase1__PORT, 15
.set M1_Phase1__PRT, CYREG_PRT15_PRT
.set M1_Phase1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set M1_Phase1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set M1_Phase1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set M1_Phase1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set M1_Phase1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set M1_Phase1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set M1_Phase1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set M1_Phase1__PS, CYREG_PRT15_PS
.set M1_Phase1__SHIFT, 4
.set M1_Phase1__SLW, CYREG_PRT15_SLW

/* M1_Phase2 */
.set M1_Phase2__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set M1_Phase2__0__MASK, 0x20
.set M1_Phase2__0__PC, CYREG_IO_PC_PRT15_PC5
.set M1_Phase2__0__PORT, 15
.set M1_Phase2__0__SHIFT, 5
.set M1_Phase2__AG, CYREG_PRT15_AG
.set M1_Phase2__AMUX, CYREG_PRT15_AMUX
.set M1_Phase2__BIE, CYREG_PRT15_BIE
.set M1_Phase2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set M1_Phase2__BYP, CYREG_PRT15_BYP
.set M1_Phase2__CTL, CYREG_PRT15_CTL
.set M1_Phase2__DM0, CYREG_PRT15_DM0
.set M1_Phase2__DM1, CYREG_PRT15_DM1
.set M1_Phase2__DM2, CYREG_PRT15_DM2
.set M1_Phase2__DR, CYREG_PRT15_DR
.set M1_Phase2__INP_DIS, CYREG_PRT15_INP_DIS
.set M1_Phase2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set M1_Phase2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set M1_Phase2__LCD_EN, CYREG_PRT15_LCD_EN
.set M1_Phase2__MASK, 0x20
.set M1_Phase2__PORT, 15
.set M1_Phase2__PRT, CYREG_PRT15_PRT
.set M1_Phase2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set M1_Phase2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set M1_Phase2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set M1_Phase2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set M1_Phase2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set M1_Phase2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set M1_Phase2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set M1_Phase2__PS, CYREG_PRT15_PS
.set M1_Phase2__SHIFT, 5
.set M1_Phase2__SLW, CYREG_PRT15_SLW

/* M2QuadDec_bQuadDec */
.set M2QuadDec_bQuadDec_Stsreg__0__MASK, 0x01
.set M2QuadDec_bQuadDec_Stsreg__0__POS, 0
.set M2QuadDec_bQuadDec_Stsreg__1__MASK, 0x02
.set M2QuadDec_bQuadDec_Stsreg__1__POS, 1
.set M2QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set M2QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set M2QuadDec_bQuadDec_Stsreg__2__MASK, 0x04
.set M2QuadDec_bQuadDec_Stsreg__2__POS, 2
.set M2QuadDec_bQuadDec_Stsreg__3__MASK, 0x08
.set M2QuadDec_bQuadDec_Stsreg__3__POS, 3
.set M2QuadDec_bQuadDec_Stsreg__MASK, 0x0F
.set M2QuadDec_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set M2QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set M2QuadDec_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB09_ST

/* M2QuadDec_Cnt16_CounterUDB */
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set M2QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB08_CTL
.set M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set M2QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set M2QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB12_ST

/* M2QuadDec_isr */
.set M2QuadDec_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set M2QuadDec_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set M2QuadDec_isr__INTC_MASK, 0x02
.set M2QuadDec_isr__INTC_NUMBER, 1
.set M2QuadDec_isr__INTC_PRIOR_NUM, 7
.set M2QuadDec_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set M2QuadDec_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set M2QuadDec_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* M2_Phase1 */
.set M2_Phase1__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set M2_Phase1__0__MASK, 0x04
.set M2_Phase1__0__PC, CYREG_IO_PC_PRT15_PC2
.set M2_Phase1__0__PORT, 15
.set M2_Phase1__0__SHIFT, 2
.set M2_Phase1__AG, CYREG_PRT15_AG
.set M2_Phase1__AMUX, CYREG_PRT15_AMUX
.set M2_Phase1__BIE, CYREG_PRT15_BIE
.set M2_Phase1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set M2_Phase1__BYP, CYREG_PRT15_BYP
.set M2_Phase1__CTL, CYREG_PRT15_CTL
.set M2_Phase1__DM0, CYREG_PRT15_DM0
.set M2_Phase1__DM1, CYREG_PRT15_DM1
.set M2_Phase1__DM2, CYREG_PRT15_DM2
.set M2_Phase1__DR, CYREG_PRT15_DR
.set M2_Phase1__INP_DIS, CYREG_PRT15_INP_DIS
.set M2_Phase1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set M2_Phase1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set M2_Phase1__LCD_EN, CYREG_PRT15_LCD_EN
.set M2_Phase1__MASK, 0x04
.set M2_Phase1__PORT, 15
.set M2_Phase1__PRT, CYREG_PRT15_PRT
.set M2_Phase1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set M2_Phase1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set M2_Phase1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set M2_Phase1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set M2_Phase1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set M2_Phase1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set M2_Phase1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set M2_Phase1__PS, CYREG_PRT15_PS
.set M2_Phase1__SHIFT, 2
.set M2_Phase1__SLW, CYREG_PRT15_SLW

/* M2_Phase2 */
.set M2_Phase2__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set M2_Phase2__0__MASK, 0x08
.set M2_Phase2__0__PC, CYREG_IO_PC_PRT15_PC3
.set M2_Phase2__0__PORT, 15
.set M2_Phase2__0__SHIFT, 3
.set M2_Phase2__AG, CYREG_PRT15_AG
.set M2_Phase2__AMUX, CYREG_PRT15_AMUX
.set M2_Phase2__BIE, CYREG_PRT15_BIE
.set M2_Phase2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set M2_Phase2__BYP, CYREG_PRT15_BYP
.set M2_Phase2__CTL, CYREG_PRT15_CTL
.set M2_Phase2__DM0, CYREG_PRT15_DM0
.set M2_Phase2__DM1, CYREG_PRT15_DM1
.set M2_Phase2__DM2, CYREG_PRT15_DM2
.set M2_Phase2__DR, CYREG_PRT15_DR
.set M2_Phase2__INP_DIS, CYREG_PRT15_INP_DIS
.set M2_Phase2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set M2_Phase2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set M2_Phase2__LCD_EN, CYREG_PRT15_LCD_EN
.set M2_Phase2__MASK, 0x08
.set M2_Phase2__PORT, 15
.set M2_Phase2__PRT, CYREG_PRT15_PRT
.set M2_Phase2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set M2_Phase2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set M2_Phase2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set M2_Phase2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set M2_Phase2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set M2_Phase2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set M2_Phase2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set M2_Phase2__PS, CYREG_PRT15_PS
.set M2_Phase2__SHIFT, 3
.set M2_Phase2__SLW, CYREG_PRT15_SLW

/* PWM_Out_1 */
.set PWM_Out_1__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set PWM_Out_1__0__MASK, 0x40
.set PWM_Out_1__0__PC, CYREG_PRT0_PC6
.set PWM_Out_1__0__PORT, 0
.set PWM_Out_1__0__SHIFT, 6
.set PWM_Out_1__AG, CYREG_PRT0_AG
.set PWM_Out_1__AMUX, CYREG_PRT0_AMUX
.set PWM_Out_1__BIE, CYREG_PRT0_BIE
.set PWM_Out_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PWM_Out_1__BYP, CYREG_PRT0_BYP
.set PWM_Out_1__CTL, CYREG_PRT0_CTL
.set PWM_Out_1__DM0, CYREG_PRT0_DM0
.set PWM_Out_1__DM1, CYREG_PRT0_DM1
.set PWM_Out_1__DM2, CYREG_PRT0_DM2
.set PWM_Out_1__DR, CYREG_PRT0_DR
.set PWM_Out_1__INP_DIS, CYREG_PRT0_INP_DIS
.set PWM_Out_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PWM_Out_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PWM_Out_1__LCD_EN, CYREG_PRT0_LCD_EN
.set PWM_Out_1__MASK, 0x40
.set PWM_Out_1__PORT, 0
.set PWM_Out_1__PRT, CYREG_PRT0_PRT
.set PWM_Out_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PWM_Out_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PWM_Out_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PWM_Out_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PWM_Out_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PWM_Out_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PWM_Out_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PWM_Out_1__PS, CYREG_PRT0_PS
.set PWM_Out_1__SHIFT, 6
.set PWM_Out_1__SLW, CYREG_PRT0_SLW

/* PWM_Out_2 */
.set PWM_Out_2__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set PWM_Out_2__0__MASK, 0x01
.set PWM_Out_2__0__PC, CYREG_PRT0_PC0
.set PWM_Out_2__0__PORT, 0
.set PWM_Out_2__0__SHIFT, 0
.set PWM_Out_2__AG, CYREG_PRT0_AG
.set PWM_Out_2__AMUX, CYREG_PRT0_AMUX
.set PWM_Out_2__BIE, CYREG_PRT0_BIE
.set PWM_Out_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PWM_Out_2__BYP, CYREG_PRT0_BYP
.set PWM_Out_2__CTL, CYREG_PRT0_CTL
.set PWM_Out_2__DM0, CYREG_PRT0_DM0
.set PWM_Out_2__DM1, CYREG_PRT0_DM1
.set PWM_Out_2__DM2, CYREG_PRT0_DM2
.set PWM_Out_2__DR, CYREG_PRT0_DR
.set PWM_Out_2__INP_DIS, CYREG_PRT0_INP_DIS
.set PWM_Out_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PWM_Out_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PWM_Out_2__LCD_EN, CYREG_PRT0_LCD_EN
.set PWM_Out_2__MASK, 0x01
.set PWM_Out_2__PORT, 0
.set PWM_Out_2__PRT, CYREG_PRT0_PRT
.set PWM_Out_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PWM_Out_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PWM_Out_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PWM_Out_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PWM_Out_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PWM_Out_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PWM_Out_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PWM_Out_2__PS, CYREG_PRT0_PS
.set PWM_Out_2__SHIFT, 0
.set PWM_Out_2__SLW, CYREG_PRT0_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000000F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
