Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec  9 13:54:16 2022
| Host         : LAPTOP-INGD5AP4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     41          
TIMING-16  Warning           Large setup violation           12          
TIMING-18  Warning           Missing input or output delay   23          
TIMING-20  Warning           Non-clocked latch               18          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (718)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (2)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (718)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[12]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[13]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[14]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[15]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[12]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[13]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[14]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[15]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[12]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[13]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[14]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[15]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/opcode_reg_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/opcode_reg_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/state_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line52/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -23.986     -163.929                     43                  403        0.197        0.000                      0                  403        4.500        0.000                       0                   175  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -23.986     -163.929                     43                  403        0.197        0.000                      0                  403        4.500        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           43  Failing Endpoints,  Worst Slack      -23.986ns,  Total Violation     -163.929ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -23.986ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.875ns  (logic 22.231ns (65.626%)  route 11.644ns (34.374%))
  Logic Levels:           91  (CARRY4=75 LUT2=1 LUT3=14 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.636     5.157    inputControl/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  inputControl/B_reg_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  inputControl/B_reg_reg[0]_replica_2/Q
                         net (fo=2, routed)           0.577     6.191    inputControl/B[0]_repN_2
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.315    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.847 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.847    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.961    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.075    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.189    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.460 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.971     8.431    inputControl/ALU_Result0__0[15]
    SLICE_X9Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.260 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.260    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.374 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.374    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.488    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.602    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.759 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.814    10.573    inputControl/ALU_Result0__0[14]
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.329    10.902 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.902    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.435 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.435    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.552    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.669    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.786 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.786    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.943 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.763    12.705    inputControl/ALU_Result0__0[13]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.332    13.037 r  inputControl/ALU_Result[12]_i_20/O
                         net (fo=1, routed)           0.000    13.037    inputControl/ALU_Result[12]_i_20_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.550 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.550    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.667 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.667    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.784 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.784    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.941 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.708    14.650    inputControl/ALU_Result0__0[12]
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.332    14.982 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.982    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.532 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.532    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.754 r  inputControl/ALU_Result_reg[11]_i_11/O[0]
                         net (fo=2, routed)           0.971    16.725    inputControl/ALU_Result_reg[11]_i_11_n_7
    SLICE_X8Y17          LUT3 (Prop_lut3_I2_O)        0.299    17.024 r  inputControl/ALU_Result[10]_i_19/O
                         net (fo=1, routed)           0.000    17.024    inputControl/ALU_Result[10]_i_19_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.557 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.557    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.674 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.674    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.791 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.791    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.948 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.706    18.654    inputControl/ALU_Result0__0[10]
    SLICE_X10Y17         LUT3 (Prop_lut3_I0_O)        0.332    18.986 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.986    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.519 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.519    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.636 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.636    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.753 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.753    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.870 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.870    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.027 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.626    20.653    inputControl/ALU_Result0__0[9]
    SLICE_X9Y20          LUT3 (Prop_lut3_I0_O)        0.332    20.985 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    20.985    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.535 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.535    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.649 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.649    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.763 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.763    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.877    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.034 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.708    22.742    inputControl/ALU_Result0__0[8]
    SLICE_X8Y23          LUT3 (Prop_lut3_I0_O)        0.329    23.071 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    23.071    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.604 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.604    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.721 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.009    23.730    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.847 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.847    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.964 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.964    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.121 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.632    24.754    inputControl/ALU_Result0__0[7]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.332    25.086 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    25.086    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.636 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.636    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.750 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.750    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.864 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.864    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.978 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.978    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.135 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.696    26.830    inputControl/ALU_Result0__0[6]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.329    27.159 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    27.159    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.692 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.692    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.809 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.809    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.926 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.926    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.043 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.043    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.200 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.533    28.733    inputControl/ALU_Result0__0[5]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.332    29.065 r  inputControl/ALU_Result[4]_i_23/O
                         net (fo=1, routed)           0.000    29.065    inputControl/ALU_Result[4]_i_23_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.615 r  inputControl/ALU_Result_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.615    inputControl/ALU_Result_reg[4]_i_16_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.729 r  inputControl/ALU_Result_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.729    inputControl/ALU_Result_reg[4]_i_11_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.843 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.843    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.957 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.957    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.114 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.551    30.664    inputControl/ALU_Result0__0[4]
    SLICE_X10Y33         LUT3 (Prop_lut3_I0_O)        0.329    30.993 r  inputControl/ALU_Result[3]_i_23/O
                         net (fo=1, routed)           0.000    30.993    inputControl/ALU_Result[3]_i_23_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.526 r  inputControl/ALU_Result_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.526    inputControl/ALU_Result_reg[3]_i_16_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  inputControl/ALU_Result_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.643    inputControl/ALU_Result_reg[3]_i_11_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.760 r  inputControl/ALU_Result_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.760    inputControl/ALU_Result_reg[3]_i_6_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.877 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.877    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.034 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.827    32.862    inputControl/ALU_Result0__0[3]
    SLICE_X9Y32          LUT3 (Prop_lut3_I0_O)        0.332    33.194 r  inputControl/ALU_Result[2]_i_23/O
                         net (fo=1, routed)           0.000    33.194    inputControl/ALU_Result[2]_i_23_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.744 r  inputControl/ALU_Result_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.744    inputControl/ALU_Result_reg[2]_i_16_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.858 r  inputControl/ALU_Result_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.858    inputControl/ALU_Result_reg[2]_i_11_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.972 r  inputControl/ALU_Result_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.972    inputControl/ALU_Result_reg[2]_i_6_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.086 r  inputControl/ALU_Result_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.086    inputControl/ALU_Result_reg[2]_i_3_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.243 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          0.592    34.834    inputControl/ALU_Result0__0[2]
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    35.163 r  inputControl/ALU_Result[1]_i_23/O
                         net (fo=1, routed)           0.000    35.163    inputControl/ALU_Result[1]_i_23_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.696 r  inputControl/ALU_Result_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.696    inputControl/ALU_Result_reg[1]_i_16_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.813 r  inputControl/ALU_Result_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.813    inputControl/ALU_Result_reg[1]_i_11_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.930 r  inputControl/ALU_Result_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.930    inputControl/ALU_Result_reg[1]_i_6_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.047 r  inputControl/ALU_Result_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.047    inputControl/ALU_Result_reg[1]_i_3_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.204 r  inputControl/ALU_Result_reg[1]_i_2/CO[1]
                         net (fo=20, routed)          0.662    36.866    inputControl/ALU_Result0__0[1]
    SLICE_X9Y38          LUT3 (Prop_lut3_I0_O)        0.332    37.198 r  inputControl/ALU_Result[0]_i_22/O
                         net (fo=1, routed)           0.000    37.198    inputControl/ALU_Result[0]_i_22_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.748 r  inputControl/ALU_Result_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.748    inputControl/ALU_Result_reg[0]_i_15_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.862 r  inputControl/ALU_Result_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.862    inputControl/ALU_Result_reg[0]_i_10_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.976 r  inputControl/ALU_Result_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.976    inputControl/ALU_Result_reg[0]_i_5_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.090 r  inputControl/ALU_Result_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.090    inputControl/ALU_Result_reg[0]_i_3_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.361 r  inputControl/ALU_Result_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.299    38.660    ALU/ALU_Result0__0[0]
    SLICE_X11Y42         LUT5 (Prop_lut5_I0_O)        0.373    39.033 r  ALU/ALU_Result[0]_i_1/O
                         net (fo=1, routed)           0.000    39.033    ALU/p_0_in[0]
    SLICE_X11Y42         FDRE                                         r  ALU/ALU_Result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.450    14.791    ALU/clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  ALU/ALU_Result_reg[0]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.031    15.047    ALU/ALU_Result_reg[0]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -39.033    
  -------------------------------------------------------------------
                         slack                                -23.986    

Slack (VIOLATED) :        -21.855ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.744ns  (logic 20.695ns (65.194%)  route 11.049ns (34.806%))
  Logic Levels:           85  (CARRY4=70 LUT2=1 LUT3=13 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.636     5.157    inputControl/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  inputControl/B_reg_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  inputControl/B_reg_reg[0]_replica_2/Q
                         net (fo=2, routed)           0.577     6.191    inputControl/B[0]_repN_2
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.315    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.847 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.847    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.961    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.075    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.189    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.460 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.971     8.431    inputControl/ALU_Result0__0[15]
    SLICE_X9Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.260 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.260    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.374 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.374    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.488    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.602    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.759 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.814    10.573    inputControl/ALU_Result0__0[14]
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.329    10.902 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.902    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.435 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.435    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.552    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.669    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.786 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.786    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.943 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.763    12.705    inputControl/ALU_Result0__0[13]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.332    13.037 r  inputControl/ALU_Result[12]_i_20/O
                         net (fo=1, routed)           0.000    13.037    inputControl/ALU_Result[12]_i_20_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.550 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.550    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.667 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.667    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.784 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.784    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.941 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.708    14.650    inputControl/ALU_Result0__0[12]
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.332    14.982 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.982    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.532 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.532    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.754 r  inputControl/ALU_Result_reg[11]_i_11/O[0]
                         net (fo=2, routed)           0.971    16.725    inputControl/ALU_Result_reg[11]_i_11_n_7
    SLICE_X8Y17          LUT3 (Prop_lut3_I2_O)        0.299    17.024 r  inputControl/ALU_Result[10]_i_19/O
                         net (fo=1, routed)           0.000    17.024    inputControl/ALU_Result[10]_i_19_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.557 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.557    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.674 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.674    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.791 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.791    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.948 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.706    18.654    inputControl/ALU_Result0__0[10]
    SLICE_X10Y17         LUT3 (Prop_lut3_I0_O)        0.332    18.986 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.986    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.519 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.519    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.636 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.636    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.753 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.753    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.870 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.870    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.027 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.626    20.653    inputControl/ALU_Result0__0[9]
    SLICE_X9Y20          LUT3 (Prop_lut3_I0_O)        0.332    20.985 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    20.985    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.535 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.535    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.649 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.649    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.763 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.763    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.877    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.034 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.708    22.742    inputControl/ALU_Result0__0[8]
    SLICE_X8Y23          LUT3 (Prop_lut3_I0_O)        0.329    23.071 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    23.071    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.604 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.604    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.721 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.009    23.730    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.847 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.847    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.964 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.964    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.121 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.632    24.754    inputControl/ALU_Result0__0[7]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.332    25.086 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    25.086    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.636 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.636    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.750 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.750    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.864 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.864    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.978 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.978    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.135 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.696    26.830    inputControl/ALU_Result0__0[6]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.329    27.159 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    27.159    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.692 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.692    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.809 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.809    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.926 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.926    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.043 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.043    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.200 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.533    28.733    inputControl/ALU_Result0__0[5]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.332    29.065 r  inputControl/ALU_Result[4]_i_23/O
                         net (fo=1, routed)           0.000    29.065    inputControl/ALU_Result[4]_i_23_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.615 r  inputControl/ALU_Result_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.615    inputControl/ALU_Result_reg[4]_i_16_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.729 r  inputControl/ALU_Result_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.729    inputControl/ALU_Result_reg[4]_i_11_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.843 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.843    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.957 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.957    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.114 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.551    30.664    inputControl/ALU_Result0__0[4]
    SLICE_X10Y33         LUT3 (Prop_lut3_I0_O)        0.329    30.993 r  inputControl/ALU_Result[3]_i_23/O
                         net (fo=1, routed)           0.000    30.993    inputControl/ALU_Result[3]_i_23_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.526 r  inputControl/ALU_Result_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.526    inputControl/ALU_Result_reg[3]_i_16_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  inputControl/ALU_Result_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.643    inputControl/ALU_Result_reg[3]_i_11_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.760 r  inputControl/ALU_Result_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.760    inputControl/ALU_Result_reg[3]_i_6_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.877 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.877    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.034 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.827    32.862    inputControl/ALU_Result0__0[3]
    SLICE_X9Y32          LUT3 (Prop_lut3_I0_O)        0.332    33.194 r  inputControl/ALU_Result[2]_i_23/O
                         net (fo=1, routed)           0.000    33.194    inputControl/ALU_Result[2]_i_23_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.744 r  inputControl/ALU_Result_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.744    inputControl/ALU_Result_reg[2]_i_16_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.858 r  inputControl/ALU_Result_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.858    inputControl/ALU_Result_reg[2]_i_11_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.972 r  inputControl/ALU_Result_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.972    inputControl/ALU_Result_reg[2]_i_6_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.086 r  inputControl/ALU_Result_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.086    inputControl/ALU_Result_reg[2]_i_3_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.243 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          0.592    34.834    inputControl/ALU_Result0__0[2]
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    35.163 r  inputControl/ALU_Result[1]_i_23/O
                         net (fo=1, routed)           0.000    35.163    inputControl/ALU_Result[1]_i_23_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.696 r  inputControl/ALU_Result_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.696    inputControl/ALU_Result_reg[1]_i_16_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.813 r  inputControl/ALU_Result_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.813    inputControl/ALU_Result_reg[1]_i_11_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.930 r  inputControl/ALU_Result_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.930    inputControl/ALU_Result_reg[1]_i_6_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.047 r  inputControl/ALU_Result_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.047    inputControl/ALU_Result_reg[1]_i_3_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.204 r  inputControl/ALU_Result_reg[1]_i_2/CO[1]
                         net (fo=20, routed)          0.365    36.569    ALU/ALU_Result0__0[1]
    SLICE_X11Y39         LUT5 (Prop_lut5_I1_O)        0.332    36.901 r  ALU/ALU_Result[1]_i_1/O
                         net (fo=1, routed)           0.000    36.901    ALU/p_0_in[1]
    SLICE_X11Y39         FDRE                                         r  ALU/ALU_Result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.449    14.790    ALU/clk_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  ALU/ALU_Result_reg[1]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)        0.031    15.046    ALU/ALU_Result_reg[1]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -36.901    
  -------------------------------------------------------------------
                         slack                                -21.855    

Slack (VIOLATED) :        -19.952ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.837ns  (logic 19.322ns (64.758%)  route 10.515ns (35.242%))
  Logic Levels:           79  (CARRY4=65 LUT2=1 LUT3=12 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.636     5.157    inputControl/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  inputControl/B_reg_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  inputControl/B_reg_reg[0]_replica_2/Q
                         net (fo=2, routed)           0.577     6.191    inputControl/B[0]_repN_2
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.315    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.847 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.847    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.961    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.075    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.189    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.460 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.971     8.431    inputControl/ALU_Result0__0[15]
    SLICE_X9Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.260 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.260    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.374 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.374    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.488    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.602    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.759 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.814    10.573    inputControl/ALU_Result0__0[14]
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.329    10.902 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.902    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.435 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.435    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.552    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.669    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.786 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.786    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.943 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.763    12.705    inputControl/ALU_Result0__0[13]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.332    13.037 r  inputControl/ALU_Result[12]_i_20/O
                         net (fo=1, routed)           0.000    13.037    inputControl/ALU_Result[12]_i_20_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.550 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.550    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.667 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.667    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.784 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.784    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.941 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.708    14.650    inputControl/ALU_Result0__0[12]
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.332    14.982 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.982    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.532 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.532    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.754 r  inputControl/ALU_Result_reg[11]_i_11/O[0]
                         net (fo=2, routed)           0.971    16.725    inputControl/ALU_Result_reg[11]_i_11_n_7
    SLICE_X8Y17          LUT3 (Prop_lut3_I2_O)        0.299    17.024 r  inputControl/ALU_Result[10]_i_19/O
                         net (fo=1, routed)           0.000    17.024    inputControl/ALU_Result[10]_i_19_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.557 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.557    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.674 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.674    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.791 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.791    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.948 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.706    18.654    inputControl/ALU_Result0__0[10]
    SLICE_X10Y17         LUT3 (Prop_lut3_I0_O)        0.332    18.986 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.986    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.519 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.519    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.636 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.636    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.753 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.753    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.870 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.870    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.027 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.626    20.653    inputControl/ALU_Result0__0[9]
    SLICE_X9Y20          LUT3 (Prop_lut3_I0_O)        0.332    20.985 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    20.985    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.535 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.535    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.649 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.649    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.763 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.763    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.877    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.034 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.708    22.742    inputControl/ALU_Result0__0[8]
    SLICE_X8Y23          LUT3 (Prop_lut3_I0_O)        0.329    23.071 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    23.071    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.604 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.604    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.721 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.009    23.730    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.847 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.847    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.964 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.964    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.121 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.632    24.754    inputControl/ALU_Result0__0[7]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.332    25.086 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    25.086    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.636 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.636    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.750 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.750    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.864 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.864    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.978 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.978    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.135 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.696    26.830    inputControl/ALU_Result0__0[6]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.329    27.159 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    27.159    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.692 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.692    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.809 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.809    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.926 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.926    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.043 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.043    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.200 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.533    28.733    inputControl/ALU_Result0__0[5]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.332    29.065 r  inputControl/ALU_Result[4]_i_23/O
                         net (fo=1, routed)           0.000    29.065    inputControl/ALU_Result[4]_i_23_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.615 r  inputControl/ALU_Result_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.615    inputControl/ALU_Result_reg[4]_i_16_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.729 r  inputControl/ALU_Result_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.729    inputControl/ALU_Result_reg[4]_i_11_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.843 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.843    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.957 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.957    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.114 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.551    30.664    inputControl/ALU_Result0__0[4]
    SLICE_X10Y33         LUT3 (Prop_lut3_I0_O)        0.329    30.993 r  inputControl/ALU_Result[3]_i_23/O
                         net (fo=1, routed)           0.000    30.993    inputControl/ALU_Result[3]_i_23_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.526 r  inputControl/ALU_Result_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.526    inputControl/ALU_Result_reg[3]_i_16_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  inputControl/ALU_Result_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.643    inputControl/ALU_Result_reg[3]_i_11_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.760 r  inputControl/ALU_Result_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.760    inputControl/ALU_Result_reg[3]_i_6_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.877 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.877    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.034 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.827    32.862    inputControl/ALU_Result0__0[3]
    SLICE_X9Y32          LUT3 (Prop_lut3_I0_O)        0.332    33.194 r  inputControl/ALU_Result[2]_i_23/O
                         net (fo=1, routed)           0.000    33.194    inputControl/ALU_Result[2]_i_23_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.744 r  inputControl/ALU_Result_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.744    inputControl/ALU_Result_reg[2]_i_16_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.858 r  inputControl/ALU_Result_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.858    inputControl/ALU_Result_reg[2]_i_11_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.972 r  inputControl/ALU_Result_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.972    inputControl/ALU_Result_reg[2]_i_6_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.086 r  inputControl/ALU_Result_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.086    inputControl/ALU_Result_reg[2]_i_3_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.243 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          0.423    34.666    ALU/ALU_Result0__0[2]
    SLICE_X11Y36         LUT5 (Prop_lut5_I1_O)        0.329    34.995 r  ALU/ALU_Result[2]_i_1/O
                         net (fo=1, routed)           0.000    34.995    ALU/p_0_in[2]
    SLICE_X11Y36         FDRE                                         r  ALU/ALU_Result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.446    14.787    ALU/clk_IBUF_BUFG
    SLICE_X11Y36         FDRE                                         r  ALU/ALU_Result_reg[2]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.031    15.043    ALU/ALU_Result_reg[2]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -34.994    
  -------------------------------------------------------------------
                         slack                                -19.952    

Slack (VIOLATED) :        -17.705ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.592ns  (logic 17.944ns (65.034%)  route 9.648ns (34.966%))
  Logic Levels:           73  (CARRY4=60 LUT2=1 LUT3=11 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.636     5.157    inputControl/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  inputControl/B_reg_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  inputControl/B_reg_reg[0]_replica_2/Q
                         net (fo=2, routed)           0.577     6.191    inputControl/B[0]_repN_2
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.315    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.847 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.847    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.961    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.075    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.189    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.460 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.971     8.431    inputControl/ALU_Result0__0[15]
    SLICE_X9Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.260 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.260    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.374 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.374    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.488    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.602    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.759 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.814    10.573    inputControl/ALU_Result0__0[14]
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.329    10.902 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.902    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.435 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.435    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.552    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.669    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.786 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.786    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.943 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.763    12.705    inputControl/ALU_Result0__0[13]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.332    13.037 r  inputControl/ALU_Result[12]_i_20/O
                         net (fo=1, routed)           0.000    13.037    inputControl/ALU_Result[12]_i_20_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.550 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.550    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.667 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.667    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.784 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.784    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.941 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.708    14.650    inputControl/ALU_Result0__0[12]
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.332    14.982 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.982    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.532 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.532    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.754 r  inputControl/ALU_Result_reg[11]_i_11/O[0]
                         net (fo=2, routed)           0.971    16.725    inputControl/ALU_Result_reg[11]_i_11_n_7
    SLICE_X8Y17          LUT3 (Prop_lut3_I2_O)        0.299    17.024 r  inputControl/ALU_Result[10]_i_19/O
                         net (fo=1, routed)           0.000    17.024    inputControl/ALU_Result[10]_i_19_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.557 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.557    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.674 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.674    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.791 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.791    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.948 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.706    18.654    inputControl/ALU_Result0__0[10]
    SLICE_X10Y17         LUT3 (Prop_lut3_I0_O)        0.332    18.986 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.986    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.519 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.519    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.636 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.636    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.753 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.753    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.870 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.870    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.027 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.626    20.653    inputControl/ALU_Result0__0[9]
    SLICE_X9Y20          LUT3 (Prop_lut3_I0_O)        0.332    20.985 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    20.985    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.535 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.535    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.649 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.649    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.763 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.763    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.877    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.034 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.708    22.742    inputControl/ALU_Result0__0[8]
    SLICE_X8Y23          LUT3 (Prop_lut3_I0_O)        0.329    23.071 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    23.071    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.604 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.604    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.721 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.009    23.730    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.847 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.847    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.964 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.964    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.121 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.632    24.754    inputControl/ALU_Result0__0[7]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.332    25.086 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    25.086    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.636 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.636    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.750 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.750    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.864 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.864    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.978 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.978    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.135 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.696    26.830    inputControl/ALU_Result0__0[6]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.329    27.159 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    27.159    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.692 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.692    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.809 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.809    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.926 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.926    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.043 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.043    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.200 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.533    28.733    inputControl/ALU_Result0__0[5]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.332    29.065 r  inputControl/ALU_Result[4]_i_23/O
                         net (fo=1, routed)           0.000    29.065    inputControl/ALU_Result[4]_i_23_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.615 r  inputControl/ALU_Result_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.615    inputControl/ALU_Result_reg[4]_i_16_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.729 r  inputControl/ALU_Result_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.729    inputControl/ALU_Result_reg[4]_i_11_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.843 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.843    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.957 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.957    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.114 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.551    30.664    inputControl/ALU_Result0__0[4]
    SLICE_X10Y33         LUT3 (Prop_lut3_I0_O)        0.329    30.993 r  inputControl/ALU_Result[3]_i_23/O
                         net (fo=1, routed)           0.000    30.993    inputControl/ALU_Result[3]_i_23_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.526 r  inputControl/ALU_Result_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.526    inputControl/ALU_Result_reg[3]_i_16_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  inputControl/ALU_Result_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.643    inputControl/ALU_Result_reg[3]_i_11_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.760 r  inputControl/ALU_Result_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.760    inputControl/ALU_Result_reg[3]_i_6_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.877 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.877    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.034 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.383    32.417    ALU/ALU_Result0__0[3]
    SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.332    32.749 r  ALU/ALU_Result[3]_i_1/O
                         net (fo=1, routed)           0.000    32.749    ALU/p_0_in[3]
    SLICE_X11Y37         FDRE                                         r  ALU/ALU_Result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.447    14.788    ALU/clk_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  ALU/ALU_Result_reg[3]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)        0.031    15.044    ALU/ALU_Result_reg[3]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -32.749    
  -------------------------------------------------------------------
                         slack                                -17.705    

Slack (VIOLATED) :        -16.195ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.080ns  (logic 16.571ns (63.538%)  route 9.509ns (36.462%))
  Logic Levels:           67  (CARRY4=55 LUT2=1 LUT3=10 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.636     5.157    inputControl/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  inputControl/B_reg_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  inputControl/B_reg_reg[0]_replica_2/Q
                         net (fo=2, routed)           0.577     6.191    inputControl/B[0]_repN_2
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.315    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.847 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.847    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.961    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.075    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.189    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.460 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.971     8.431    inputControl/ALU_Result0__0[15]
    SLICE_X9Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.260 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.260    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.374 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.374    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.488    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.602    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.759 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.814    10.573    inputControl/ALU_Result0__0[14]
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.329    10.902 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.902    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.435 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.435    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.552    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.669    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.786 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.786    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.943 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.763    12.705    inputControl/ALU_Result0__0[13]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.332    13.037 r  inputControl/ALU_Result[12]_i_20/O
                         net (fo=1, routed)           0.000    13.037    inputControl/ALU_Result[12]_i_20_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.550 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.550    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.667 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.667    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.784 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.784    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.941 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.708    14.650    inputControl/ALU_Result0__0[12]
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.332    14.982 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.982    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.532 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.532    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.754 r  inputControl/ALU_Result_reg[11]_i_11/O[0]
                         net (fo=2, routed)           0.971    16.725    inputControl/ALU_Result_reg[11]_i_11_n_7
    SLICE_X8Y17          LUT3 (Prop_lut3_I2_O)        0.299    17.024 r  inputControl/ALU_Result[10]_i_19/O
                         net (fo=1, routed)           0.000    17.024    inputControl/ALU_Result[10]_i_19_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.557 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.557    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.674 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.674    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.791 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.791    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.948 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.706    18.654    inputControl/ALU_Result0__0[10]
    SLICE_X10Y17         LUT3 (Prop_lut3_I0_O)        0.332    18.986 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.986    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.519 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.519    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.636 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.636    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.753 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.753    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.870 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.870    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.027 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.626    20.653    inputControl/ALU_Result0__0[9]
    SLICE_X9Y20          LUT3 (Prop_lut3_I0_O)        0.332    20.985 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    20.985    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.535 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.535    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.649 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.649    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.763 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.763    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.877    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.034 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.708    22.742    inputControl/ALU_Result0__0[8]
    SLICE_X8Y23          LUT3 (Prop_lut3_I0_O)        0.329    23.071 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    23.071    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.604 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.604    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.721 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.009    23.730    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.847 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.847    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.964 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.964    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.121 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.632    24.754    inputControl/ALU_Result0__0[7]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.332    25.086 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    25.086    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.636 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.636    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.750 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.750    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.864 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.864    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.978 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.978    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.135 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.696    26.830    inputControl/ALU_Result0__0[6]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.329    27.159 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    27.159    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.692 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.692    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.809 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.809    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.926 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.926    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.043 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.043    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.200 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.533    28.733    inputControl/ALU_Result0__0[5]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.332    29.065 r  inputControl/ALU_Result[4]_i_23/O
                         net (fo=1, routed)           0.000    29.065    inputControl/ALU_Result[4]_i_23_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.615 r  inputControl/ALU_Result_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.615    inputControl/ALU_Result_reg[4]_i_16_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.729 r  inputControl/ALU_Result_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.729    inputControl/ALU_Result_reg[4]_i_11_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.843 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.843    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.957 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.957    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.114 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.795    30.909    ALU/ALU_Result0__0[4]
    SLICE_X11Y35         LUT5 (Prop_lut5_I1_O)        0.329    31.238 r  ALU/ALU_Result[4]_i_1/O
                         net (fo=1, routed)           0.000    31.238    ALU/p_0_in[4]
    SLICE_X11Y35         FDRE                                         r  ALU/ALU_Result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.446    14.787    ALU/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  ALU/ALU_Result_reg[4]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X11Y35         FDRE (Setup_fdre_C_D)        0.031    15.043    ALU/ALU_Result_reg[4]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -31.238    
  -------------------------------------------------------------------
                         slack                                -16.195    

Slack (VIOLATED) :        -13.895ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.775ns  (logic 15.193ns (63.904%)  route 8.582ns (36.096%))
  Logic Levels:           61  (CARRY4=50 LUT2=1 LUT3=9 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.636     5.157    inputControl/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  inputControl/B_reg_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  inputControl/B_reg_reg[0]_replica_2/Q
                         net (fo=2, routed)           0.577     6.191    inputControl/B[0]_repN_2
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.315    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.847 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.847    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.961    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.075    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.189    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.460 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.971     8.431    inputControl/ALU_Result0__0[15]
    SLICE_X9Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.260 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.260    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.374 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.374    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.488    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.602    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.759 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.814    10.573    inputControl/ALU_Result0__0[14]
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.329    10.902 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.902    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.435 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.435    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.552    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.669    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.786 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.786    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.943 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.763    12.705    inputControl/ALU_Result0__0[13]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.332    13.037 r  inputControl/ALU_Result[12]_i_20/O
                         net (fo=1, routed)           0.000    13.037    inputControl/ALU_Result[12]_i_20_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.550 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.550    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.667 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.667    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.784 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.784    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.941 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.708    14.650    inputControl/ALU_Result0__0[12]
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.332    14.982 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.982    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.532 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.532    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.754 r  inputControl/ALU_Result_reg[11]_i_11/O[0]
                         net (fo=2, routed)           0.971    16.725    inputControl/ALU_Result_reg[11]_i_11_n_7
    SLICE_X8Y17          LUT3 (Prop_lut3_I2_O)        0.299    17.024 r  inputControl/ALU_Result[10]_i_19/O
                         net (fo=1, routed)           0.000    17.024    inputControl/ALU_Result[10]_i_19_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.557 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.557    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.674 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.674    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.791 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.791    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.948 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.706    18.654    inputControl/ALU_Result0__0[10]
    SLICE_X10Y17         LUT3 (Prop_lut3_I0_O)        0.332    18.986 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.986    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.519 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.519    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.636 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.636    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.753 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.753    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.870 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.870    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.027 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.626    20.653    inputControl/ALU_Result0__0[9]
    SLICE_X9Y20          LUT3 (Prop_lut3_I0_O)        0.332    20.985 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    20.985    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.535 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.535    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.649 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.649    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.763 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.763    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.877    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.034 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.708    22.742    inputControl/ALU_Result0__0[8]
    SLICE_X8Y23          LUT3 (Prop_lut3_I0_O)        0.329    23.071 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    23.071    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.604 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.604    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.721 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.009    23.730    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.847 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.847    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.964 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.964    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.121 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.632    24.754    inputControl/ALU_Result0__0[7]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.332    25.086 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    25.086    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.636 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.636    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.750 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.750    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.864 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.864    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.978 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.978    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.135 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.696    26.830    inputControl/ALU_Result0__0[6]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.329    27.159 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    27.159    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.692 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.692    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.809 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.809    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.926 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.926    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.043 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.043    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.200 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.400    28.600    ALU/ALU_Result0__0[5]
    SLICE_X9Y31          LUT5 (Prop_lut5_I0_O)        0.332    28.932 r  ALU/ALU_Result[5]_i_1/O
                         net (fo=1, routed)           0.000    28.932    ALU/p_0_in[5]
    SLICE_X9Y31          FDRE                                         r  ALU/ALU_Result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440    14.781    ALU/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  ALU/ALU_Result_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)        0.031    15.037    ALU/ALU_Result_reg[5]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -28.932    
  -------------------------------------------------------------------
                         slack                                -13.895    

Slack (VIOLATED) :        -11.839ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.719ns  (logic 13.820ns (63.632%)  route 7.899ns (36.368%))
  Logic Levels:           55  (CARRY4=45 LUT2=1 LUT3=8 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.636     5.157    inputControl/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  inputControl/B_reg_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  inputControl/B_reg_reg[0]_replica_2/Q
                         net (fo=2, routed)           0.577     6.191    inputControl/B[0]_repN_2
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.315    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.847 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.847    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.961    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.075    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.189    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.460 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.971     8.431    inputControl/ALU_Result0__0[15]
    SLICE_X9Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.260 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.260    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.374 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.374    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.488    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.602    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.759 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.814    10.573    inputControl/ALU_Result0__0[14]
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.329    10.902 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.902    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.435 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.435    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.552    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.669    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.786 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.786    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.943 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.763    12.705    inputControl/ALU_Result0__0[13]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.332    13.037 r  inputControl/ALU_Result[12]_i_20/O
                         net (fo=1, routed)           0.000    13.037    inputControl/ALU_Result[12]_i_20_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.550 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.550    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.667 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.667    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.784 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.784    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.941 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.708    14.650    inputControl/ALU_Result0__0[12]
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.332    14.982 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.982    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.532 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.532    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.754 r  inputControl/ALU_Result_reg[11]_i_11/O[0]
                         net (fo=2, routed)           0.971    16.725    inputControl/ALU_Result_reg[11]_i_11_n_7
    SLICE_X8Y17          LUT3 (Prop_lut3_I2_O)        0.299    17.024 r  inputControl/ALU_Result[10]_i_19/O
                         net (fo=1, routed)           0.000    17.024    inputControl/ALU_Result[10]_i_19_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.557 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.557    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.674 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.674    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.791 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.791    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.948 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.706    18.654    inputControl/ALU_Result0__0[10]
    SLICE_X10Y17         LUT3 (Prop_lut3_I0_O)        0.332    18.986 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.986    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.519 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.519    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.636 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.636    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.753 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.753    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.870 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.870    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.027 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.626    20.653    inputControl/ALU_Result0__0[9]
    SLICE_X9Y20          LUT3 (Prop_lut3_I0_O)        0.332    20.985 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    20.985    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.535 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.535    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.649 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.649    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.763 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.763    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.877    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.034 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.708    22.742    inputControl/ALU_Result0__0[8]
    SLICE_X8Y23          LUT3 (Prop_lut3_I0_O)        0.329    23.071 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    23.071    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.604 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.604    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.721 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.009    23.730    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.847 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.847    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.964 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.964    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.121 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.632    24.754    inputControl/ALU_Result0__0[7]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.332    25.086 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    25.086    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.636 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.636    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.750 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.750    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.864 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.864    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.978 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.978    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.135 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.412    26.547    ALU/ALU_Result0__0[6]
    SLICE_X11Y29         LUT5 (Prop_lut5_I0_O)        0.329    26.876 r  ALU/ALU_Result[6]_i_1/O
                         net (fo=1, routed)           0.000    26.876    ALU/p_0_in[6]
    SLICE_X11Y29         FDRE                                         r  ALU/ALU_Result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440    14.781    ALU/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  ALU/ALU_Result_reg[6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)        0.031    15.037    ALU/ALU_Result_reg[6]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -26.876    
  -------------------------------------------------------------------
                         slack                                -11.839    

Slack (VIOLATED) :        -10.259ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.186ns  (logic 12.442ns (61.637%)  route 7.744ns (38.364%))
  Logic Levels:           49  (CARRY4=40 LUT2=1 LUT3=7 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.636     5.157    inputControl/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  inputControl/B_reg_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  inputControl/B_reg_reg[0]_replica_2/Q
                         net (fo=2, routed)           0.577     6.191    inputControl/B[0]_repN_2
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.315    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.847 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.847    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.961    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.075    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.189    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.460 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.971     8.431    inputControl/ALU_Result0__0[15]
    SLICE_X9Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.260 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.260    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.374 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.374    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.488    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.602    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.759 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.814    10.573    inputControl/ALU_Result0__0[14]
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.329    10.902 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.902    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.435 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.435    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.552    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.669    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.786 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.786    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.943 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.763    12.705    inputControl/ALU_Result0__0[13]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.332    13.037 r  inputControl/ALU_Result[12]_i_20/O
                         net (fo=1, routed)           0.000    13.037    inputControl/ALU_Result[12]_i_20_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.550 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.550    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.667 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.667    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.784 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.784    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.941 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.708    14.650    inputControl/ALU_Result0__0[12]
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.332    14.982 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.982    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.532 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.532    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.754 r  inputControl/ALU_Result_reg[11]_i_11/O[0]
                         net (fo=2, routed)           0.971    16.725    inputControl/ALU_Result_reg[11]_i_11_n_7
    SLICE_X8Y17          LUT3 (Prop_lut3_I2_O)        0.299    17.024 r  inputControl/ALU_Result[10]_i_19/O
                         net (fo=1, routed)           0.000    17.024    inputControl/ALU_Result[10]_i_19_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.557 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.557    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.674 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.674    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.791 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.791    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.948 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.706    18.654    inputControl/ALU_Result0__0[10]
    SLICE_X10Y17         LUT3 (Prop_lut3_I0_O)        0.332    18.986 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.986    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.519 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.519    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.636 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.636    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.753 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.753    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.870 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.870    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.027 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.626    20.653    inputControl/ALU_Result0__0[9]
    SLICE_X9Y20          LUT3 (Prop_lut3_I0_O)        0.332    20.985 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    20.985    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.535 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.535    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.649 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.649    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.763 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.763    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.877    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.034 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.708    22.742    inputControl/ALU_Result0__0[8]
    SLICE_X8Y23          LUT3 (Prop_lut3_I0_O)        0.329    23.071 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    23.071    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.604 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.604    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.721 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.009    23.730    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.847 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.847    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.964 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.964    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.121 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.890    25.011    ALU/ALU_Result0__0[7]
    SLICE_X8Y29          LUT5 (Prop_lut5_I0_O)        0.332    25.343 r  ALU/ALU_Result[7]_i_1/O
                         net (fo=1, routed)           0.000    25.343    ALU/p_0_in[7]
    SLICE_X8Y29          FDRE                                         r  ALU/ALU_Result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.439    14.780    ALU/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  ALU/ALU_Result_reg[7]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X8Y29          FDRE (Setup_fdre_C_D)        0.079    15.084    ALU/ALU_Result_reg[7]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -25.343    
  -------------------------------------------------------------------
                         slack                                -10.259    

Slack (VIOLATED) :        -8.184ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.058ns  (logic 11.069ns (61.297%)  route 6.989ns (38.703%))
  Logic Levels:           43  (CARRY4=35 LUT2=1 LUT3=6 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.636     5.157    inputControl/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  inputControl/B_reg_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  inputControl/B_reg_reg[0]_replica_2/Q
                         net (fo=2, routed)           0.577     6.191    inputControl/B[0]_repN_2
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.315    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.847 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.847    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.961    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.075    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.189    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.460 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.971     8.431    inputControl/ALU_Result0__0[15]
    SLICE_X9Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.260 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.260    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.374 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.374    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.488    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.602    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.759 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.814    10.573    inputControl/ALU_Result0__0[14]
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.329    10.902 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.902    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.435 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.435    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.552    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.669    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.786 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.786    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.943 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.763    12.705    inputControl/ALU_Result0__0[13]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.332    13.037 r  inputControl/ALU_Result[12]_i_20/O
                         net (fo=1, routed)           0.000    13.037    inputControl/ALU_Result[12]_i_20_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.550 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.550    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.667 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.667    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.784 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.784    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.941 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.708    14.650    inputControl/ALU_Result0__0[12]
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.332    14.982 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.982    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.532 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.532    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.754 r  inputControl/ALU_Result_reg[11]_i_11/O[0]
                         net (fo=2, routed)           0.971    16.725    inputControl/ALU_Result_reg[11]_i_11_n_7
    SLICE_X8Y17          LUT3 (Prop_lut3_I2_O)        0.299    17.024 r  inputControl/ALU_Result[10]_i_19/O
                         net (fo=1, routed)           0.000    17.024    inputControl/ALU_Result[10]_i_19_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.557 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.557    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.674 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.674    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.791 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.791    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.948 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.706    18.654    inputControl/ALU_Result0__0[10]
    SLICE_X10Y17         LUT3 (Prop_lut3_I0_O)        0.332    18.986 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.986    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.519 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.519    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.636 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.636    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.753 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.753    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.870 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.870    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.027 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.626    20.653    inputControl/ALU_Result0__0[9]
    SLICE_X9Y20          LUT3 (Prop_lut3_I0_O)        0.332    20.985 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    20.985    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.535 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.535    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.649 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.649    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.763 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.763    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.877 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.877    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.034 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.852    22.886    ALU/ALU_Result0__0[8]
    SLICE_X11Y24         LUT5 (Prop_lut5_I1_O)        0.329    23.215 r  ALU/ALU_Result[8]_i_1/O
                         net (fo=1, routed)           0.000    23.215    ALU/p_0_in[8]
    SLICE_X11Y24         FDRE                                         r  ALU/ALU_Result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.434    14.775    ALU/clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  ALU/ALU_Result_reg[8]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y24         FDRE (Setup_fdre_C_D)        0.031    15.031    ALU/ALU_Result_reg[8]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -23.215    
  -------------------------------------------------------------------
                         slack                                 -8.184    

Slack (VIOLATED) :        -6.155ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.032ns  (logic 9.691ns (60.449%)  route 6.341ns (39.551%))
  Logic Levels:           37  (CARRY4=30 LUT2=1 LUT3=5 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.636     5.157    inputControl/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  inputControl/B_reg_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  inputControl/B_reg_reg[0]_replica_2/Q
                         net (fo=2, routed)           0.577     6.191    inputControl/B[0]_repN_2
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.315    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.847 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.847    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.961    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.075    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.189    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.460 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.971     8.431    inputControl/ALU_Result0__0[15]
    SLICE_X9Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.260 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.260    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.374 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.374    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.488    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.602    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.759 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.814    10.573    inputControl/ALU_Result0__0[14]
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.329    10.902 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.902    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.435 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.435    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.552 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.552    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.669 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.669    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.786 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.786    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.943 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.763    12.705    inputControl/ALU_Result0__0[13]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.332    13.037 r  inputControl/ALU_Result[12]_i_20/O
                         net (fo=1, routed)           0.000    13.037    inputControl/ALU_Result[12]_i_20_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.550 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.550    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.667 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.667    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.784 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.784    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.941 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.708    14.650    inputControl/ALU_Result0__0[12]
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.332    14.982 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.982    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.532 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.532    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.754 r  inputControl/ALU_Result_reg[11]_i_11/O[0]
                         net (fo=2, routed)           0.971    16.725    inputControl/ALU_Result_reg[11]_i_11_n_7
    SLICE_X8Y17          LUT3 (Prop_lut3_I2_O)        0.299    17.024 r  inputControl/ALU_Result[10]_i_19/O
                         net (fo=1, routed)           0.000    17.024    inputControl/ALU_Result[10]_i_19_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.557 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.557    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.674 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.674    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.791 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.791    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.948 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.706    18.654    inputControl/ALU_Result0__0[10]
    SLICE_X10Y17         LUT3 (Prop_lut3_I0_O)        0.332    18.986 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.986    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.519 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.519    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.636 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.636    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.753 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.753    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.870 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.870    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.027 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.830    20.857    ALU/ALU_Result0__0[9]
    SLICE_X11Y23         LUT5 (Prop_lut5_I0_O)        0.332    21.189 r  ALU/ALU_Result[9]_i_1/O
                         net (fo=1, routed)           0.000    21.189    ALU/p_0_in[9]
    SLICE_X11Y23         FDRE                                         r  ALU/ALU_Result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.436    14.777    ALU/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  ALU/ALU_Result_reg[9]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y23         FDRE (Setup_fdre_C_D)        0.032    15.034    ALU/ALU_Result_reg[9]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -21.189    
  -------------------------------------------------------------------
                         slack                                 -6.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/thousands_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/thousands_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.556     1.439    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  binary2DIG/numberCounter/thousands_reg[1]/Q
                         net (fo=5, routed)           0.105     1.708    binary2DIG/numberCounter/num3[1]
    SLICE_X11Y21         LUT4 (Prop_lut4_I2_O)        0.048     1.756 r  binary2DIG/numberCounter/thousands[3]_i_2/O
                         net (fo=1, routed)           0.000     1.756    binary2DIG/numberCounter/p_0_in[3]
    SLICE_X11Y21         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.824     1.951    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[3]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.107     1.559    binary2DIG/numberCounter/thousands_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/thousands_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/thousands_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.556     1.439    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  binary2DIG/numberCounter/thousands_reg[1]/Q
                         net (fo=5, routed)           0.105     1.708    binary2DIG/numberCounter/num3[1]
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.753 r  binary2DIG/numberCounter/thousands[2]_i_1/O
                         net (fo=1, routed)           0.000     1.753    binary2DIG/numberCounter/p_0_in[2]
    SLICE_X11Y21         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.824     1.951    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[2]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.091     1.543    binary2DIG/numberCounter/thousands_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_sync/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.314%)  route 0.170ns (47.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.584     1.467    vga_sync/clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  vga_sync/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.141     1.608 f  vga_sync/h_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.170     1.778    vga_sync/x[8]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.045     1.823 r  vga_sync/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.823    vga_sync/hsync_next
    SLICE_X3Y20          FDCE                                         r  vga_sync/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.855     1.982    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.478     1.504    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.091     1.595    vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.586     1.469    vga_sync/clk_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  vga_sync/v_count_reg_reg[5]/Q
                         net (fo=4, routed)           0.146     1.756    vga_sync/v_count_reg_reg[6]_0[2]
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.045     1.801 r  vga_sync/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.801    vga_sync/v_count_reg[5]_i_1_n_0
    SLICE_X5Y18          FDCE                                         r  vga_sync/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.855     1.982    vga_sync/clk_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X5Y18          FDCE (Hold_fdce_C_D)         0.092     1.561    vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.053%)  route 0.174ns (47.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.585     1.468    vga_sync/clk_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  vga_sync/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.174     1.783    vga_sync/y[0]
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.048     1.831 r  vga_sync/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.831    vga_sync/v_count_reg[4]_i_1_n_0
    SLICE_X5Y18          FDCE                                         r  vga_sync/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.855     1.982    vga_sync/clk_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X5Y18          FDCE (Hold_fdce_C_D)         0.107     1.590    vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_sync/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.251ns (66.993%)  route 0.124ns (33.007%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.587     1.470    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  vga_sync/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.148     1.618 r  vga_sync/h_count_reg_reg[3]/Q
                         net (fo=4, routed)           0.124     1.742    vga_sync/Q[0]
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.103     1.845 r  vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.845    vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X2Y19          FDCE                                         r  vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.856     1.983    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.132     1.602    vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_sync/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.587     1.470    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  vga_sync/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  vga_sync/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.167     1.778    vga_sync/pixel_reg[0]
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.042     1.820 r  vga_sync/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.820    vga_sync/pixel_next[1]
    SLICE_X3Y19          FDCE                                         r  vga_sync/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.856     1.983    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  vga_sync/pixel_reg_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.107     1.577    vga_sync/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.654%)  route 0.174ns (48.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.585     1.468    vga_sync/clk_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  vga_sync/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.174     1.783    vga_sync/y[0]
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  vga_sync/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.828    vga_sync/v_count_reg[1]_i_1_n_0
    SLICE_X5Y18          FDCE                                         r  vga_sync/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.855     1.982    vga_sync/clk_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  vga_sync/v_count_reg_reg[1]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X5Y18          FDCE (Hold_fdce_C_D)         0.091     1.574    vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/tens_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/tens_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.378%)  route 0.186ns (49.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.583     1.466    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  binary2DIG/numberCounter/tens_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  binary2DIG/numberCounter/tens_reg[0]/Q
                         net (fo=8, routed)           0.186     1.793    binary2DIG/numberCounter/tens_reg[3]_0[0]
    SLICE_X7Y21          LUT4 (Prop_lut4_I2_O)        0.048     1.841 r  binary2DIG/numberCounter/tens[3]_i_2/O
                         net (fo=1, routed)           0.000     1.841    binary2DIG/numberCounter/tens[3]_i_2_n_0
    SLICE_X7Y21          FDRE                                         r  binary2DIG/numberCounter/tens_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.852     1.979    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  binary2DIG/numberCounter/tens_reg[3]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.107     1.587    binary2DIG/numberCounter/tens_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.274ns (69.671%)  route 0.119ns (30.329%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.567     1.450    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  uart/baudrate_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  uart/baudrate_gen/counter_reg[2]/Q
                         net (fo=2, routed)           0.119     1.733    uart/baudrate_gen/counter_reg[2]
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  uart/baudrate_gen/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.843    uart/baudrate_gen/counter_reg[0]_i_2_n_5
    SLICE_X12Y0          FDRE                                         r  uart/baudrate_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.837     1.964    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  uart/baudrate_gen/counter_reg[2]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X12Y0          FDRE (Hold_fdre_C_D)         0.134     1.584    uart/baudrate_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    vga_control/cdr/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y42   ALU/ALU_Result_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y20   ALU/ALU_Result_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y15    ALU/ALU_Result_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y12   ALU/ALU_Result_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y12   ALU/ALU_Result_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y11   ALU/ALU_Result_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y12   ALU/ALU_Result_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y39   ALU/ALU_Result_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y42   ALU/ALU_Result_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y42   ALU/ALU_Result_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y20   ALU/ALU_Result_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y20   ALU/ALU_Result_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y15    ALU/ALU_Result_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y15    ALU/ALU_Result_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12   ALU/ALU_Result_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12   ALU/ALU_Result_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12   ALU/ALU_Result_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12   ALU/ALU_Result_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y42   ALU/ALU_Result_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y42   ALU/ALU_Result_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y20   ALU/ALU_Result_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y20   ALU/ALU_Result_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y15    ALU/ALU_Result_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y15    ALU/ALU_Result_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12   ALU/ALU_Result_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12   ALU/ALU_Result_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12   ALU/ALU_Result_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12   ALU/ALU_Result_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.353ns  (logic 4.500ns (43.469%)  route 5.853ns (56.531%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.307     1.825    binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I4_O)        0.124     1.949 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.191     3.140    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I2_O)        0.152     3.292 r  binary2DIG/numberCounter/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.355     6.647    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    10.353 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.353    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.151ns  (logic 4.297ns (42.336%)  route 5.853ns (57.664%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.307     1.825    binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I4_O)        0.124     1.949 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.193     3.142    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.124     3.266 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.353     6.619    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.151 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.151    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.104ns  (logic 4.507ns (44.603%)  route 5.597ns (55.397%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.192     1.710    binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1_0[1]
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124     1.834 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.990     2.824    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X13Y21         LUT4 (Prop_lut4_I1_O)        0.152     2.976 r  binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.415     6.391    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    10.104 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.104    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.062ns  (logic 4.286ns (42.595%)  route 5.776ns (57.405%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.307     1.825    binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I4_O)        0.124     1.949 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.191     3.140    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I2_O)        0.124     3.264 r  binary2DIG/numberCounter/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.278     6.542    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.062 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.062    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/cdr/data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.907ns  (logic 4.719ns (47.636%)  route 5.188ns (52.364%))
  Logic Levels:           5  (LDCE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         LDCE                         0.000     0.000 r  vga_control/cdr/data_reg[4]/G
    SLICE_X11Y22         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_control/cdr/data_reg[4]/Q
                         net (fo=1, routed)           1.130     1.689    vga_control/cdr/digit_word[4]
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.124     1.813 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.813    vga_control/cdr/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X8Y22          MUXF7 (Prop_muxf7_I0_O)      0.209     2.022 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=9, routed)           1.376     3.398    vga_sync/vgaBlue[0]
    SLICE_X5Y21          LUT6 (Prop_lut6_I1_O)        0.297     3.695 r  vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.682     6.377    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     9.907 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.907    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.759ns  (logic 4.295ns (44.012%)  route 5.464ns (55.988%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.192     1.710    binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1_0[1]
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124     1.834 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.990     2.824    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X13Y21         LUT4 (Prop_lut4_I2_O)        0.124     2.948 r  binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.282     6.230    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.759 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.759    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.575ns  (logic 4.538ns (47.392%)  route 5.037ns (52.608%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.192     1.710    binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1_0[1]
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124     1.834 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.992     2.826    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.152     2.978 r  binary2DIG/numberCounter/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.853     5.831    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     9.575 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.575    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/cdr/data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.550ns  (logic 4.694ns (49.155%)  route 4.856ns (50.845%))
  Logic Levels:           5  (LDCE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         LDCE                         0.000     0.000 r  vga_control/cdr/data_reg[4]/G
    SLICE_X11Y22         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  vga_control/cdr/data_reg[4]/Q
                         net (fo=1, routed)           1.130     1.689    vga_control/cdr/digit_word[4]
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.124     1.813 f  vga_control/cdr/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.813    vga_control/cdr/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X8Y22          MUXF7 (Prop_muxf7_I0_O)      0.209     2.022 f  vga_control/cdr/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=9, routed)           1.379     3.402    vga_sync/vgaBlue[0]
    SLICE_X4Y21          LUT6 (Prop_lut6_I1_O)        0.297     3.699 r  vga_sync/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.346     6.045    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505     9.550 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.550    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.489ns  (logic 4.301ns (45.327%)  route 5.188ns (54.673%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.192     1.710    binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1_0[1]
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124     1.834 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.992     2.826    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X13Y21         LUT4 (Prop_lut4_I2_O)        0.124     2.950 r  binary2DIG/numberCounter/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.004     5.954    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.489 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.489    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/cdr/data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.382ns  (logic 4.692ns (50.016%)  route 4.689ns (49.984%))
  Logic Levels:           5  (LDCE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         LDCE                         0.000     0.000 r  vga_control/cdr/data_reg[4]/G
    SLICE_X11Y22         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  vga_control/cdr/data_reg[4]/Q
                         net (fo=1, routed)           1.130     1.689    vga_control/cdr/digit_word[4]
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.124     1.813 f  vga_control/cdr/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.813    vga_control/cdr/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X8Y22          MUXF7 (Prop_muxf7_I0_O)      0.209     2.022 f  vga_control/cdr/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=9, routed)           1.404     3.426    vga_sync/vgaBlue[0]
    SLICE_X5Y21          LUT6 (Prop_lut6_I1_O)        0.297     3.723 r  vga_sync/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.155     5.878    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503     9.382 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.382    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 singlePulser/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            singlePulser/d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE                         0.000     0.000 r  singlePulser/state_reg/C
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/state_reg/Q
                         net (fo=2, routed)           0.099     0.240    singlePulser/p_0_in[0]
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.045     0.285 r  singlePulser/d_i_1/O
                         net (fo=1, routed)           0.000     0.285    singlePulser/d_i_1_n_0
    SLICE_X12Y20         FDRE                                         r  singlePulser/d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE                         0.000     0.000 r  uart/receiver/count_reg[0]/C
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/count_reg[0]/Q
                         net (fo=10, routed)          0.133     0.274    uart/receiver/count_reg[0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I1_O)        0.045     0.319 r  uart/receiver/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.319    uart/receiver/p_0_in__0[3]
    SLICE_X14Y10         FDRE                                         r  uart/receiver/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE                         0.000     0.000 r  uart/receiver/count_reg[0]/C
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/count_reg[0]/Q
                         net (fo=10, routed)          0.133     0.274    uart/receiver/count_reg[0]
    SLICE_X14Y10         LUT5 (Prop_lut5_I3_O)        0.048     0.322 r  uart/receiver/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.322    uart/receiver/p_0_in__0[4]
    SLICE_X14Y10         FDRE                                         r  uart/receiver/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE                         0.000     0.000 r  uart/receiver/count_reg[0]/C
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/count_reg[0]/Q
                         net (fo=10, routed)          0.137     0.278    uart/receiver/count_reg[0]
    SLICE_X14Y10         LUT6 (Prop_lut6_I1_O)        0.045     0.323 r  uart/receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.323    uart/receiver/p_0_in__0[5]
    SLICE_X14Y10         FDRE                                         r  uart/receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[1].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[1].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[1].fDiv/clkDiv_reg/C
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[1].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[1].fDiv/clkDiv_reg_0
    SLICE_X13Y12         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[1].fDiv/clkDiv_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[1].fDiv/clkDiv_i_1__0_n_0
    SLICE_X13Y12         FDRE                                         r  nolabel_line52/genblk1[1].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[3].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[3].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[3].fDiv/clkDiv_reg/C
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[3].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[3].fDiv/clkDiv_reg_0
    SLICE_X15Y12         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[3].fDiv/clkDiv_i_1__2/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[3].fDiv/clkDiv_i_1__2_n_0
    SLICE_X15Y12         FDRE                                         r  nolabel_line52/genblk1[3].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[4].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[4].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[4].fDiv/clkDiv_reg/C
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[4].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[4].fDiv/clkDiv_reg_0
    SLICE_X15Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[4].fDiv/clkDiv_i_1__3/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[4].fDiv/clkDiv_i_1__3_n_0
    SLICE_X15Y13         FDRE                                         r  nolabel_line52/genblk1[4].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[7].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[7].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[7].fDiv/clkDiv_reg/C
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[7].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[7].fDiv/clkDiv_reg_0
    SLICE_X15Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[7].fDiv/clkDiv_i_1__6/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[7].fDiv/clkDiv_i_1__6_n_0
    SLICE_X15Y15         FDRE                                         r  nolabel_line52/genblk1[7].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[8].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[8].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[8].fDiv/clkDiv_reg/C
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[8].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[8].fDiv/clkDiv_reg_0
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[8].fDiv/clkDiv_i_1__7/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[8].fDiv/clkDiv_i_1__7_n_0
    SLICE_X15Y16         FDRE                                         r  nolabel_line52/genblk1[8].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[16].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[16].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[16].fDiv/clkDiv_reg/C
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[16].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[16].fDiv/clkDiv_reg_0
    SLICE_X13Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[16].fDiv/clkDiv_i_1__15/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[16].fDiv/clkDiv_i_1__15_n_0
    SLICE_X13Y19         FDRE                                         r  nolabel_line52/genblk1[16].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputControl/B_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.395ns  (logic 5.246ns (34.075%)  route 10.149ns (65.925%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.636     5.157    inputControl/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  inputControl/B_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  inputControl/B_reg_reg[1]/Q
                         net (fo=33, routed)          2.859     8.472    inputControl/B_reg_reg[11]_0[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.124     8.596 r  inputControl/isNan4_carry_i_7/O
                         net (fo=1, routed)           0.000     8.596    binary2DIG/isNan4_carry__0_1[0]
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.128 r  binary2DIG/isNan4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.128    binary2DIG/isNan4_carry_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 f  binary2DIG/isNan4_carry__0/CO[3]
                         net (fo=1, routed)           1.109    10.351    inputControl/led_OBUF[1]_inst_i_1_1[0]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    10.475 f  inputControl/led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.040    11.516    inputControl/led_OBUF[1]_inst_i_3_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.640 f  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=13, routed)          1.575    13.215    vga_sync/led_OBUF[0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.339 f  vga_sync/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=11, routed)          0.979    14.317    vga_sync/h_count_reg_reg[6]_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124    14.441 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.587    17.029    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    20.553 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.553    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.237ns  (logic 5.252ns (34.473%)  route 9.984ns (65.527%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.636     5.157    inputControl/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  inputControl/B_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  inputControl/B_reg_reg[1]/Q
                         net (fo=33, routed)          2.859     8.472    inputControl/B_reg_reg[11]_0[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.124     8.596 r  inputControl/isNan4_carry_i_7/O
                         net (fo=1, routed)           0.000     8.596    binary2DIG/isNan4_carry__0_1[0]
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.128 r  binary2DIG/isNan4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.128    binary2DIG/isNan4_carry_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 f  binary2DIG/isNan4_carry__0/CO[3]
                         net (fo=1, routed)           1.109    10.351    inputControl/led_OBUF[1]_inst_i_1_1[0]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    10.475 f  inputControl/led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.040    11.516    inputControl/led_OBUF[1]_inst_i_3_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.640 f  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=13, routed)          1.575    13.215    vga_sync/led_OBUF[0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.339 f  vga_sync/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=11, routed)          0.719    14.057    vga_sync/h_count_reg_reg[6]_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124    14.181 r  vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.682    16.863    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    20.394 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.394    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.889ns  (logic 5.224ns (35.091%)  route 9.664ns (64.909%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.636     5.157    inputControl/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  inputControl/B_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  inputControl/B_reg_reg[1]/Q
                         net (fo=33, routed)          2.859     8.472    inputControl/B_reg_reg[11]_0[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.124     8.596 r  inputControl/isNan4_carry_i_7/O
                         net (fo=1, routed)           0.000     8.596    binary2DIG/isNan4_carry__0_1[0]
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.128 r  binary2DIG/isNan4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.128    binary2DIG/isNan4_carry_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 f  binary2DIG/isNan4_carry__0/CO[3]
                         net (fo=1, routed)           1.109    10.351    inputControl/led_OBUF[1]_inst_i_1_1[0]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    10.475 f  inputControl/led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.040    11.516    inputControl/led_OBUF[1]_inst_i_3_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.640 f  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=13, routed)          1.575    13.215    vga_sync/led_OBUF[0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.339 f  vga_sync/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=11, routed)          0.979    14.317    vga_sync/h_count_reg_reg[6]_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124    14.441 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.102    16.543    vgaRed_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    20.046 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.046    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.763ns  (logic 5.251ns (35.570%)  route 9.512ns (64.430%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.636     5.157    inputControl/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  inputControl/B_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  inputControl/B_reg_reg[1]/Q
                         net (fo=33, routed)          2.859     8.472    inputControl/B_reg_reg[11]_0[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.124     8.596 r  inputControl/isNan4_carry_i_7/O
                         net (fo=1, routed)           0.000     8.596    binary2DIG/isNan4_carry__0_1[0]
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.128 r  binary2DIG/isNan4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.128    binary2DIG/isNan4_carry_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 f  binary2DIG/isNan4_carry__0/CO[3]
                         net (fo=1, routed)           1.109    10.351    inputControl/led_OBUF[1]_inst_i_1_1[0]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    10.475 f  inputControl/led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.040    11.516    inputControl/led_OBUF[1]_inst_i_3_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.640 f  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=13, routed)          1.575    13.215    vga_sync/led_OBUF[0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.339 f  vga_sync/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=11, routed)          0.613    13.952    vga_sync/h_count_reg_reg[6]_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.124    14.076 r  vga_sync/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.315    16.391    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    19.920 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.920    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.606ns  (logic 5.225ns (35.775%)  route 9.381ns (64.225%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.636     5.157    inputControl/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  inputControl/B_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  inputControl/B_reg_reg[1]/Q
                         net (fo=33, routed)          2.859     8.472    inputControl/B_reg_reg[11]_0[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.124     8.596 r  inputControl/isNan4_carry_i_7/O
                         net (fo=1, routed)           0.000     8.596    binary2DIG/isNan4_carry__0_1[0]
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.128 r  binary2DIG/isNan4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.128    binary2DIG/isNan4_carry_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 r  binary2DIG/isNan4_carry__0/CO[3]
                         net (fo=1, routed)           1.109    10.351    inputControl/led_OBUF[1]_inst_i_1_1[0]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    10.475 r  inputControl/led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.040    11.516    inputControl/led_OBUF[1]_inst_i_3_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.640 r  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=13, routed)          1.575    13.215    vga_sync/led_OBUF[0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.339 r  vga_sync/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=11, routed)          0.642    13.981    vga_sync/h_count_reg_reg[6]_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124    14.105 r  vga_sync/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.155    16.260    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    19.763 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.763    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.585ns  (logic 5.247ns (35.973%)  route 9.339ns (64.027%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.636     5.157    inputControl/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  inputControl/B_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  inputControl/B_reg_reg[1]/Q
                         net (fo=33, routed)          2.859     8.472    inputControl/B_reg_reg[11]_0[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.124     8.596 r  inputControl/isNan4_carry_i_7/O
                         net (fo=1, routed)           0.000     8.596    binary2DIG/isNan4_carry__0_1[0]
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.128 r  binary2DIG/isNan4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.128    binary2DIG/isNan4_carry_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 f  binary2DIG/isNan4_carry__0/CO[3]
                         net (fo=1, routed)           1.109    10.351    inputControl/led_OBUF[1]_inst_i_1_1[0]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    10.475 f  inputControl/led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.040    11.516    inputControl/led_OBUF[1]_inst_i_3_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.640 f  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=13, routed)          1.575    13.215    vga_sync/led_OBUF[0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.339 f  vga_sync/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=11, routed)          0.646    13.985    vga_sync/h_count_reg_reg[6]_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124    14.109 r  vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.109    16.218    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    19.743 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.743    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.554ns  (logic 5.241ns (36.010%)  route 9.313ns (63.990%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.636     5.157    inputControl/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  inputControl/B_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  inputControl/B_reg_reg[1]/Q
                         net (fo=33, routed)          2.859     8.472    inputControl/B_reg_reg[11]_0[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.124     8.596 r  inputControl/isNan4_carry_i_7/O
                         net (fo=1, routed)           0.000     8.596    binary2DIG/isNan4_carry__0_1[0]
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.128 r  binary2DIG/isNan4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.128    binary2DIG/isNan4_carry_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 f  binary2DIG/isNan4_carry__0/CO[3]
                         net (fo=1, routed)           1.109    10.351    inputControl/led_OBUF[1]_inst_i_1_1[0]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    10.475 f  inputControl/led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.040    11.516    inputControl/led_OBUF[1]_inst_i_3_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.640 f  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=13, routed)          1.575    13.215    vga_sync/led_OBUF[0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.339 f  vga_sync/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=11, routed)          0.635    13.973    vga_sync/h_count_reg_reg[6]_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.124    14.097 r  vga_sync/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.095    16.192    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    19.711 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.711    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.528ns  (logic 5.227ns (35.982%)  route 9.301ns (64.018%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.636     5.157    inputControl/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  inputControl/B_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  inputControl/B_reg_reg[1]/Q
                         net (fo=33, routed)          2.859     8.472    inputControl/B_reg_reg[11]_0[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.124     8.596 r  inputControl/isNan4_carry_i_7/O
                         net (fo=1, routed)           0.000     8.596    binary2DIG/isNan4_carry__0_1[0]
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.128 r  binary2DIG/isNan4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.128    binary2DIG/isNan4_carry_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 r  binary2DIG/isNan4_carry__0/CO[3]
                         net (fo=1, routed)           1.109    10.351    inputControl/led_OBUF[1]_inst_i_1_1[0]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    10.475 r  inputControl/led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.040    11.516    inputControl/led_OBUF[1]_inst_i_3_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.640 r  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=13, routed)          0.877    12.516    vga_sync/led_OBUF[0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    12.640 r  vga_sync/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=10, routed)          1.069    13.710    vga_sync/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I3_O)        0.124    13.834 r  vga_sync/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.346    16.180    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    19.685 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.685    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.518ns  (logic 5.217ns (35.938%)  route 9.300ns (64.062%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.636     5.157    inputControl/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  inputControl/B_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  inputControl/B_reg_reg[1]/Q
                         net (fo=33, routed)          2.859     8.472    inputControl/B_reg_reg[11]_0[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.124     8.596 r  inputControl/isNan4_carry_i_7/O
                         net (fo=1, routed)           0.000     8.596    binary2DIG/isNan4_carry__0_1[0]
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.128 r  binary2DIG/isNan4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.128    binary2DIG/isNan4_carry_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 f  binary2DIG/isNan4_carry__0/CO[3]
                         net (fo=1, routed)           1.109    10.351    inputControl/led_OBUF[1]_inst_i_1_1[0]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    10.475 f  inputControl/led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.040    11.516    inputControl/led_OBUF[1]_inst_i_3_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.640 f  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=13, routed)          1.575    13.215    vga_sync/led_OBUF[0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.339 f  vga_sync/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=11, routed)          0.638    13.976    vga_sync/h_count_reg_reg[6]_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.124    14.100 r  vga_sync/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.079    16.180    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    19.675 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.675    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.304ns  (logic 5.243ns (36.654%)  route 9.061ns (63.346%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.636     5.157    inputControl/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  inputControl/B_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  inputControl/B_reg_reg[1]/Q
                         net (fo=33, routed)          2.859     8.472    inputControl/B_reg_reg[11]_0[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.124     8.596 r  inputControl/isNan4_carry_i_7/O
                         net (fo=1, routed)           0.000     8.596    binary2DIG/isNan4_carry__0_1[0]
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.128 r  binary2DIG/isNan4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.128    binary2DIG/isNan4_carry_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 f  binary2DIG/isNan4_carry__0/CO[3]
                         net (fo=1, routed)           1.109    10.351    inputControl/led_OBUF[1]_inst_i_1_1[0]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    10.475 f  inputControl/led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.040    11.516    inputControl/led_OBUF[1]_inst_i_3_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.640 f  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=13, routed)          1.575    13.215    vga_sync/led_OBUF[0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.339 f  vga_sync/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=11, routed)          0.338    13.677    vga_sync/h_count_reg_reg[6]_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.124    13.801 r  vga_sync/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.139    15.940    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    19.461 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.461    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.128ns (40.499%)  route 0.188ns (59.501%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.586     1.469    vga_sync/clk_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.128     1.597 r  vga_sync/v_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.188     1.785    vga_control/addr_reg_reg_rep[1]
    SLICE_X6Y20          LDCE                                         r  vga_control/row_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.647%)  route 0.190ns (57.353%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.586     1.469    vga_sync/clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  vga_sync/v_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.190     1.800    vga_control/addr_reg_reg_rep[3]
    SLICE_X6Y19          LDCE                                         r  vga_control/row_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.148ns (43.610%)  route 0.191ns (56.390%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.587     1.470    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  vga_sync/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.148     1.618 r  vga_sync/h_count_reg_reg[3]/Q
                         net (fo=4, routed)           0.191     1.809    vga_control/Q[0]
    SLICE_X6Y19          LDCE                                         r  vga_control/bit_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.128ns (37.221%)  route 0.216ns (62.779%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.585     1.468    vga_sync/clk_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  vga_sync/v_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.216     1.812    vga_control/addr_reg_reg_rep[0]
    SLICE_X6Y19          LDCE                                         r  vga_control/row_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.141ns (35.937%)  route 0.251ns (64.063%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.584     1.467    vga_sync/clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.251     1.859    vga_control/Q[2]
    SLICE_X5Y21          LDCE                                         r  vga_control/bit_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.141ns (36.097%)  route 0.250ns (63.903%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.586     1.469    vga_sync/clk_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  vga_sync/v_count_reg_reg[5]/Q
                         net (fo=4, routed)           0.250     1.860    vga_control/addr_reg_reg_rep[2]
    SLICE_X6Y20          LDCE                                         r  vga_control/row_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.186ns (42.486%)  route 0.252ns (57.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.583     1.466    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  binary2DIG/numberCounter/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  binary2DIG/numberCounter/ones_reg[0]/Q
                         net (fo=8, routed)           0.152     1.759    vga_sync/vgaGreen[3][0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.804 r  vga_sync/char_addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.100     1.904    vga_control/D[0]
    SLICE_X5Y21          LDCE                                         r  vga_control/char_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.164ns (36.551%)  route 0.285ns (63.449%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.587     1.470    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  vga_sync/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  vga_sync/h_count_reg_reg[4]/Q
                         net (fo=9, routed)           0.285     1.919    vga_control/Q[1]
    SLICE_X5Y21          LDCE                                         r  vga_control/bit_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.227ns (38.500%)  route 0.363ns (61.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.583     1.466    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  binary2DIG/numberCounter/ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.128     1.594 r  binary2DIG/numberCounter/ones_reg[2]/Q
                         net (fo=7, routed)           0.363     1.957    vga_sync/vgaGreen[3][2]
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.099     2.056 r  vga_sync/char_addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.056    vga_control/D[2]
    SLICE_X6Y19          LDCE                                         r  vga_control/char_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.231ns (36.790%)  route 0.397ns (63.210%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.584     1.467    vga_sync/clk_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  vga_sync/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  vga_sync/h_count_reg_reg[7]/Q
                         net (fo=15, routed)          0.192     1.800    vga_sync/x[7]
    SLICE_X6Y20          LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  vga_sync/char_addr_reg[3]_i_3/O
                         net (fo=1, routed)           0.089     1.934    binary2DIG/numberCounter/addr_reg_reg[7]
    SLICE_X6Y20          LUT6 (Prop_lut6_I2_O)        0.045     1.979 r  binary2DIG/numberCounter/char_addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     2.095    vga_control/D[3]
    SLICE_X6Y20          LDCE                                         r  vga_control/char_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           182 Endpoints
Min Delay           182 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.186ns  (logic 1.014ns (12.387%)  route 7.172ns (87.613%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[0]/C
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/receiver/data_out_reg[0]/Q
                         net (fo=61, routed)          3.043     3.561    uart/receiver/Q[0]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124     3.685 f  uart/receiver/A_reg0_i_62/O
                         net (fo=1, routed)           0.518     4.203    uart/receiver/A_reg0_i_62_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     4.327 f  uart/receiver/A_reg0_i_20/O
                         net (fo=17, routed)          1.437     5.764    uart/receiver/A_reg0_i_20_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I4_O)        0.124     5.888 r  uart/receiver/A_reg0_i_50/O
                         net (fo=1, routed)           0.433     6.321    uart/receiver/A_reg0_i_50_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I0_O)        0.124     6.445 r  uart/receiver/A_reg0_i_14/O
                         net (fo=3, routed)           1.741     8.186    inputControl/A_reg_reg[14]_2[1]
    SLICE_X11Y33         FDRE                                         r  inputControl/A_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.444     4.785    inputControl/clk_IBUF_BUFG
    SLICE_X11Y33         FDRE                                         r  inputControl/A_reg_reg[3]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.175ns  (logic 1.014ns (12.404%)  route 7.161ns (87.596%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[0]/C
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/receiver/data_out_reg[0]/Q
                         net (fo=61, routed)          3.043     3.561    uart/receiver/Q[0]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124     3.685 f  uart/receiver/A_reg0_i_62/O
                         net (fo=1, routed)           0.518     4.203    uart/receiver/A_reg0_i_62_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     4.327 f  uart/receiver/A_reg0_i_20/O
                         net (fo=17, routed)          1.717     6.044    uart/receiver/A_reg0_i_20_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I0_O)        0.124     6.168 r  uart/receiver/A_reg0_i_42/O
                         net (fo=1, routed)           0.154     6.323    uart/receiver/A_reg0_i_42_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I0_O)        0.124     6.447 r  uart/receiver/A_reg0_i_10/O
                         net (fo=3, routed)           1.728     8.175    inputControl/A_reg_reg[14]_2[4]
    SLICE_X9Y23          FDRE                                         r  inputControl/A_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.435     4.776    inputControl/clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  inputControl/A_reg_reg[7]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.076ns  (logic 1.118ns (13.843%)  route 6.958ns (86.157%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[0]/C
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/receiver/data_out_reg[0]/Q
                         net (fo=61, routed)          3.043     3.561    uart/receiver/Q[0]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.150     3.711 r  uart/receiver/A_reg0_i_70/O
                         net (fo=15, routed)          1.222     4.933    inputControl/A_reg_reg[1]_2
    SLICE_X7Y7           LUT6 (Prop_lut6_I2_O)        0.326     5.259 r  inputControl/A_reg0_i_44/O
                         net (fo=1, routed)           1.233     6.492    inputControl/A_reg0_i_44_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.616 r  inputControl/A_reg0_i_11/O
                         net (fo=3, routed)           1.460     8.076    inputControl/D[2]
    SLICE_X8Y25          FDRE                                         r  inputControl/A_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.433     4.774    inputControl/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  inputControl/A_reg_reg[6]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.018ns  (logic 1.014ns (12.647%)  route 7.004ns (87.353%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[0]/C
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/receiver/data_out_reg[0]/Q
                         net (fo=61, routed)          3.043     3.561    uart/receiver/Q[0]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124     3.685 f  uart/receiver/A_reg0_i_62/O
                         net (fo=1, routed)           0.518     4.203    uart/receiver/A_reg0_i_62_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     4.327 f  uart/receiver/A_reg0_i_20/O
                         net (fo=17, routed)          1.947     6.274    uart/receiver/A_reg0_i_20_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I5_O)        0.124     6.398 r  uart/receiver/A_reg0_i_25/O
                         net (fo=1, routed)           0.520     6.919    inputControl/A_reg_reg[15]_7
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.124     7.043 r  inputControl/A_reg0_i_2/O
                         net (fo=3, routed)           0.975     8.018    inputControl/D[6]
    SLICE_X6Y2           FDRE                                         r  inputControl/A_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.518     4.859    inputControl/clk_IBUF_BUFG
    SLICE_X6Y2           FDRE                                         r  inputControl/A_reg_reg[15]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.001ns  (logic 1.118ns (13.973%)  route 6.883ns (86.027%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[0]/C
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/receiver/data_out_reg[0]/Q
                         net (fo=61, routed)          3.043     3.561    uart/receiver/Q[0]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.150     3.711 r  uart/receiver/A_reg0_i_70/O
                         net (fo=15, routed)          1.049     4.760    inputControl/A_reg_reg[1]_2
    SLICE_X7Y8           LUT6 (Prop_lut6_I2_O)        0.326     5.086 r  inputControl/A_reg0_i_49/O
                         net (fo=1, routed)           1.077     6.162    uart/receiver/A_reg_reg[4]
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.286 r  uart/receiver/A_reg0_i_13/O
                         net (fo=3, routed)           1.715     8.001    inputControl/A_reg_reg[14]_2[2]
    SLICE_X10Y30         FDRE                                         r  inputControl/A_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440     4.781    inputControl/clk_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  inputControl/A_reg_reg[4]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.838ns  (logic 1.014ns (12.936%)  route 6.824ns (87.064%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[0]/C
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/receiver/data_out_reg[0]/Q
                         net (fo=61, routed)          3.043     3.561    uart/receiver/Q[0]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124     3.685 f  uart/receiver/A_reg0_i_62/O
                         net (fo=1, routed)           0.518     4.203    uart/receiver/A_reg0_i_62_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     4.327 f  uart/receiver/A_reg0_i_20/O
                         net (fo=17, routed)          1.947     6.274    uart/receiver/A_reg0_i_20_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I5_O)        0.124     6.398 r  uart/receiver/A_reg0_i_25/O
                         net (fo=1, routed)           0.520     6.919    inputControl/A_reg_reg[15]_7
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.124     7.043 r  inputControl/A_reg0_i_2/O
                         net (fo=3, routed)           0.796     7.838    ALU/ALU_Result0_1[15]
    DSP48_X0Y2           DSP48E1                                      r  ALU/ALU_Result0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.541     4.882    ALU/clk_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  ALU/ALU_Result0/CLK

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.661ns  (logic 1.014ns (13.237%)  route 6.647ns (86.763%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[0]/C
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/receiver/data_out_reg[0]/Q
                         net (fo=61, routed)          3.043     3.561    uart/receiver/Q[0]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124     3.685 f  uart/receiver/A_reg0_i_62/O
                         net (fo=1, routed)           0.518     4.203    uart/receiver/A_reg0_i_62_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     4.327 f  uart/receiver/A_reg0_i_20/O
                         net (fo=17, routed)          1.416     5.743    uart/receiver/A_reg0_i_20_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.867 r  uart/receiver/A_reg0_i_35/O
                         net (fo=1, routed)           0.670     6.537    inputControl/A_reg_reg[11]_1
    SLICE_X12Y8          LUT6 (Prop_lut6_I1_O)        0.124     6.661 r  inputControl/A_reg0_i_6/O
                         net (fo=3, routed)           1.000     7.661    inputControl/D[4]
    SLICE_X8Y10          FDRE                                         r  inputControl/A_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.448     4.789    inputControl/clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  inputControl/A_reg_reg[11]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.649ns  (logic 1.014ns (13.256%)  route 6.635ns (86.744%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[0]/C
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/receiver/data_out_reg[0]/Q
                         net (fo=61, routed)          3.043     3.561    uart/receiver/Q[0]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124     3.685 f  uart/receiver/A_reg0_i_62/O
                         net (fo=1, routed)           0.518     4.203    uart/receiver/A_reg0_i_62_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     4.327 f  uart/receiver/A_reg0_i_20/O
                         net (fo=17, routed)          1.947     6.274    uart/receiver/A_reg0_i_20_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I5_O)        0.124     6.398 r  uart/receiver/A_reg0_i_25/O
                         net (fo=1, routed)           0.520     6.919    inputControl/A_reg_reg[15]_7
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.124     7.043 r  inputControl/A_reg0_i_2/O
                         net (fo=3, routed)           0.606     7.649    inputControl/D[6]
    DSP48_X0Y3           DSP48E1                                      r  inputControl/A_reg0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.540     4.881    inputControl/clk_IBUF_BUFG
    DSP48_X0Y3           DSP48E1                                      r  inputControl/A_reg0/CLK

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.575ns  (logic 1.014ns (13.386%)  route 6.561ns (86.614%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[0]/C
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/receiver/data_out_reg[0]/Q
                         net (fo=61, routed)          3.043     3.561    uart/receiver/Q[0]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124     3.685 f  uart/receiver/A_reg0_i_62/O
                         net (fo=1, routed)           0.518     4.203    uart/receiver/A_reg0_i_62_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     4.327 f  uart/receiver/A_reg0_i_20/O
                         net (fo=17, routed)          1.063     5.390    uart/receiver/A_reg0_i_20_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.514 r  uart/receiver/A_reg0_i_46/O
                         net (fo=1, routed)           0.758     6.273    uart/receiver/A_reg0_i_46_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.397 r  uart/receiver/A_reg0_i_12/O
                         net (fo=3, routed)           1.179     7.575    inputControl/A_reg_reg[14]_2[3]
    SLICE_X11Y27         FDRE                                         r  inputControl/A_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.437     4.778    inputControl/clk_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  inputControl/A_reg_reg[5]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.488ns  (logic 1.014ns (13.542%)  route 6.474ns (86.458%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[0]/C
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart/receiver/data_out_reg[0]/Q
                         net (fo=61, routed)          3.043     3.561    uart/receiver/Q[0]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124     3.685 f  uart/receiver/A_reg0_i_62/O
                         net (fo=1, routed)           0.518     4.203    uart/receiver/A_reg0_i_62_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     4.327 f  uart/receiver/A_reg0_i_20/O
                         net (fo=17, routed)          1.404     5.731    uart/receiver/A_reg0_i_20_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I0_O)        0.124     5.855 r  uart/receiver/A_reg0_i_40/O
                         net (fo=1, routed)           0.154     6.009    uart/receiver/A_reg0_i_40_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I0_O)        0.124     6.133 r  uart/receiver/A_reg0_i_9/O
                         net (fo=3, routed)           1.354     7.488    inputControl/A_reg_reg[14]_2[5]
    SLICE_X9Y20          FDRE                                         r  inputControl/A_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.439     4.780    inputControl/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  inputControl/A_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/rcd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.013%)  route 0.172ns (54.987%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE                         0.000     0.000 r  uart/receiver/received_reg/C
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/received_reg/Q
                         net (fo=2, routed)           0.172     0.313    inputControl/rcd_reg[0]_0[0]
    SLICE_X12Y13         FDRE                                         r  inputControl/rcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.831     1.958    inputControl/clk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  inputControl/rcd_reg[0]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.209ns (44.771%)  route 0.258ns (55.229%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[2]/C
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  uart/receiver/data_out_reg[2]/Q
                         net (fo=32, routed)          0.258     0.422    uart/receiver/Q[2]
    SLICE_X15Y7          LUT6 (Prop_lut6_I3_O)        0.045     0.467 r  uart/receiver/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.467    inputControl/state_reg[1]_6
    SLICE_X15Y7          FDRE                                         r  inputControl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.835     1.962    inputControl/clk_IBUF_BUFG
    SLICE_X15Y7          FDRE                                         r  inputControl/state_reg[1]/C

Slack:                    inf
  Source:                 vga_control/char_addr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.178ns (37.921%)  route 0.291ns (62.079%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          LDCE                         0.000     0.000 r  vga_control/char_addr_reg[3]/G
    SLICE_X6Y20          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  vga_control/char_addr_reg[3]/Q
                         net (fo=2, routed)           0.291     0.469    vga_control/cdr/ADDRARDADDR[7]
    SLICE_X8Y20          FDRE                                         r  vga_control/cdr/addr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.825     1.952    vga_control/cdr/clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  vga_control/cdr/addr_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_control/row_addr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.178ns (36.825%)  route 0.305ns (63.175%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          LDCE                         0.000     0.000 r  vga_control/row_addr_reg[3]/G
    SLICE_X6Y19          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  vga_control/row_addr_reg[3]/Q
                         net (fo=1, routed)           0.305     0.483    vga_control/cdr/ADDRARDADDR[3]
    RAMB18_X0Y8          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.863     1.991    vga_control/cdr/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 vga_control/char_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.178ns (35.847%)  route 0.319ns (64.153%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          LDCE                         0.000     0.000 r  vga_control/char_addr_reg[1]/G
    SLICE_X6Y20          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  vga_control/char_addr_reg[1]/Q
                         net (fo=2, routed)           0.319     0.497    vga_control/cdr/ADDRARDADDR[5]
    SLICE_X8Y20          FDRE                                         r  vga_control/cdr/addr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.825     1.952    vga_control/cdr/clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  vga_control/cdr/addr_reg_reg[5]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/opcode_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.231ns (45.639%)  route 0.275ns (54.361%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[5]/C
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[5]/Q
                         net (fo=4, routed)           0.165     0.306    inputControl/opcode_reg_reg[0]_4[5]
    SLICE_X14Y8          LUT6 (Prop_lut6_I4_O)        0.045     0.351 r  inputControl/opcode_reg[1]_i_2/O
                         net (fo=2, routed)           0.110     0.461    uart/receiver/opcode_reg_reg[1]
    SLICE_X12Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.506 r  uart/receiver/opcode_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.506    inputControl/opcode_reg_reg[1]_0
    SLICE_X12Y8          FDRE                                         r  inputControl/opcode_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.835     1.962    inputControl/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  inputControl/opcode_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_control/char_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.515ns  (logic 0.158ns (30.654%)  route 0.357ns (69.346%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          LDCE                         0.000     0.000 r  vga_control/char_addr_reg[0]/G
    SLICE_X5Y21          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  vga_control/char_addr_reg[0]/Q
                         net (fo=2, routed)           0.357     0.515    vga_control/cdr/ADDRARDADDR[4]
    RAMB18_X0Y8          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.863     1.991    vga_control/cdr/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.298%)  route 0.360ns (68.702%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.360     0.524    vga_sync/AR[0]
    SLICE_X5Y20          FDCE                                         f  vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.853     1.980    vga_sync/clk_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  vga_sync/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_control/row_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.178ns (33.758%)  route 0.349ns (66.242%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          LDCE                         0.000     0.000 r  vga_control/row_addr_reg[0]/G
    SLICE_X6Y19          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  vga_control/row_addr_reg[0]/Q
                         net (fo=1, routed)           0.349     0.527    vga_control/cdr/ADDRARDADDR[0]
    RAMB18_X0Y8          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.863     1.991    vga_control/cdr/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.164ns (31.040%)  route 0.364ns (68.960%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.364     0.528    vga_sync/AR[0]
    SLICE_X4Y20          FDCE                                         f  vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.853     1.980    vga_sync/clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  vga_sync/h_count_reg_reg[5]/C





