Implementation;Generate Bitstream;RootName:geiger_integration
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||geiger_integration_prgdata_log.rpt;liberoaction://open_report/file/geiger_integration_prgdata_log.rpt||(null);(null)
HelpInfo,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\mbin\assistant
Implementation;Synthesis;RootName:transceiver_integration
Implementation;Synthesis|| CG133 ||@W:No assignment to count||transceiver_integration.srr(60);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/60||SPI_Master.v(26);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\SPI_Master.v'/linenumber/26
Implementation;Synthesis|| CL169 ||@W:Pruning register chip_rdy ||transceiver_integration.srr(63);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/63||spi_mode_config.v(103);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\spi_mode_config.v'/linenumber/103
Implementation;Synthesis|| CL169 ||@W:Pruning register chip_state[2:0] ||transceiver_integration.srr(65);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/65||spi_mode_config.v(103);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\spi_mode_config.v'/linenumber/103
Implementation;Synthesis|| CL246 ||@W:Input port bits 3 to 0 of SLAVE_OUTPUT[7:0] are unused||transceiver_integration.srr(71);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/71||spi_mode_config.v(23);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\spi_mode_config.v'/linenumber/23
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cntr[13] to a constant 0||transceiver_integration.srr(85);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/85||orbit_control.v(32);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\orbit_control.v'/linenumber/32
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 13 of cntr[13:0] ||transceiver_integration.srr(86);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/86||orbit_control.v(32);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\orbit_control.v'/linenumber/32
Implementation;Synthesis|| MT530 ||@W:Found inferred clock spi_master|state_q_inferred_clock[0] which controls 41 sequential elements including spi_master_0.ctr_q[2:0]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/161||spi_master.v(90);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\spi_master.v'/linenumber/90
Implementation;Synthesis|| MT530 ||@W:Found inferred clock spi_mode_config|next_b_inferred_clock which controls 19 sequential elements including read_buffer_0.byte_out[7]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(162);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/162||read_buffer.v(43);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/43
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock which controls 14 sequential elements including orbit_control_0.cntr[12:0]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(163);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/163||orbit_control.v(32);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\orbit_control.v'/linenumber/32
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock which controls 18 sequential elements including clock_div_1MHZ_10HZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(164);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/164||clock_div_1mhz_10hz.v(22);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\clock_div_1mhz_10hz.v'/linenumber/22
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CLK_26MHZ|GLA_inferred_clock which controls 78 sequential elements including clock_div_26MHZ_1MHZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(165);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/165||clock_div_26mhz_1mhz.v(23);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\clock_div_26mhz_1mhz.v'/linenumber/23
Implementation;Synthesis|| MT530 ||@W:Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock which controls 44 sequential elements including read_buffer_0.buffer_a[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(166);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/166||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance read_buffer_0.byte_out_cl_7[0],  because it is equivalent to instance read_buffer_0.byte_out_cl_6[0]||transceiver_integration.srr(202);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/202||read_buffer.v(43);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/43
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance read_buffer_0.byte_out_cl_6[0],  because it is equivalent to instance read_buffer_0.byte_out_cl_5[0]||transceiver_integration.srr(203);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/203||read_buffer.v(43);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/43
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance read_buffer_0.byte_out_cl_5[0],  because it is equivalent to instance read_buffer_0.byte_out_cl_4[0]||transceiver_integration.srr(204);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/204||read_buffer.v(43);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/43
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance read_buffer_0.byte_out_cl_4[0],  because it is equivalent to instance read_buffer_0.byte_out_cl_3[0]||transceiver_integration.srr(205);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/205||read_buffer.v(43);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/43
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance read_buffer_0.byte_out_cl_3[0],  because it is equivalent to instance read_buffer_0.byte_out_cl_2[0]||transceiver_integration.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/206||read_buffer.v(43);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/43
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance read_buffer_0.byte_out_cl_2[0],  because it is equivalent to instance read_buffer_0.byte_out_cl_1[0]||transceiver_integration.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/207||read_buffer.v(43);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/43
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance read_buffer_0.byte_out_cl_1[0],  because it is equivalent to instance read_buffer_0.byte_out_cl[0]||transceiver_integration.srr(208);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/208||read_buffer.v(43);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/43
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance read_buffer_0.buffer_b[8],  because it is equivalent to instance read_buffer_0.buffer_b[14]||transceiver_integration.srr(209);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/209||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance read_buffer_0.buffer_b[6],  because it is equivalent to instance read_buffer_0.buffer_b[14]||transceiver_integration.srr(210);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/210||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance read_buffer_0.buffer_a[8],  because it is equivalent to instance read_buffer_0.buffer_a[14]||transceiver_integration.srr(211);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/211||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_a[14] is always 1, optimizing ...||transceiver_integration.srr(222);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/222||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_b[14] is always 1, optimizing ...||transceiver_integration.srr(223);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/223||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_a[2] is always 1, optimizing ...||transceiver_integration.srr(230);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/230||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_a[1] is always 1, optimizing ...||transceiver_integration.srr(231);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/231||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_a[0] is always 1, optimizing ...||transceiver_integration.srr(232);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/232||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_a[11] is always 1, optimizing ...||transceiver_integration.srr(233);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/233||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_a[10] is always 1, optimizing ...||transceiver_integration.srr(234);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/234||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_b[2] is always 1, optimizing ...||transceiver_integration.srr(235);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/235||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_b[1] is always 1, optimizing ...||transceiver_integration.srr(236);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/236||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_b[0] is always 1, optimizing ...||transceiver_integration.srr(237);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/237||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_b[11] is always 1, optimizing ...||transceiver_integration.srr(238);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/238||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_b[10] is always 1, optimizing ...||transceiver_integration.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/239||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MT420 ||@W:Found inferred clock spi_mode_config|next_b_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_mode_config_0.next_b"||transceiver_integration.srr(350);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/350||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock spi_master|state_q_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:spi_master_0.state_q[0]"||transceiver_integration.srr(352);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/352||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:reset_pulse_0.CLK_OUT_48MHZ"||transceiver_integration.srr(354);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/354||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_26MHZ_1MHZ_0.clk_out"||transceiver_integration.srr(356);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/356||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_10HZ_0.clk_out"||transceiver_integration.srr(358);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/358||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CLK_26MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_26MHZ_0.GLA"||transceiver_integration.srr(360);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/360||null;null
Implementation;Synthesis|| MT320 ||@N: Timing report estimates place and route data. Please look at the place and route timing report for final timing.||transceiver_integration.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/377||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints cover only FF-to-FF paths associated with the clock.||transceiver_integration.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/379||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||transceiver_integration.srr(399);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/399||null;null
Implementation;Synthesis||(null)||Please refer to the log file for details about 40 Warning(s)||transceiver_integration.srr;liberoaction://open_report/file/transceiver_integration.srr||(null);(null)
Implementation;Compile;RootName:transceiver_integration
Implementation;Compile||(null)||Please refer to the log file for details about 6 Warning(s) , 2 Info(s)||transceiver_integration_compile_log.rpt;liberoaction://open_report/file/transceiver_integration_compile_log.rpt||(null);(null)
