Renesas Optimizing Linker (W2.07.00 )             15-Jul-2018 21:44:33

*** Options ***

-noprelink
-subcommand=LinkerSubCommand.tmp
-input=".\src\IRO3.obj"
-input=".\src/apps/adc\adc.obj"
-input=".\src/apps/flash\flash.obj"
-input=".\src/apps/gpio\gpio.obj"
-input=".\src/apps/timer\timer.obj"
-input=".\src/apps/uart\uart.obj"
-input=".\src/smc_gen/Config_CMT0\Config_CMT0.obj"
-input=".\src/smc_gen/Config_CMT0\Config_CMT0_user.obj"
-input=".\src/smc_gen/Config_PORT\Config_PORT.obj"
-input=".\src/smc_gen/Config_PORT\Config_PORT_user.obj"
-input=".\src/smc_gen/Config_S12AD0\Config_S12AD0.obj"
-input=".\src/smc_gen/Config_S12AD0\Config_S12AD0_user.obj"
-input=".\src/smc_gen/general\r_cg_hardware_setup.obj"
-input=".\src/smc_gen/general\r_smc_cgc.obj"
-input=".\src/smc_gen/general\r_smc_cgc_user.obj"
-input=".\src/smc_gen/general\r_smc_interrupt.obj"
-input=".\src/smc_gen/r_bsp/board/generic_rx130\dbsct.obj"
-input=".\src/smc_gen/r_bsp/board/generic_rx130\hwsetup.obj"
-input=".\src/smc_gen/r_bsp/board/generic_rx130\lowlvl.obj"
-input=".\src/smc_gen/r_bsp/board/generic_rx130\lowsrc.obj"
-input=".\src/smc_gen/r_bsp/board/generic_rx130\resetprg.obj"
-input=".\src/smc_gen/r_bsp/board/generic_rx130\sbrk.obj"
-input=".\src/smc_gen/r_bsp/board/generic_rx130\vecttbl.obj"
-input=".\src/smc_gen/r_bsp/mcu/all\r_bsp_common.obj"
-input=".\src/smc_gen/r_bsp/mcu/rx130\cpu.obj"
-input=".\src/smc_gen/r_bsp/mcu/rx130\locking.obj"
-input=".\src/smc_gen/r_bsp/mcu/rx130\mcu_clocks.obj"
-input=".\src/smc_gen/r_bsp/mcu/rx130\mcu_init.obj"
-input=".\src/smc_gen/r_bsp/mcu/rx130\mcu_interrupts.obj"
-input=".\src/smc_gen/r_bsp/mcu/rx130\mcu_locks.obj"
-input=".\src/smc_gen/r_pincfg\Pin.obj"
-library=".\IRO3.lib"
-start=SU,SI,B_1,R_1,B_2,R_2,B,R/04,C_1,C_2,C,C$*,D*,W*,L,P*/0FFFF0000,FIXEDVECT/0FFFFFF80
-output=IRO3.abs
-form=absolute
-nomessage
-vect=_undefined_interrupt_source_isr
-list=IRO3.map
-nooptimize
-rom=D=R,D_1=R_1,D_2=R_2
-nologo

*** Error information ***

*** Mapping List ***

SECTION                            START      END         SIZE   ALIGN
SU
                                  00000004  00000403       400   4
SI
                                  00000404  00000503       100   4
B_1
                                  00000504  0000052c        29   1
R_1
                                  0000052d  0000057d        51   1
B_2
                                  0000057e  0000058b         e   2
R_2
                                  0000058c  0000058c         0   1
B
                                  0000058c  00000aff       574   4
R
                                  00000b00  00000bff       100   4
C_1
                                  ffff0000  ffff0000         0   1
C_2
                                  ffff0000  ffff0007         8   2
C
                                  ffff0008  ffff007f        78   4
C$DSEC
                                  ffff0080  ffff00a3        24   4
C$BSEC
                                  ffff00a4  ffff00bb        18   4
C$VECT
                                  ffff00bc  ffff04bb       400   4
D
                                  ffff04bc  ffff05bb       100   4
D_1
                                  ffff05bc  ffff060c        51   1
D_2
                                  ffff060d  ffff060d         0   1
W
                                  ffff060d  ffff060d         0   1
W_1
                                  ffff060d  ffff060d         0   1
W_2
                                  ffff060d  ffff060d         0   1
L
                                  ffff0610  ffff0655        46   4
P
                                  ffff0656  ffff1cb7      1662   1
FIXEDVECT
                                  ffffff80  ffffffff        80   4
