$date
	Sun Dec 08 00:48:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module AND_tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module u_and $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#2
1#
#4
0#
1"
#6
1!
1#
#26
