Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Oct 12 00:17:40 2021
| Host         : Luxoft running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 65 register/latch pins with no clock driven by root clock pin: emmc_clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 194 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.629        0.000                      0                 1015        0.165        0.000                      0                 1015        4.500        0.000                       0                   512  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.629        0.000                      0                 1015        0.165        0.000                      0                 1015        4.500        0.000                       0                   512  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 cmd_inst/glitch_width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            glitchi/cycles_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 3.194ns (47.077%)  route 3.591ns (52.923%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.637     5.189    cmd_inst/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  cmd_inst/glitch_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.645 f  cmd_inst/glitch_width_reg[5]/Q
                         net (fo=3, routed)           0.646     6.291    cmd_inst/glitch_width_reg[30]_0[5]
    SLICE_X5Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.415 r  cmd_inst/state3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.415    glitchi/state2_carry_i_3_0[0]
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.947 r  glitchi/state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.947    glitchi/state3_carry__0_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  glitchi/state3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.061    glitchi/state3_carry__1_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  glitchi/state3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.175    glitchi/state3_carry__2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  glitchi/state3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.289    glitchi/state3_carry__3_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  glitchi/state3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.403    glitchi/state3_carry__4_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.716 r  glitchi/state3_carry__5/O[3]
                         net (fo=1, routed)           0.636     8.351    glitchi/state31_in[28]
    SLICE_X7Y11          LUT6 (Prop_lut6_I3_O)        0.306     8.657 r  glitchi/state2_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.657    glitchi/state2_carry__1_i_2_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.227 f  glitchi/state2_carry__1/CO[2]
                         net (fo=3, routed)           0.717     9.945    cmd_inst/cnt_reg[0][0]
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.313    10.258 r  cmd_inst/cnt[31]_i_3/O
                         net (fo=5, routed)           0.663    10.920    glitchi/cycles_reg[0]_1
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124    11.044 r  glitchi/cycles[31]_i_1/O
                         net (fo=32, routed)          0.929    11.973    glitchi/cycles[31]_i_1_n_0
    SLICE_X6Y9           FDRE                                         r  glitchi/cycles_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.518    14.890    glitchi/clk_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  glitchi/cycles_reg[5]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X6Y9           FDRE (Setup_fdre_C_R)       -0.524    14.602    glitchi/cycles_reg[5]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.973    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 cmd_inst/glitch_width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            glitchi/cycles_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 3.194ns (47.077%)  route 3.591ns (52.923%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.637     5.189    cmd_inst/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  cmd_inst/glitch_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.645 f  cmd_inst/glitch_width_reg[5]/Q
                         net (fo=3, routed)           0.646     6.291    cmd_inst/glitch_width_reg[30]_0[5]
    SLICE_X5Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.415 r  cmd_inst/state3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.415    glitchi/state2_carry_i_3_0[0]
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.947 r  glitchi/state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.947    glitchi/state3_carry__0_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  glitchi/state3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.061    glitchi/state3_carry__1_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  glitchi/state3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.175    glitchi/state3_carry__2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  glitchi/state3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.289    glitchi/state3_carry__3_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  glitchi/state3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.403    glitchi/state3_carry__4_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.716 r  glitchi/state3_carry__5/O[3]
                         net (fo=1, routed)           0.636     8.351    glitchi/state31_in[28]
    SLICE_X7Y11          LUT6 (Prop_lut6_I3_O)        0.306     8.657 r  glitchi/state2_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.657    glitchi/state2_carry__1_i_2_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.227 f  glitchi/state2_carry__1/CO[2]
                         net (fo=3, routed)           0.717     9.945    cmd_inst/cnt_reg[0][0]
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.313    10.258 r  cmd_inst/cnt[31]_i_3/O
                         net (fo=5, routed)           0.663    10.920    glitchi/cycles_reg[0]_1
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124    11.044 r  glitchi/cycles[31]_i_1/O
                         net (fo=32, routed)          0.929    11.973    glitchi/cycles[31]_i_1_n_0
    SLICE_X6Y9           FDRE                                         r  glitchi/cycles_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.518    14.890    glitchi/clk_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  glitchi/cycles_reg[6]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X6Y9           FDRE (Setup_fdre_C_R)       -0.524    14.602    glitchi/cycles_reg[6]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.973    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 cmd_inst/glitch_width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            glitchi/cycles_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 3.194ns (47.077%)  route 3.591ns (52.923%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.637     5.189    cmd_inst/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  cmd_inst/glitch_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.645 f  cmd_inst/glitch_width_reg[5]/Q
                         net (fo=3, routed)           0.646     6.291    cmd_inst/glitch_width_reg[30]_0[5]
    SLICE_X5Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.415 r  cmd_inst/state3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.415    glitchi/state2_carry_i_3_0[0]
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.947 r  glitchi/state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.947    glitchi/state3_carry__0_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  glitchi/state3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.061    glitchi/state3_carry__1_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  glitchi/state3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.175    glitchi/state3_carry__2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  glitchi/state3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.289    glitchi/state3_carry__3_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  glitchi/state3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.403    glitchi/state3_carry__4_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.716 r  glitchi/state3_carry__5/O[3]
                         net (fo=1, routed)           0.636     8.351    glitchi/state31_in[28]
    SLICE_X7Y11          LUT6 (Prop_lut6_I3_O)        0.306     8.657 r  glitchi/state2_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.657    glitchi/state2_carry__1_i_2_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.227 f  glitchi/state2_carry__1/CO[2]
                         net (fo=3, routed)           0.717     9.945    cmd_inst/cnt_reg[0][0]
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.313    10.258 r  cmd_inst/cnt[31]_i_3/O
                         net (fo=5, routed)           0.663    10.920    glitchi/cycles_reg[0]_1
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124    11.044 r  glitchi/cycles[31]_i_1/O
                         net (fo=32, routed)          0.929    11.973    glitchi/cycles[31]_i_1_n_0
    SLICE_X6Y9           FDRE                                         r  glitchi/cycles_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.518    14.890    glitchi/clk_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  glitchi/cycles_reg[7]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X6Y9           FDRE (Setup_fdre_C_R)       -0.524    14.602    glitchi/cycles_reg[7]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.973    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 cmd_inst/glitch_width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            glitchi/cycles_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 3.194ns (47.077%)  route 3.591ns (52.923%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.637     5.189    cmd_inst/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  cmd_inst/glitch_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.645 f  cmd_inst/glitch_width_reg[5]/Q
                         net (fo=3, routed)           0.646     6.291    cmd_inst/glitch_width_reg[30]_0[5]
    SLICE_X5Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.415 r  cmd_inst/state3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.415    glitchi/state2_carry_i_3_0[0]
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.947 r  glitchi/state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.947    glitchi/state3_carry__0_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  glitchi/state3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.061    glitchi/state3_carry__1_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  glitchi/state3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.175    glitchi/state3_carry__2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  glitchi/state3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.289    glitchi/state3_carry__3_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  glitchi/state3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.403    glitchi/state3_carry__4_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.716 r  glitchi/state3_carry__5/O[3]
                         net (fo=1, routed)           0.636     8.351    glitchi/state31_in[28]
    SLICE_X7Y11          LUT6 (Prop_lut6_I3_O)        0.306     8.657 r  glitchi/state2_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.657    glitchi/state2_carry__1_i_2_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.227 f  glitchi/state2_carry__1/CO[2]
                         net (fo=3, routed)           0.717     9.945    cmd_inst/cnt_reg[0][0]
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.313    10.258 r  cmd_inst/cnt[31]_i_3/O
                         net (fo=5, routed)           0.663    10.920    glitchi/cycles_reg[0]_1
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124    11.044 r  glitchi/cycles[31]_i_1/O
                         net (fo=32, routed)          0.929    11.973    glitchi/cycles[31]_i_1_n_0
    SLICE_X6Y9           FDRE                                         r  glitchi/cycles_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.518    14.890    glitchi/clk_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  glitchi/cycles_reg[8]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X6Y9           FDRE (Setup_fdre_C_R)       -0.524    14.602    glitchi/cycles_reg[8]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.973    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 cmd_inst/glitch_width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            glitchi/cycles_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.781ns  (logic 3.194ns (47.101%)  route 3.587ns (52.899%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.637     5.189    cmd_inst/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  cmd_inst/glitch_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.645 f  cmd_inst/glitch_width_reg[5]/Q
                         net (fo=3, routed)           0.646     6.291    cmd_inst/glitch_width_reg[30]_0[5]
    SLICE_X5Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.415 r  cmd_inst/state3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.415    glitchi/state2_carry_i_3_0[0]
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.947 r  glitchi/state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.947    glitchi/state3_carry__0_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  glitchi/state3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.061    glitchi/state3_carry__1_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  glitchi/state3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.175    glitchi/state3_carry__2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  glitchi/state3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.289    glitchi/state3_carry__3_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  glitchi/state3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.403    glitchi/state3_carry__4_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.716 r  glitchi/state3_carry__5/O[3]
                         net (fo=1, routed)           0.636     8.351    glitchi/state31_in[28]
    SLICE_X7Y11          LUT6 (Prop_lut6_I3_O)        0.306     8.657 r  glitchi/state2_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.657    glitchi/state2_carry__1_i_2_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.227 f  glitchi/state2_carry__1/CO[2]
                         net (fo=3, routed)           0.717     9.945    cmd_inst/cnt_reg[0][0]
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.313    10.258 r  cmd_inst/cnt[31]_i_3/O
                         net (fo=5, routed)           0.663    10.920    glitchi/cycles_reg[0]_1
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124    11.044 r  glitchi/cycles[31]_i_1/O
                         net (fo=32, routed)          0.926    11.970    glitchi/cycles[31]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  glitchi/cycles_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.518    14.890    glitchi/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  glitchi/cycles_reg[10]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X6Y10          FDRE (Setup_fdre_C_R)       -0.524    14.602    glitchi/cycles_reg[10]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.970    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 cmd_inst/glitch_width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            glitchi/cycles_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.781ns  (logic 3.194ns (47.101%)  route 3.587ns (52.899%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.637     5.189    cmd_inst/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  cmd_inst/glitch_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.645 f  cmd_inst/glitch_width_reg[5]/Q
                         net (fo=3, routed)           0.646     6.291    cmd_inst/glitch_width_reg[30]_0[5]
    SLICE_X5Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.415 r  cmd_inst/state3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.415    glitchi/state2_carry_i_3_0[0]
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.947 r  glitchi/state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.947    glitchi/state3_carry__0_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  glitchi/state3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.061    glitchi/state3_carry__1_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  glitchi/state3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.175    glitchi/state3_carry__2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  glitchi/state3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.289    glitchi/state3_carry__3_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  glitchi/state3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.403    glitchi/state3_carry__4_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.716 r  glitchi/state3_carry__5/O[3]
                         net (fo=1, routed)           0.636     8.351    glitchi/state31_in[28]
    SLICE_X7Y11          LUT6 (Prop_lut6_I3_O)        0.306     8.657 r  glitchi/state2_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.657    glitchi/state2_carry__1_i_2_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.227 f  glitchi/state2_carry__1/CO[2]
                         net (fo=3, routed)           0.717     9.945    cmd_inst/cnt_reg[0][0]
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.313    10.258 r  cmd_inst/cnt[31]_i_3/O
                         net (fo=5, routed)           0.663    10.920    glitchi/cycles_reg[0]_1
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124    11.044 r  glitchi/cycles[31]_i_1/O
                         net (fo=32, routed)          0.926    11.970    glitchi/cycles[31]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  glitchi/cycles_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.518    14.890    glitchi/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  glitchi/cycles_reg[11]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X6Y10          FDRE (Setup_fdre_C_R)       -0.524    14.602    glitchi/cycles_reg[11]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.970    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 cmd_inst/glitch_width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            glitchi/cycles_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.781ns  (logic 3.194ns (47.101%)  route 3.587ns (52.899%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.637     5.189    cmd_inst/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  cmd_inst/glitch_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.645 f  cmd_inst/glitch_width_reg[5]/Q
                         net (fo=3, routed)           0.646     6.291    cmd_inst/glitch_width_reg[30]_0[5]
    SLICE_X5Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.415 r  cmd_inst/state3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.415    glitchi/state2_carry_i_3_0[0]
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.947 r  glitchi/state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.947    glitchi/state3_carry__0_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  glitchi/state3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.061    glitchi/state3_carry__1_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  glitchi/state3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.175    glitchi/state3_carry__2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  glitchi/state3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.289    glitchi/state3_carry__3_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  glitchi/state3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.403    glitchi/state3_carry__4_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.716 r  glitchi/state3_carry__5/O[3]
                         net (fo=1, routed)           0.636     8.351    glitchi/state31_in[28]
    SLICE_X7Y11          LUT6 (Prop_lut6_I3_O)        0.306     8.657 r  glitchi/state2_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.657    glitchi/state2_carry__1_i_2_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.227 f  glitchi/state2_carry__1/CO[2]
                         net (fo=3, routed)           0.717     9.945    cmd_inst/cnt_reg[0][0]
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.313    10.258 r  cmd_inst/cnt[31]_i_3/O
                         net (fo=5, routed)           0.663    10.920    glitchi/cycles_reg[0]_1
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124    11.044 r  glitchi/cycles[31]_i_1/O
                         net (fo=32, routed)          0.926    11.970    glitchi/cycles[31]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  glitchi/cycles_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.518    14.890    glitchi/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  glitchi/cycles_reg[12]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X6Y10          FDRE (Setup_fdre_C_R)       -0.524    14.602    glitchi/cycles_reg[12]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.970    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 cmd_inst/glitch_width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            glitchi/cycles_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.781ns  (logic 3.194ns (47.101%)  route 3.587ns (52.899%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.637     5.189    cmd_inst/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  cmd_inst/glitch_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.645 f  cmd_inst/glitch_width_reg[5]/Q
                         net (fo=3, routed)           0.646     6.291    cmd_inst/glitch_width_reg[30]_0[5]
    SLICE_X5Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.415 r  cmd_inst/state3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.415    glitchi/state2_carry_i_3_0[0]
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.947 r  glitchi/state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.947    glitchi/state3_carry__0_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  glitchi/state3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.061    glitchi/state3_carry__1_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  glitchi/state3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.175    glitchi/state3_carry__2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  glitchi/state3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.289    glitchi/state3_carry__3_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  glitchi/state3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.403    glitchi/state3_carry__4_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.716 r  glitchi/state3_carry__5/O[3]
                         net (fo=1, routed)           0.636     8.351    glitchi/state31_in[28]
    SLICE_X7Y11          LUT6 (Prop_lut6_I3_O)        0.306     8.657 r  glitchi/state2_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.657    glitchi/state2_carry__1_i_2_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.227 f  glitchi/state2_carry__1/CO[2]
                         net (fo=3, routed)           0.717     9.945    cmd_inst/cnt_reg[0][0]
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.313    10.258 r  cmd_inst/cnt[31]_i_3/O
                         net (fo=5, routed)           0.663    10.920    glitchi/cycles_reg[0]_1
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124    11.044 r  glitchi/cycles[31]_i_1/O
                         net (fo=32, routed)          0.926    11.970    glitchi/cycles[31]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  glitchi/cycles_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.518    14.890    glitchi/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  glitchi/cycles_reg[9]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X6Y10          FDRE (Setup_fdre_C_R)       -0.524    14.602    glitchi/cycles_reg[9]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.970    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 cmd_inst/glitch_width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            glitchi/cycles_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 3.194ns (47.344%)  route 3.552ns (52.656%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.637     5.189    cmd_inst/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  cmd_inst/glitch_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.645 f  cmd_inst/glitch_width_reg[5]/Q
                         net (fo=3, routed)           0.646     6.291    cmd_inst/glitch_width_reg[30]_0[5]
    SLICE_X5Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.415 r  cmd_inst/state3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.415    glitchi/state2_carry_i_3_0[0]
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.947 r  glitchi/state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.947    glitchi/state3_carry__0_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  glitchi/state3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.061    glitchi/state3_carry__1_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  glitchi/state3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.175    glitchi/state3_carry__2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  glitchi/state3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.289    glitchi/state3_carry__3_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  glitchi/state3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.403    glitchi/state3_carry__4_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.716 r  glitchi/state3_carry__5/O[3]
                         net (fo=1, routed)           0.636     8.351    glitchi/state31_in[28]
    SLICE_X7Y11          LUT6 (Prop_lut6_I3_O)        0.306     8.657 r  glitchi/state2_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.657    glitchi/state2_carry__1_i_2_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.227 f  glitchi/state2_carry__1/CO[2]
                         net (fo=3, routed)           0.717     9.945    cmd_inst/cnt_reg[0][0]
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.313    10.258 r  cmd_inst/cnt[31]_i_3/O
                         net (fo=5, routed)           0.663    10.920    glitchi/cycles_reg[0]_1
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124    11.044 r  glitchi/cycles[31]_i_1/O
                         net (fo=32, routed)          0.891    11.935    glitchi/cycles[31]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  glitchi/cycles_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.519    14.891    glitchi/clk_IBUF_BUFG
    SLICE_X6Y8           FDRE                                         r  glitchi/cycles_reg[1]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X6Y8           FDRE (Setup_fdre_C_R)       -0.524    14.603    glitchi/cycles_reg[1]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -11.935    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 cmd_inst/glitch_width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            glitchi/cycles_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 3.194ns (47.344%)  route 3.552ns (52.656%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.637     5.189    cmd_inst/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  cmd_inst/glitch_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.645 f  cmd_inst/glitch_width_reg[5]/Q
                         net (fo=3, routed)           0.646     6.291    cmd_inst/glitch_width_reg[30]_0[5]
    SLICE_X5Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.415 r  cmd_inst/state3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.415    glitchi/state2_carry_i_3_0[0]
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.947 r  glitchi/state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.947    glitchi/state3_carry__0_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  glitchi/state3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.061    glitchi/state3_carry__1_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  glitchi/state3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.175    glitchi/state3_carry__2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  glitchi/state3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.289    glitchi/state3_carry__3_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  glitchi/state3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.403    glitchi/state3_carry__4_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.716 r  glitchi/state3_carry__5/O[3]
                         net (fo=1, routed)           0.636     8.351    glitchi/state31_in[28]
    SLICE_X7Y11          LUT6 (Prop_lut6_I3_O)        0.306     8.657 r  glitchi/state2_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.657    glitchi/state2_carry__1_i_2_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.227 f  glitchi/state2_carry__1/CO[2]
                         net (fo=3, routed)           0.717     9.945    cmd_inst/cnt_reg[0][0]
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.313    10.258 r  cmd_inst/cnt[31]_i_3/O
                         net (fo=5, routed)           0.663    10.920    glitchi/cycles_reg[0]_1
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124    11.044 r  glitchi/cycles[31]_i_1/O
                         net (fo=32, routed)          0.891    11.935    glitchi/cycles[31]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  glitchi/cycles_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.519    14.891    glitchi/clk_IBUF_BUFG
    SLICE_X6Y8           FDRE                                         r  glitchi/cycles_reg[2]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X6Y8           FDRE (Setup_fdre_C_R)       -0.524    14.603    glitchi/cycles_reg[2]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -11.935    
  -------------------------------------------------------------------
                         slack                                  2.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 pwm_led2_r/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_led2_r/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.407%)  route 0.061ns (22.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.592     1.505    pwm_led2_r/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  pwm_led2_r/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  pwm_led2_r/counter_reg[6]/Q
                         net (fo=4, routed)           0.061     1.730    pwm_led2_r/counter_reg[6]
    SLICE_X65Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.775 r  pwm_led2_r/state_i_1__2/O
                         net (fo=1, routed)           0.000     1.775    pwm_led2_r/state_i_1__2_n_0
    SLICE_X65Y51         FDRE                                         r  pwm_led2_r/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.863     2.021    pwm_led2_r/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  pwm_led2_r/state_reg/C
                         clock pessimism             -0.502     1.518    
    SLICE_X65Y51         FDRE (Hold_fdre_C_D)         0.092     1.610    pwm_led2_r/state_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 cmd_inst/u32_rec/data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_inst/glitch_max_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.077%)  route 0.141ns (49.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.596     1.509    cmd_inst/u32_rec/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  cmd_inst/u32_rec/data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cmd_inst/u32_rec/data_reg[23]/Q
                         net (fo=8, routed)           0.141     1.791    cmd_inst/data2[7]
    SLICE_X4Y9           FDRE                                         r  cmd_inst/glitch_max_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.865     2.023    cmd_inst/clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  cmd_inst/glitch_max_reg[23]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X4Y9           FDRE (Hold_fdre_C_D)         0.078     1.622    cmd_inst/glitch_max_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cmd_inst/u32_rec/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_inst/u32_rec/data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.701%)  route 0.122ns (46.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.595     1.508    cmd_inst/u32_rec/clk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  cmd_inst/u32_rec/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141     1.649 r  cmd_inst/u32_rec/data_reg[2]/Q
                         net (fo=8, routed)           0.122     1.771    cmd_inst/u32_rec/data_reg[31]_0[2]
    SLICE_X7Y4           FDRE                                         r  cmd_inst/u32_rec/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.866     2.024    cmd_inst/u32_rec/clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  cmd_inst/u32_rec/data_reg[10]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.070     1.594    cmd_inst/u32_rec/data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pwm_led0_g/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_led0_g/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.565     1.478    pwm_led0_g/clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  pwm_led0_g/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pwm_led0_g/counter_reg[0]/Q
                         net (fo=8, routed)           0.131     1.751    pwm_led0_g/counter_reg[0]
    SLICE_X14Y12         LUT5 (Prop_lut5_I2_O)        0.045     1.796 r  pwm_led0_g/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.796    pwm_led0_g/p_0_in__0[4]
    SLICE_X14Y12         FDRE                                         r  pwm_led0_g/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.834     1.992    pwm_led0_g/clk_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  pwm_led0_g/counter_reg[4]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.120     1.611    pwm_led0_g/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cmd_inst/rxi/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_inst/u32_rec/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.596     1.509    cmd_inst/rxi/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  cmd_inst/rxi/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cmd_inst/rxi/data_out_reg[5]/Q
                         net (fo=8, routed)           0.134     1.785    cmd_inst/u32_rec/D[5]
    SLICE_X5Y3           FDRE                                         r  cmd_inst/u32_rec/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.866     2.024    cmd_inst/u32_rec/clk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  cmd_inst/u32_rec/data_reg[5]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X5Y3           FDRE (Hold_fdre_C_D)         0.070     1.594    cmd_inst/u32_rec/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cmd_inst/u32_rec/data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_inst/glitch_width_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.198%)  route 0.134ns (48.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.593     1.506    cmd_inst/u32_rec/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  cmd_inst/u32_rec/data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  cmd_inst/u32_rec/data_reg[30]/Q
                         net (fo=7, routed)           0.134     1.782    cmd_inst/data3[6]
    SLICE_X7Y12          FDRE                                         r  cmd_inst/glitch_width_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.862     2.020    cmd_inst/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  cmd_inst/glitch_width_reg[30]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.071     1.591    cmd_inst/glitch_width_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 cmd_inst/u32_rec/data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_inst/u32_rec/data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.426%)  route 0.144ns (50.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.595     1.508    cmd_inst/u32_rec/clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  cmd_inst/u32_rec/data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.649 r  cmd_inst/u32_rec/data_reg[21]/Q
                         net (fo=8, routed)           0.144     1.794    cmd_inst/u32_rec/data_reg[31]_0[21]
    SLICE_X7Y7           FDRE                                         r  cmd_inst/u32_rec/data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.865     2.023    cmd_inst/u32_rec/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  cmd_inst/u32_rec/data_reg[29]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.075     1.598    cmd_inst/u32_rec/data_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cmd_inst/u32_rec/data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_inst/u32_rec/data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.442%)  route 0.169ns (54.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.595     1.508    cmd_inst/u32_rec/clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  cmd_inst/u32_rec/data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.649 r  cmd_inst/u32_rec/data_reg[19]/Q
                         net (fo=8, routed)           0.169     1.819    cmd_inst/u32_rec/data_reg[31]_0[19]
    SLICE_X3Y7           FDRE                                         r  cmd_inst/u32_rec/data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.867     2.025    cmd_inst/u32_rec/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  cmd_inst/u32_rec/data_reg[27]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.072     1.618    cmd_inst/u32_rec/data_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 cmd_inst/u32_rec/data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_inst/u32_rec/data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.624%)  route 0.132ns (48.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.594     1.507    cmd_inst/u32_rec/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  cmd_inst/u32_rec/data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     1.648 r  cmd_inst/u32_rec/data_reg[20]/Q
                         net (fo=8, routed)           0.132     1.781    cmd_inst/u32_rec/data_reg[31]_0[20]
    SLICE_X7Y7           FDRE                                         r  cmd_inst/u32_rec/data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.865     2.023    cmd_inst/u32_rec/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  cmd_inst/u32_rec/data_reg[28]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.072     1.579    cmd_inst/u32_rec/data_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pwm_led2_b/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_led2_b/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.971%)  route 0.132ns (41.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.591     1.504    pwm_led2_b/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  pwm_led2_b/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  pwm_led2_b/counter_reg[0]/Q
                         net (fo=8, routed)           0.132     1.778    pwm_led2_b/counter_reg[0]
    SLICE_X63Y56         LUT5 (Prop_lut5_I2_O)        0.049     1.827 r  pwm_led2_b/counter[4]_i_1__4/O
                         net (fo=1, routed)           0.000     1.827    pwm_led2_b/p_0_in__4[4]
    SLICE_X63Y56         FDRE                                         r  pwm_led2_b/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.861     2.020    pwm_led2_b/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  pwm_led2_b/counter_reg[4]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X63Y56         FDRE (Hold_fdre_C_D)         0.107     1.624    pwm_led2_b/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y3      cmd_inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y4      cmd_inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3      cmd_inst/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3      cmd_inst/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3      cmd_inst/FSM_sequential_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y4      cmd_inst/armed_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y6     cmd_inst/glitch_gap_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y7     cmd_inst/glitch_gap_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y6     cmd_inst/glitch_gap_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3      cmd_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4      cmd_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3      cmd_inst/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3      cmd_inst/FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3      cmd_inst/FSM_sequential_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y1      cmd_inst/rxi/etu_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y1      cmd_inst/rxi/etu_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y1      cmd_inst/rxi/etu_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y1      cmd_inst/rxi/etu_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y1      cmd_inst/rxi/etu_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3      cmd_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4      cmd_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3      cmd_inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3      cmd_inst/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3      cmd_inst/FSM_sequential_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y4      cmd_inst/armed_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12     cmd_inst/glitch_gap_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y10    cmd_inst/glitch_gap_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y10    cmd_inst/glitch_gap_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12    cmd_inst/glitch_gap_reg[19]/C



