ram1_sim_netlist.v,verilog,xil_defaultlib,../../../../cpu_1.srcs/sources_1/ip/ram1/ram1_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
