/home/miguel/Documents/blackjack_mdf/modelsim/rng.v {1 {vlog -work work_rng -stats=none /home/miguel/Documents/blackjack_mdf/modelsim/rng.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module rng

Top level modules:
	rng

} {} {}} /home/miguel/Documents/blackjack_mdf/modelsim/deck.v {1 {vlog -work work -stats=none /home/miguel/Documents/blackjack_mdf/modelsim/deck.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module deck

Top level modules:
	deck

} {} {}} /home/miguel/Documents/blackjack_mdf/modelsim/rng_tb.v {1 {vlog -work work_rng -stats=none /home/miguel/Documents/blackjack_mdf/modelsim/rng_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module rng_tb

Top level modules:
	rng_tb

} {} {}} /home/miguel/Documents/blackjack_mdf/modelsim/blackjack_states_tb.sv {1 {vlog -work work -sv -stats=none /home/miguel/Documents/blackjack_mdf/modelsim/blackjack_states_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module blackjack_states_tb

Top level modules:
	blackjack_states_tb

} {} {}}
