$date
	Sat Feb 14 14:55:44 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_top $end
$var wire 1 ! user_ready $end
$var wire 64 " user_rdata [63:0] $end
$var wire 64 # txn_quality [63:0] $end
$var wire 64 $ txn_counters [63:0] $end
$var wire 32 % status [31:0] $end
$var wire 64 & ila_dout [63:0] $end
$var wire 8 ' conn_status [7:0] $end
$var parameter 32 ( ADDR_DMEM $end
$var parameter 32 ) ADDR_IMEM $end
$var parameter 32 * CLK_PERIOD $end
$var parameter 32 + NOP $end
$var parameter 3 , R0 $end
$var parameter 3 - R1 $end
$var parameter 3 . R2 $end
$var parameter 3 / R3 $end
$var reg 1 0 clear_stats $end
$var reg 1 1 clk $end
$var reg 1 2 debug_mode $end
$var reg 3 3 ila_addr [2:0] $end
$var reg 64 4 ila_din [63:0] $end
$var reg 1 5 ila_we $end
$var reg 64 6 probe_val [63:0] $end
$var reg 64 7 read_val [63:0] $end
$var reg 1 8 rst_n $end
$var reg 32 9 user_addr [31:0] $end
$var reg 1 : user_cmd $end
$var reg 1 ; user_valid $end
$var reg 64 < user_wdata [63:0] $end
$var integer 32 = error_cnt [31:0] $end
$scope function build_instr $end
$var reg 1 > mw $end
$var reg 3 ? r0 [2:0] $end
$var reg 3 @ r1 [2:0] $end
$var reg 3 A rd [2:0] $end
$var reg 1 B rw $end
$upscope $end
$scope module u_top $end
$var wire 1 0 clear_stats $end
$var wire 1 1 clk $end
$var wire 1 2 debug_mode $end
$var wire 3 C ila_addr [2:0] $end
$var wire 64 D ila_din [63:0] $end
$var wire 1 5 ila_we $end
$var wire 1 8 rst_n $end
$var wire 1 E soc_gated_clk $end
$var wire 32 F user_addr [31:0] $end
$var wire 1 : user_cmd $end
$var wire 1 ; user_valid $end
$var wire 64 G user_wdata [63:0] $end
$var wire 1 ! user_ready $end
$var wire 64 H user_rdata [63:0] $end
$var wire 64 I txn_quality [63:0] $end
$var wire 64 J txn_counters [63:0] $end
$var wire 32 K status [31:0] $end
$var wire 1 L soc_clk_en $end
$var wire 1 M resp_val $end
$var wire 1 N resp_rdy $end
$var wire 64 O resp_data [63:0] $end
$var wire 1 P resp_cmd $end
$var wire 32 Q resp_addr [31:0] $end
$var wire 1 R req_val $end
$var wire 1 S req_rdy $end
$var wire 64 T req_data [63:0] $end
$var wire 1 U req_cmd $end
$var wire 32 V req_addr [31:0] $end
$var wire 1 W ila_soc_start $end
$var wire 64 X ila_dout [63:0] $end
$var wire 1 Y driver_busy $end
$var wire 5 Z cpu_debug_sel [4:0] $end
$var wire 64 [ cpu_debug_data [63:0] $end
$var wire 8 \ conn_status [7:0] $end
$var reg 1 ] soc_clk_en_latch $end
$scope module u_driver $end
$var wire 1 0 clear_stats $end
$var wire 1 1 clk $end
$var wire 1 ^ fifo_wr_en $end
$var wire 1 _ req_timeout $end
$var wire 1 ` resp_timeout $end
$var wire 1 8 rst_n $end
$var wire 32 a user_addr [31:0] $end
$var wire 1 : user_cmd $end
$var wire 1 ; user_valid $end
$var wire 64 b user_wdata [63:0] $end
$var wire 1 ! user_ready $end
$var wire 64 c txn_quality [63:0] $end
$var wire 64 d txn_counters [63:0] $end
$var wire 1 M soc_resp_val $end
$var wire 64 e soc_resp_data [63:0] $end
$var wire 1 P soc_resp_cmd $end
$var wire 32 f soc_resp_addr [31:0] $end
$var wire 1 S soc_req_rdy $end
$var wire 1 g fifo_full $end
$var wire 1 h fifo_empty $end
$var wire 97 i fifo_dout [96:0] $end
$var wire 97 j fifo_din [96:0] $end
$var wire 64 k current_data [63:0] $end
$var wire 1 l current_cmd $end
$var wire 32 m current_addr [31:0] $end
$var wire 8 n conn_status [7:0] $end
$var parameter 32 o DW $end
$var parameter 32 p FIFO_DEPTH $end
$var parameter 34 q FIFO_WIDTH $end
$var parameter 2 r STATE_CHECK $end
$var parameter 2 s STATE_IDLE $end
$var parameter 2 t STATE_SEND_REQ $end
$var parameter 2 u STATE_WAIT_RESP $end
$var parameter 16 v TIMEOUT_THRESHOLD $end
$var reg 32 w active_addr [31:0] $end
$var reg 1 x active_cmd $end
$var reg 32 y captured_resp_addr [31:0] $end
$var reg 1 z captured_resp_cmd $end
$var reg 2 { current_state [1:0] $end
$var reg 1 | fifo_rd_en $end
$var reg 1 } link_active_r $end
$var reg 16 ~ max_latency_r [15:0] $end
$var reg 2 !" next_state [1:0] $end
$var reg 1 "" protocol_error_r $end
$var reg 16 #" read_txn_count_r [15:0] $end
$var reg 1 $" req_timeout_flag_r $end
$var reg 1 %" resp_timeout_flag_r $end
$var reg 32 &" soc_req_addr [31:0] $end
$var reg 1 U soc_req_cmd $end
$var reg 64 '" soc_req_data [63:0] $end
$var reg 1 R soc_req_val $end
$var reg 1 N soc_resp_rdy $end
$var reg 32 (" status [31:0] $end
$var reg 16 )" timeout_count_r [15:0] $end
$var reg 16 *" total_txn_count_r [15:0] $end
$var reg 1 +" txn_req_phase_timeout $end
$var reg 1 ," txn_timed_out $end
$var reg 16 -" txn_timer [15:0] $end
$var reg 64 ." user_rdata [63:0] $end
$var reg 16 /" write_txn_count_r [15:0] $end
$scope module u_fifo $end
$var wire 1 1 clk $end
$var wire 97 0" din [96:0] $end
$var wire 97 1" dout [96:0] $end
$var wire 1 | rd_en $end
$var wire 1 8 rst_n $end
$var wire 1 ^ wr_en $end
$var wire 1 g full $end
$var wire 1 h empty $end
$var parameter 34 2" DATA_WIDTH $end
$var parameter 32 3" DEPTH $end
$var reg 5 4" count [4:0] $end
$var reg 4 5" rd_ptr [3:0] $end
$var reg 4 6" wr_ptr [3:0] $end
$upscope $end
$upscope $end
$scope module u_ila $end
$var wire 1 1 clk $end
$var wire 1 2 debug_mode $end
$var wire 3 7" ila_addr [2:0] $end
$var wire 64 8" ila_din [63:0] $end
$var wire 1 5 ila_we $end
$var wire 1 8 rst_n $end
$var wire 1 Y soc_busy $end
$var wire 1 L soc_clk_en $end
$var wire 1 W soc_start $end
$var wire 5 9" cpu_debug_sel [4:0] $end
$var wire 64 :" cpu_debug_data [63:0] $end
$var reg 1 ;" clear_pulse $end
$var reg 1 W cpu_run_level $end
$var reg 32 <" cycle_cnt [31:0] $end
$var reg 64 =" ila_dout [63:0] $end
$var reg 5 >" probe_sel_r [4:0] $end
$var reg 1 ?" run_mode $end
$var reg 1 @" run_pulse $end
$var reg 1 A" step_active $end
$var reg 1 B" step_pulse $end
$var reg 1 C" stop_pulse $end
$upscope $end
$scope module u_soc $end
$var wire 1 E clk $end
$var wire 1 D" cpu_rst_n $end
$var wire 1 E" ctrl_host_active $end
$var wire 1 F" dmem_host_active $end
$var wire 1 G" host_active $end
$var wire 5 H" ila_debug_sel [4:0] $end
$var wire 1 I" imem_host_active $end
$var wire 32 J" req_addr [31:0] $end
$var wire 1 U req_cmd $end
$var wire 64 K" req_data [63:0] $end
$var wire 1 L" req_fire $end
$var wire 1 S req_rdy $end
$var wire 1 R req_val $end
$var wire 32 M" resp_addr [31:0] $end
$var wire 1 P resp_cmd $end
$var wire 64 N" resp_data [63:0] $end
$var wire 1 N resp_rdy $end
$var wire 1 M resp_val $end
$var wire 1 8 rst_n $end
$var wire 1 W start $end
$var wire 1 O" start_pulse $end
$var wire 1 P" system_active $end
$var wire 1 Q" req_is_imem $end
$var wire 1 R" req_is_dmem $end
$var wire 1 S" req_is_ctrl $end
$var wire 32 T" imem_dout [31:0] $end
$var wire 64 U" ila_debug_data [63:0] $end
$var wire 64 V" dmem_douta [63:0] $end
$var wire 9 W" cpu_imem_addr [8:0] $end
$var wire 1 X" cpu_done $end
$var wire 1 Y" cpu_dmem_wen $end
$var wire 64 Z" cpu_dmem_wdata [63:0] $end
$var wire 8 [" cpu_dmem_addr [7:0] $end
$var parameter 2 \" REGION_CTRL $end
$var parameter 2 ]" REGION_DMEM $end
$var parameter 2 ^" REGION_IMEM $end
$var parameter 2 _" REGION_RESERVED $end
$var parameter 2 `" STATE_ACCESS $end
$var parameter 2 a" STATE_IDLE $end
$var parameter 2 b" STATE_RESP $end
$var reg 1 c" cpu_active $end
$var reg 2 d" current_state [1:0] $end
$var reg 8 e" dmem_addr_mux [7:0] $end
$var reg 64 f" dmem_din_mux [63:0] $end
$var reg 1 g" dmem_we_mux $end
$var reg 9 h" imem_addr_mux [8:0] $end
$var reg 32 i" imem_din_mux [31:0] $end
$var reg 1 j" imem_we_mux $end
$var reg 2 k" next_state [1:0] $end
$var reg 32 l" req_addr_reg [31:0] $end
$var reg 1 m" req_cmd_reg $end
$var reg 64 n" req_data_reg [63:0] $end
$var reg 2 o" req_region_reg [1:0] $end
$var reg 32 p" resp_addr_reg [31:0] $end
$var reg 1 q" resp_cmd_reg $end
$var reg 64 r" resp_data_reg [63:0] $end
$var reg 1 s" resp_pending $end
$var reg 1 t" resp_val_reg $end
$scope module u_cpu $end
$var wire 1 E clk $end
$var wire 64 u" d_mem_data_o [63:0] $end
$var wire 1 Y" d_mem_wen_o $end
$var wire 9 v" i_mem_addr_o [8:0] $end
$var wire 5 w" ila_debug_sel [4:0] $end
$var wire 32 x" instr_if [31:0] $end
$var wire 1 y" pc_en $end
$var wire 3 z" reg_write_addr [2:0] $end
$var wire 64 {" reg_write_data [63:0] $end
$var wire 1 |" reg_write_en $end
$var wire 1 D" rst_n $end
$var wire 1 }" reg_write_wb $end
$var wire 1 ~" reg_write_mem $end
$var wire 1 !# reg_write_id $end
$var wire 1 "# reg_write_ex $end
$var wire 3 ## rdaddr_wb [2:0] $end
$var wire 3 $# rdaddr_mem [2:0] $end
$var wire 3 %# rdaddr_id [2:0] $end
$var wire 3 &# rdaddr_ex [2:0] $end
$var wire 3 '# r1addr_id [2:0] $end
$var wire 64 (# r1_out_mem [63:0] $end
$var wire 64 )# r1_out_id [63:0] $end
$var wire 64 *# r1_out_ex [63:0] $end
$var wire 3 +# r0addr_id [2:0] $end
$var wire 64 ,# r0_out_mem [63:0] $end
$var wire 64 -# r0_out_id [63:0] $end
$var wire 64 .# r0_out_ex [63:0] $end
$var wire 9 /# pc_if [8:0] $end
$var wire 1 0# mem_write_mem $end
$var wire 1 1# mem_write_id $end
$var wire 1 2# mem_write_ex $end
$var wire 32 3# instr_id [31:0] $end
$var wire 32 4# i_mem_data_i [31:0] $end
$var wire 64 5# debug_reg_out [63:0] $end
$var wire 64 6# d_mem_data_i [63:0] $end
$var wire 8 7# d_mem_addr_o [7:0] $end
$var wire 1 X" cpu_done $end
$var reg 64 8# ila_debug_data [63:0] $end
$scope module ex_mem_reg $end
$var wire 133 9# D [132:0] $end
$var wire 1 E clk $end
$var wire 1 :# en $end
$var wire 1 D" rst_n $end
$var parameter 36 ;# NUM_REG $end
$var reg 133 <# Q [132:0] $end
$upscope $end
$scope module id_ex_reg $end
$var wire 133 =# D [132:0] $end
$var wire 1 E clk $end
$var wire 1 ># en $end
$var wire 1 D" rst_n $end
$var parameter 36 ?# NUM_REG $end
$var reg 133 @# Q [132:0] $end
$upscope $end
$scope module if_id_reg $end
$var wire 32 A# D [31:0] $end
$var wire 1 E clk $end
$var wire 1 B# en $end
$var wire 1 D" rst_n $end
$var parameter 32 C# NUM_REG $end
$var reg 32 D# Q [31:0] $end
$upscope $end
$scope module mem_wb_reg $end
$var wire 4 E# D [3:0] $end
$var wire 1 E clk $end
$var wire 1 F# en $end
$var wire 1 D" rst_n $end
$var parameter 33 G# NUM_REG $end
$var reg 4 H# Q [3:0] $end
$upscope $end
$scope module u_pc $end
$var wire 1 E clk $end
$var wire 1 y" en $end
$var wire 1 D" rst_n $end
$var reg 9 I# pc_out [8:0] $end
$upscope $end
$scope module u_regfile $end
$var wire 1 E clk $end
$var wire 3 J# ila_cpu_reg_addr [2:0] $end
$var wire 3 K# r0addr [2:0] $end
$var wire 3 L# r1addr [2:0] $end
$var wire 3 M# waddr [2:0] $end
$var wire 64 N# wdata [63:0] $end
$var wire 1 |" wena $end
$var reg 64 O# ila_cpu_reg_data [63:0] $end
$var reg 64 P# r0data [63:0] $end
$var reg 64 Q# r1data [63:0] $end
$upscope $end
$upscope $end
$scope module u_d_mem $end
$var wire 8 R# addra [7:0] $end
$var wire 8 S# addrb [7:0] $end
$var wire 1 E clka $end
$var wire 1 E clkb $end
$var wire 64 T# dina [63:0] $end
$var wire 64 U# dinb [63:0] $end
$var wire 1 g" wea $end
$var wire 1 V# web $end
$var reg 64 W# douta [63:0] $end
$var reg 64 X# doutb [63:0] $end
$upscope $end
$scope module u_i_mem $end
$var wire 9 Y# addr [8:0] $end
$var wire 1 E clk $end
$var wire 32 Z# din [31:0] $end
$var wire 1 j" we $end
$var reg 32 [# dout [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope task ila_read_probe $end
$var reg 64 \# probe_data [63:0] $end
$var reg 5 ]# reg_sel [4:0] $end
$upscope $end
$scope task ila_write_reg $end
$var reg 3 ^# addr [2:0] $end
$var reg 64 _# data [63:0] $end
$upscope $end
$scope task mmio_read $end
$var reg 32 `# addr [31:0] $end
$var reg 64 a# data [63:0] $end
$upscope $end
$scope task mmio_write $end
$var reg 32 b# addr [31:0] $end
$var reg 64 c# data [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 G#
b100000 C#
b10000101 ?#
b10000101 ;#
b10 b"
b0 a"
b1 `"
b11 _"
b0 ^"
b10 ]"
b1 \"
b10000 3"
b1100001 2"
b1111101000 v
b10 u
b1 t
b0 s
b11 r
b1100001 q
b10000 p
b1000000 o
b11 /
b10 .
b1 -
b0 ,
b0 +
b1010 *
b0 )
b10000000000000000000000000000000 (
$end
#0
$dumpvars
bx c#
bx b#
bx a#
bx `#
bx _#
bx ^#
bx ]#
bx \#
bx [#
b0 Z#
b0 Y#
bx X#
bx W#
0V#
b0 U#
b0 T#
b0 S#
b0 R#
bx Q#
bx P#
bx O#
bx N#
b0 M#
b0 L#
b0 K#
b0 J#
b0 I#
b0 H#
1F#
b0 E#
b0 D#
1B#
bx A#
b0 @#
1>#
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000 =#
b0 <#
1:#
b0 9#
b0 8#
b0 7#
bx 6#
bx 5#
bx 4#
b0 3#
02#
01#
00#
b0 /#
b0 .#
bx -#
b0 ,#
b0 +#
b0 *#
bx )#
b0 (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
0"#
0!#
0~"
0}"
0|"
bx {"
b0 z"
1y"
bx x"
b0 w"
b0 v"
b0 u"
0t"
0s"
b0 r"
0q"
b0 p"
b0 o"
b0 n"
0m"
b0 l"
b0 k"
0j"
b0 i"
b0 h"
0g"
b0 f"
b0 e"
b0 d"
0c"
b0 ["
b0 Z"
0Y"
0X"
b0 W"
bx V"
b0 U"
bx T"
0S"
0R"
1Q"
1P"
0O"
b0 N"
b0 M"
0L"
b0 K"
b0 J"
0I"
b0 H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
b0 >"
b0 ="
b0 <"
0;"
b0 :"
b0 9"
bx 8"
bx 7"
b0 6"
b0 5"
b0 4"
bx 1"
bx 0"
b0 /"
b0 ."
b0 -"
0,"
0+"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
0%"
0$"
b0 #"
0""
b0 !"
b0 ~
0}
0|
b0 {
0z
b0 y
0x
b0 w
b10000000 n
bx m
xl
bx k
bx j
bx i
1h
0g
b0 f
b0 e
b0 d
b0 c
bx b
bx a
0`
0_
0^
1]
b10000000 \
b0 [
b0 Z
0Y
b0 X
1W
b0 V
0U
b0 T
0S
0R
b0 Q
0P
b0 O
0N
0M
0L
b0 K
b0 J
b0 I
b0 H
bx G
bx F
0E
bx D
bx C
xB
bx A
bx @
bx ?
x>
b0 =
bx <
0;
x:
bx 9
08
bx 7
bx 6
05
bx 4
bx 3
12
01
00
b10000000 '
b0 &
b0 %
b0 $
b0 #
b0 "
1!
$end
#5000
1E
11
#10000
0E
01
#15000
1E
11
#20000
0E
01
#25000
1E
11
#30000
0E
01
#35000
1E
11
#40000
0E
01
#45000
1E
11
#50000
0]
0E
1D"
01
b0 _#
b0 ^#
18
#55000
1S
0D"
0P"
b1 <"
0W
b0 &
b0 X
b0 ="
15
b0 4
b0 D
b0 8"
b0 3
b0 C
b0 7"
11
#60000
01
#65000
b10 <"
05
11
#70000
01
#75000
b11 <"
11
#80000
01
#85000
b100 <"
11
#90000
01
#95000
b101 <"
11
#100000
01
#105000
b110 <"
11
#110000
01
#115000
b111 <"
11
#120000
01
#125000
b1000 <"
11
#130000
01
#135000
b1001 <"
11
#140000
01
#145000
b1010 <"
11
#150000
01
#155000
b1011 <"
11
#160000
01
#165000
b1100 <"
b100 c#
b10000000000000000000000000000000 b#
11
#170000
01
#175000
b1101 <"
1^
b100 <
b100 G
b100 b
b10000000000000000000000000000000 9
b10000000000000000000000000000000 F
b10000000000000000000000000000000 a
b1100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 j
b1100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 0"
1:
1;
11
#180000
01
#185000
b1 !"
b10010000 '
b10010000 \
b10010000 n
1l
b10000000000000000000000000000000 m
b100 k
b1110 <"
0h
b1 4"
b1 6"
b1100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 i
b1100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 1"
0^
0;
11
#190000
01
#195000
1L
b10 !"
1Y
b10110000 '
b10110000 \
b10110000 n
b1 {
b10000000000000000000000000000000 w
1x
b100 T
b100 '"
b100 K"
b10000000000000000000000000000000 V
b10000000000000000000000000000000 &"
b10000000000000000000000000000000 J"
1U
1|
b1111 <"
11
#200000
1]
01
#205000
b1 k"
1L"
b10100000 '
b10100000 \
b10100000 n
xl
bx m
bx k
b10000 <"
1R
0|
b10 {
b1 -"
1h
b0 4"
bx i
bx 1"
b1 5"
1E
11
#210000
0E
01
#215000
1g"
b100 f"
b100 T#
1F"
0S
1G"
b10 k"
0L"
1s"
0Q"
1R"
b10 o"
b100 n"
b10000000000000000000000000000000 l"
1m"
b1 d"
b10 -"
1N
0R
b10001 <"
1E
11
#220000
0E
01
#225000
0g"
b10 d"
b10010 <"
1N
b11 -"
1E
11
#230000
0E
01
#235000
b11 !"
b0 k"
b100 {"
b100 N#
b100 V"
b100 6#
b100 W#
b100 X#
bx O
bx e
bx N"
bx r"
b10000000000000000000000000000000 Q
b10000000000000000000000000000000 f
b10000000000000000000000000000000 M"
b10000000000000000000000000000000 p"
1P
1q"
1M
1t"
b100 -"
1N
b10011 <"
1E
11
#240000
0E
01
#245000
b0 f"
b0 T#
0F"
1S
0G"
b0 !"
0s"
0M
0t"
b0 d"
b10100 <"
b10000000000000000000000000000000 y
1z
1N
b11 {
b101 -"
1E
11
#250000
0E
01
#255000
0L
0Y
b1100100 c#
b10000000000000000000000000000100 b#
b110 -"
b0 {
b10101010101010101010101010101010 %
b10101010101010101010101010101010 K
b10101010101010101010101010101010 ("
0N
b101 ~
b1 /"
b100000000000000000000000000000001 $
b100000000000000000000000000000001 J
b100000000000000000000000000000001 d
b1 *"
b10000001 '
b10000001 \
b10000001 n
b1010000000000001000 #
b1010000000000001000 I
b1010000000000001000 c
1}
b10101 <"
1E
11
#260000
0]
0E
01
#265000
b10110 <"
b0 -"
1^
b1100100 <
b1100100 G
b1100100 b
b1100000000000000000000000000001000000000000000000000000000000000000000000000000000000000001100100 j
b1100000000000000000000000000001000000000000000000000000000000000000000000000000000000000001100100 0"
b10000000000000000000000000000100 9
b10000000000000000000000000000100 F
b10000000000000000000000000000100 a
1;
11
#270000
01
#275000
1l
b10000000000000000000000000000100 m
b1100100 k
b1 !"
b10010001 '
b10010001 \
b10010001 n
b10 6"
b1100000000000000000000000000001000000000000000000000000000000000000000000000000000000000001100100 i
b1100000000000000000000000000001000000000000000000000000000000000000000000000000000000000001100100 1"
0h
b1 4"
b10111 <"
0^
0;
11
#280000
01
#285000
1L
b10 !"
1Y
b11000 <"
b10000000000000000000000000000100 w
b1100100 T
b1100100 '"
b1100100 K"
b10000000000000000000000000000100 V
b10000000000000000000000000000100 &"
b10000000000000000000000000000100 J"
1|
b10110001 '
b10110001 \
b10110001 n
b1 {
11
#290000
1]
01
#295000
b1 k"
xl
bx m
bx k
b10100001 '
b10100001 \
b10100001 n
1L"
bx i
bx 1"
b10 5"
1h
b0 4"
b1 -"
b10 {
1R
0|
b11001 <"
1E
11
#300000
0E
01
#305000
1g"
b1100100 f"
b1100100 T#
b100 e"
b100 R#
1F"
0S
1G"
b10 k"
0L"
1s"
b1100100 n"
b10000000000000000000000000000100 l"
b1 d"
b11010 <"
1N
0R
b10 -"
1E
11
#310000
0E
01
#315000
0g"
bx {"
bx N#
bx V"
bx 6#
bx W#
b10 d"
b11 -"
1N
b11011 <"
1E
11
#320000
0E
01
#325000
b11 !"
b0 k"
b1100100 {"
b1100100 N#
b1100100 V"
b1100100 6#
b1100100 W#
b10000000000000000000000000000100 Q
b10000000000000000000000000000100 f
b10000000000000000000000000000100 M"
b10000000000000000000000000000100 p"
1M
1t"
b11100 <"
1N
b100 -"
1E
11
#330000
0E
01
#335000
b0 f"
b0 T#
b0 e"
b0 R#
0F"
1S
0G"
b0 !"
0s"
0M
0t"
b0 d"
b101 -"
b11 {
b10000000000000000000000000000100 y
1N
b11101 <"
1E
11
#340000
0E
01
#345000
0L
0Y
b1000000010000000000000000000000 c#
0>
1B
b10 A
b0 ?
b0 @
b0 b#
b100 {"
b100 N#
b100 V"
b100 6#
b100 W#
b11110 <"
b10 /"
b1000000000000000000000000000000010 $
b1000000000000000000000000000000010 J
b1000000000000000000000000000000010 d
b10 *"
0N
b10000001 '
b10000001 \
b10000001 n
b0 {
b110 -"
1E
11
#350000
0]
0E
01
#355000
b0 -"
b11111 <"
1^
b1000000010000000000000000000000 <
b1000000010000000000000000000000 G
b1000000010000000000000000000000 b
b1000000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000 j
b1000000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000 0"
b0 9
b0 F
b0 a
1;
11
#360000
01
#365000
b1 !"
b10010001 '
b10010001 \
b10010001 n
1l
b0 m
b1000000010000000000000000000000 k
b100000 <"
0h
b1 4"
b11 6"
b1000000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000 i
b1000000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000 1"
0^
0;
11
#370000
01
#375000
1L
b10 !"
1Y
b10110001 '
b10110001 \
b10110001 n
b1 {
b0 w
b1000000010000000000000000000000 T
b1000000010000000000000000000000 '"
b1000000010000000000000000000000 K"
b0 V
b0 &"
b0 J"
1|
b100001 <"
11
#380000
1]
01
#385000
b1 k"
1L"
b10100001 '
b10100001 \
b10100001 n
xl
bx m
bx k
b100010 <"
1R
0|
b10 {
b1 -"
1h
b0 4"
bx i
bx 1"
b11 5"
1E
11
#390000
0E
01
#395000
1j"
b1000000010000000000000000000000 i"
b1000000010000000000000000000000 Z#
1I"
0S
1G"
b10 k"
0L"
1s"
1Q"
0R"
b0 o"
b1000000010000000000000000000000 n"
b0 l"
b1 d"
b10 -"
1N
0R
b100011 <"
1E
11
#400000
0E
01
#405000
0j"
b10 d"
b100100 <"
1N
b11 -"
1E
11
#410000
0E
01
#415000
b11 !"
b0 k"
b1000000010000000000000000000000 x"
b1000000010000000000000000000000 A#
b1000000010000000000000000000000 T"
b1000000010000000000000000000000 4#
b1000000010000000000000000000000 [#
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx O
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx e
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx N"
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx r"
b0 Q
b0 f
b0 M"
b0 p"
1M
1t"
b100 -"
1N
b100101 <"
1E
11
#420000
0E
01
#425000
b0 i"
b0 Z#
0I"
1S
0G"
b0 !"
0s"
0M
0t"
b0 d"
b100110 <"
b0 y
1N
b11 {
b101 -"
1E
11
#430000
0E
01
#435000
0L
0Y
b1000000011000000000000000000000 c#
b11 A
b1 b#
b110 -"
b10000001 '
b10000001 \
b10000001 n
b0 {
0N
b11 /"
b1100000000000000000000000000000011 $
b1100000000000000000000000000000011 J
b1100000000000000000000000000000011 d
b11 *"
b100111 <"
1E
11
#440000
0]
0E
01
#445000
b101000 <"
b0 -"
1^
b1000000011000000000000000000000 <
b1000000011000000000000000000000 G
b1000000011000000000000000000000 b
b1000000000000000000000000000000010000000000000000000000000000000001000000011000000000000000000000 j
b1000000000000000000000000000000010000000000000000000000000000000001000000011000000000000000000000 0"
b1 9
b1 F
b1 a
1;
11
#450000
01
#455000
1l
b1 m
b1000000011000000000000000000000 k
b1 !"
b10010001 '
b10010001 \
b10010001 n
b100 6"
b1000000000000000000000000000000010000000000000000000000000000000001000000011000000000000000000000 i
b1000000000000000000000000000000010000000000000000000000000000000001000000011000000000000000000000 1"
0h
b1 4"
b101001 <"
0^
0;
11
#460000
01
#465000
1L
b10 !"
1Y
b101010 <"
b1 w
b1000000011000000000000000000000 T
b1000000011000000000000000000000 '"
b1000000011000000000000000000000 K"
b1 V
b1 &"
b1 J"
1|
b10110001 '
b10110001 \
b10110001 n
b1 {
11
#470000
1]
01
#475000
b1 k"
xl
bx m
bx k
b10100001 '
b10100001 \
b10100001 n
1L"
bx i
bx 1"
b100 5"
1h
b0 4"
b1 -"
b10 {
1R
0|
b101011 <"
1E
11
#480000
0E
01
#485000
1j"
b1000000011000000000000000000000 i"
b1000000011000000000000000000000 Z#
b1 h"
b1 Y#
1I"
0S
1G"
b10 k"
0L"
1s"
b1000000011000000000000000000000 n"
b1 l"
b1 d"
b101100 <"
1N
0R
b10 -"
1E
11
#490000
0E
01
#495000
0j"
bx x"
bx A#
bx T"
bx 4#
bx [#
b10 d"
b11 -"
1N
b101101 <"
1E
11
#500000
0E
01
#505000
b11 !"
b0 k"
b1000000011000000000000000000000 x"
b1000000011000000000000000000000 A#
b1000000011000000000000000000000 T"
b1000000011000000000000000000000 4#
b1000000011000000000000000000000 [#
b1 Q
b1 f
b1 M"
b1 p"
1M
1t"
b101110 <"
1N
b100 -"
1E
11
#510000
0E
01
#515000
b0 i"
b0 Z#
b0 h"
b0 Y#
0I"
1S
0G"
b0 !"
0s"
0M
0t"
b0 d"
b101 -"
b11 {
b1 y
1N
b101111 <"
1E
11
#520000
0E
01
#525000
0L
0Y
b0 c#
b10 b#
b1000000010000000000000000000000 x"
b1000000010000000000000000000000 A#
b1000000010000000000000000000000 T"
b1000000010000000000000000000000 4#
b1000000010000000000000000000000 [#
b110000 <"
b100 /"
b10000000000000000000000000000000100 $
b10000000000000000000000000000000100 J
b10000000000000000000000000000000100 d
b100 *"
0N
b10000001 '
b10000001 \
b10000001 n
b0 {
b110 -"
1E
11
#530000
0]
0E
01
#535000
b0 -"
b110001 <"
1^
b0 <
b0 G
b0 b
b1000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 j
b1000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 0"
b10 9
b10 F
b10 a
1;
11
#540000
01
#545000
b1 !"
b10010001 '
b10010001 \
b10010001 n
1l
b10 m
b0 k
b110010 <"
0h
b1 4"
b101 6"
b1000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 i
b1000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 1"
0^
0;
11
#550000
01
#555000
1L
b10 !"
1Y
b10110001 '
b10110001 \
b10110001 n
b1 {
b10 w
b0 T
b0 '"
b0 K"
b10 V
b10 &"
b10 J"
1|
b110011 <"
11
#560000
1]
01
#565000
b1 k"
1L"
b10100001 '
b10100001 \
b10100001 n
xl
bx m
bx k
b110100 <"
1R
0|
b10 {
b1 -"
1h
b0 4"
bx i
bx 1"
b101 5"
1E
11
#570000
0E
01
#575000
1j"
b10 h"
b10 Y#
1I"
0S
1G"
b10 k"
0L"
1s"
b0 n"
b10 l"
b1 d"
b10 -"
1N
0R
b110101 <"
1E
11
#580000
0E
01
#585000
0j"
bx x"
bx A#
bx T"
bx 4#
bx [#
b10 d"
b110110 <"
1N
b11 -"
1E
11
#590000
0E
01
#595000
b11 !"
b0 k"
b0 x"
b0 A#
b0 T"
b0 4#
b0 [#
b10 Q
b10 f
b10 M"
b10 p"
1M
1t"
b100 -"
1N
b110111 <"
1E
11
#600000
0E
01
#605000
b0 h"
b0 Y#
0I"
1S
0G"
b0 !"
0s"
0M
0t"
b0 d"
b111000 <"
b10 y
1N
b11 {
b101 -"
1E
11
#610000
0E
01
#615000
0L
0Y
b11 b#
b1000000010000000000000000000000 x"
b1000000010000000000000000000000 A#
b1000000010000000000000000000000 T"
b1000000010000000000000000000000 4#
b1000000010000000000000000000000 [#
b110 -"
b10000001 '
b10000001 \
b10000001 n
b0 {
0N
b101 /"
b10100000000000000000000000000000101 $
b10100000000000000000000000000000101 J
b10100000000000000000000000000000101 d
b101 *"
b111001 <"
1E
11
#620000
0]
0E
01
#625000
b111010 <"
b0 -"
1^
b1000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000 j
b1000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000 0"
b11 9
b11 F
b11 a
1;
11
#630000
01
#635000
1l
b11 m
b0 k
b1 !"
b10010001 '
b10010001 \
b10010001 n
b110 6"
b1000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000 i
b1000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000 1"
0h
b1 4"
b111011 <"
0^
0;
11
#640000
01
#645000
1L
b10 !"
1Y
b111100 <"
b11 w
b11 V
b11 &"
b11 J"
1|
b10110001 '
b10110001 \
b10110001 n
b1 {
11
#650000
1]
01
#655000
b1 k"
xl
bx m
bx k
b10100001 '
b10100001 \
b10100001 n
1L"
bx i
bx 1"
b110 5"
1h
b0 4"
b1 -"
b10 {
1R
0|
b111101 <"
1E
11
#660000
0E
01
#665000
1j"
b11 h"
b11 Y#
1I"
0S
1G"
b10 k"
0L"
1s"
b11 l"
b1 d"
b111110 <"
1N
0R
b10 -"
1E
11
#670000
0E
01
#675000
0j"
bx x"
bx A#
bx T"
bx 4#
bx [#
b10 d"
b11 -"
1N
b111111 <"
1E
11
#680000
0E
01
#685000
b11 !"
b0 k"
b0 x"
b0 A#
b0 T"
b0 4#
b0 [#
b11 Q
b11 f
b11 M"
b11 p"
1M
1t"
b1000000 <"
1N
b100 -"
1E
11
#690000
0E
01
#695000
b0 h"
b0 Y#
0I"
1S
0G"
b0 !"
0s"
0M
0t"
b0 d"
b101 -"
b11 {
b11 y
1N
b1000001 <"
1E
11
#700000
0E
01
#705000
0L
0Y
b100 b#
b1000000010000000000000000000000 x"
b1000000010000000000000000000000 A#
b1000000010000000000000000000000 T"
b1000000010000000000000000000000 4#
b1000000010000000000000000000000 [#
b1000010 <"
b110 /"
b11000000000000000000000000000000110 $
b11000000000000000000000000000000110 J
b11000000000000000000000000000000110 d
b110 *"
0N
b10000001 '
b10000001 \
b10000001 n
b0 {
b110 -"
1E
11
#710000
0]
0E
01
#715000
b0 -"
b1000011 <"
1^
b1000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 j
b1000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 0"
b100 9
b100 F
b100 a
1;
11
#720000
01
#725000
b1 !"
b10010001 '
b10010001 \
b10010001 n
1l
b100 m
b0 k
b1000100 <"
0h
b1 4"
b111 6"
b1000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 i
b1000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 1"
0^
0;
11
#730000
01
#735000
1L
b10 !"
1Y
b10110001 '
b10110001 \
b10110001 n
b1 {
b100 w
b100 V
b100 &"
b100 J"
1|
b1000101 <"
11
#740000
1]
01
#745000
b1 k"
1L"
b10100001 '
b10100001 \
b10100001 n
xl
bx m
bx k
b1000110 <"
1R
0|
b10 {
b1 -"
1h
b0 4"
bx i
bx 1"
b111 5"
1E
11
#750000
0E
01
#755000
1j"
b100 h"
b100 Y#
1I"
0S
1G"
b10 k"
0L"
1s"
b100 l"
b1 d"
b10 -"
1N
0R
b1000111 <"
1E
11
#760000
0E
01
#765000
0j"
bx x"
bx A#
bx T"
bx 4#
bx [#
b10 d"
b1001000 <"
1N
b11 -"
1E
11
#770000
0E
01
#775000
b11 !"
b0 k"
b0 x"
b0 A#
b0 T"
b0 4#
b0 [#
b100 Q
b100 f
b100 M"
b100 p"
1M
1t"
b100 -"
1N
b1001001 <"
1E
11
#780000
0E
01
#785000
b0 h"
b0 Y#
0I"
1S
0G"
b0 !"
0s"
0M
0t"
b0 d"
b1001010 <"
b100 y
1N
b11 {
b101 -"
1E
11
#790000
0E
01
#795000
0L
0Y
b10010011000000000000000000000000 c#
1>
0B
b0 A
b10 ?
b11 @
b101 b#
b1000000010000000000000000000000 x"
b1000000010000000000000000000000 A#
b1000000010000000000000000000000 T"
b1000000010000000000000000000000 4#
b1000000010000000000000000000000 [#
b110 -"
b10000001 '
b10000001 \
b10000001 n
b0 {
0N
b111 /"
b11100000000000000000000000000000111 $
b11100000000000000000000000000000111 J
b11100000000000000000000000000000111 d
b111 *"
b1001011 <"
1E
11
#800000
0]
0E
01
#805000
b1001100 <"
b0 -"
1^
b10010011000000000000000000000000 <
b10010011000000000000000000000000 G
b10010011000000000000000000000000 b
b1000000000000000000000000000001010000000000000000000000000000000010010011000000000000000000000000 j
b1000000000000000000000000000001010000000000000000000000000000000010010011000000000000000000000000 0"
b101 9
b101 F
b101 a
1;
11
#810000
01
#815000
1l
b101 m
b10010011000000000000000000000000 k
b1 !"
b10010001 '
b10010001 \
b10010001 n
b1000 6"
b1000000000000000000000000000001010000000000000000000000000000000010010011000000000000000000000000 i
b1000000000000000000000000000001010000000000000000000000000000000010010011000000000000000000000000 1"
0h
b1 4"
b1001101 <"
0^
0;
11
#820000
01
#825000
1L
b10 !"
1Y
b1001110 <"
b101 w
b10010011000000000000000000000000 T
b10010011000000000000000000000000 '"
b10010011000000000000000000000000 K"
b101 V
b101 &"
b101 J"
1|
b10110001 '
b10110001 \
b10110001 n
b1 {
11
#830000
1]
01
#835000
b1 k"
xl
bx m
bx k
b10100001 '
b10100001 \
b10100001 n
1L"
bx i
bx 1"
b1000 5"
1h
b0 4"
b1 -"
b10 {
1R
0|
b1001111 <"
1E
11
#840000
0E
01
#845000
1j"
b10010011000000000000000000000000 i"
b10010011000000000000000000000000 Z#
b101 h"
b101 Y#
1I"
0S
1G"
b10 k"
0L"
1s"
b10010011000000000000000000000000 n"
b101 l"
b1 d"
b1010000 <"
1N
0R
b10 -"
1E
11
#850000
0E
01
#855000
0j"
bx x"
bx A#
bx T"
bx 4#
bx [#
b10 d"
b11 -"
1N
b1010001 <"
1E
11
#860000
0E
01
#865000
b11 !"
b0 k"
b10010011000000000000000000000000 x"
b10010011000000000000000000000000 A#
b10010011000000000000000000000000 T"
b10010011000000000000000000000000 4#
b10010011000000000000000000000000 [#
b101 Q
b101 f
b101 M"
b101 p"
1M
1t"
b1010010 <"
1N
b100 -"
1E
11
#870000
0E
01
#875000
b0 i"
b0 Z#
b0 h"
b0 Y#
0I"
1S
0G"
b0 !"
0s"
0M
0t"
b0 d"
b101 -"
b11 {
b101 y
1N
b1010011 <"
1E
11
#880000
0E
01
#885000
0L
0Y
b1000000010000000000000000000000 x"
b1000000010000000000000000000000 A#
b1000000010000000000000000000000 T"
b1000000010000000000000000000000 4#
b1000000010000000000000000000000 [#
b1010100 <"
b1000 /"
b100000000000000000000000000000001000 $
b100000000000000000000000000000001000 J
b100000000000000000000000000000001000 d
b1000 *"
0N
b10000001 '
b10000001 \
b10000001 n
b0 {
b110 -"
1E
11
#890000
0]
0E
01
#895000
b0 -"
b1010101 <"
11
#900000
01
#905000
b1010110 <"
11
#910000
01
#915000
b1010111 <"
11
#920000
01
#925000
b1011000 <"
11
#930000
01
#935000
b1011001 <"
11
#940000
01
#945000
b1011010 <"
11
#950000
01
#955000
b1011011 <"
11
#960000
01
#965000
b1011100 <"
11
#970000
01
#975000
b1011101 <"
11
#980000
01
#985000
0S
1D"
1P"
b1000 &
b1000 X
b1000 ="
1W
b1011110 <"
15
b1000 4
b1000 D
b1000 8"
11
b1000 _#
#990000
01
#995000
b1011111 <"
05
11
#1000000
01
#1005000
b1100000 <"
11
#1010000
01
#1015000
b1100001 <"
11
#1020000
01
#1025000
b1100010 <"
11
#1030000
01
#1035000
b1100011 <"
11
#1040000
01
#1045000
b1100100 <"
11
#1050000
01
#1055000
b1100101 <"
11
#1060000
01
#1065000
b1100110 <"
11
#1070000
01
#1075000
b1100111 <"
11
#1080000
01
#1085000
b1101000 <"
11
#1090000
01
#1095000
b1101001 <"
11
#1100000
01
#1105000
b1101010 <"
11
#1110000
01
#1115000
b1101011 <"
11
#1120000
01
#1125000
b1101100 <"
11
#1130000
01
#1135000
b1101101 <"
11
#1140000
01
#1145000
b1101110 <"
11
#1150000
01
#1155000
b1101111 <"
11
#1160000
01
#1165000
b1110000 <"
11
#1170000
01
#1175000
b1110001 <"
11
#1180000
01
#1185000
b1110010 <"
11
#1190000
01
#1195000
b1110011 <"
11
#1200000
01
#1205000
b1110100 <"
11
#1210000
01
#1215000
b1110101 <"
11
#1220000
01
#1225000
b1110110 <"
11
#1230000
01
#1235000
b1110111 <"
11
#1240000
01
#1245000
b1111000 <"
11
#1250000
01
#1255000
b1111001 <"
11
#1260000
01
#1265000
b1111010 <"
11
#1270000
01
#1275000
b1111011 <"
11
#1280000
01
#1285000
b1111100 <"
11
#1290000
01
#1295000
b1111101 <"
b0 _#
11
#1300000
01
#1305000
1S
0D"
0P"
b0 &
b0 X
b0 ="
0W
b1111110 <"
15
b0 4
b0 D
b0 8"
11
#1310000
01
#1315000
b1111111 <"
05
11
#1316000
b10000000000000000000000000000100 `#
#1320000
01
#1325000
b10000000 <"
1^
b10000000000000000000000000000100 9
b10000000000000000000000000000100 F
b10000000000000000000000000000100 a
b100000000000000000000000000001000000000000000000000000000000000010010011000000000000000000000000 j
b100000000000000000000000000001000000000000000000000000000000000010010011000000000000000000000000 0"
0:
1;
11
#1330000
01
#1335000
0l
b10000000000000000000000000000100 m
b10010011000000000000000000000000 k
b1 !"
b10010001 '
b10010001 \
b10010001 n
b1001 6"
b100000000000000000000000000001000000000000000000000000000000000010010011000000000000000000000000 i
b100000000000000000000000000001000000000000000000000000000000000010010011000000000000000000000000 1"
0h
b1 4"
b10000001 <"
0^
0;
11
#1340000
01
#1345000
1L
b10 !"
1Y
b10000010 <"
b10000000000000000000000000000100 w
0x
b10000000000000000000000000000100 V
b10000000000000000000000000000100 &"
b10000000000000000000000000000100 J"
0U
1|
b10110001 '
b10110001 \
b10110001 n
b1 {
11
#1350000
1]
01
#1355000
b1 k"
xl
bx m
bx k
b10100001 '
b10100001 \
b10100001 n
1L"
bx i
bx 1"
b1001 5"
1h
b0 4"
b1 -"
b10 {
1R
0|
b10000011 <"
1E
11
#1360000
0E
01
#1365000
b10010011000000000000000000000000 f"
b10010011000000000000000000000000 T#
b100 e"
b100 R#
1F"
0S
1G"
b10 k"
0L"
1s"
0Q"
1R"
b10 o"
b10000000000000000000000000000100 l"
0m"
b1 d"
b10000100 <"
1N
0R
b10 -"
1E
11
#1370000
0E
01
#1375000
b1100100 {"
b1100100 N#
b1100100 V"
b1100100 6#
b1100100 W#
b10 d"
b11 -"
1N
b10000101 <"
1E
11
#1380000
0E
01
#1385000
b11 !"
b0 k"
b1100100 O
b1100100 e
b1100100 N"
b1100100 r"
b10000000000000000000000000000100 Q
b10000000000000000000000000000100 f
b10000000000000000000000000000100 M"
b10000000000000000000000000000100 p"
0P
0q"
1M
1t"
b10000110 <"
1N
b100 -"
1E
11
#1390000
0E
01
#1395000
b0 f"
b0 T#
b0 e"
b0 R#
0F"
1S
0G"
b0 !"
0s"
0M
0t"
b0 d"
b101 -"
b11 {
b1100100 "
b1100100 H
b1100100 ."
b10000000000000000000000000000100 y
0z
1N
b10000111 <"
1E
11
#1400000
0E
01
#1405000
0L
0Y
b100 {"
b100 N#
b100 V"
b100 6#
b100 W#
b10001000 <"
b1 #"
b100000000000000000010000000000001001 $
b100000000000000000010000000000001001 J
b100000000000000000010000000000001001 d
b1001 *"
0N
b10000001 '
b10000001 \
b10000001 n
b0 {
b110 -"
1E
11
#1410000
0]
0E
01
#1415000
b0 -"
b10001001 <"
b10000000000000000000000000000000 `#
b1 =
b1100100 7
b1100100 a#
11
#1420000
01
#1425000
b10001010 <"
1^
b100000000000000000000000000000000000000000000000000000000000000010010011000000000000000000000000 j
b100000000000000000000000000000000000000000000000000000000000000010010011000000000000000000000000 0"
b10000000000000000000000000000000 9
b10000000000000000000000000000000 F
b10000000000000000000000000000000 a
1;
11
#1430000
01
#1435000
0l
b10000000000000000000000000000000 m
b10010011000000000000000000000000 k
b1 !"
b10010001 '
b10010001 \
b10010001 n
b1010 6"
b100000000000000000000000000000000000000000000000000000000000000010010011000000000000000000000000 i
b100000000000000000000000000000000000000000000000000000000000000010010011000000000000000000000000 1"
0h
b1 4"
b10001011 <"
0^
0;
11
#1440000
01
#1445000
1L
b10 !"
1Y
b10001100 <"
b10000000000000000000000000000000 w
b10000000000000000000000000000000 V
b10000000000000000000000000000000 &"
b10000000000000000000000000000000 J"
1|
b10110001 '
b10110001 \
b10110001 n
b1 {
11
#1450000
1]
01
#1455000
b1 k"
xl
bx m
bx k
b10100001 '
b10100001 \
b10100001 n
1L"
bx i
bx 1"
b1010 5"
1h
b0 4"
b1 -"
b10 {
1R
0|
b10001101 <"
1E
11
#1460000
0E
01
#1465000
b10010011000000000000000000000000 f"
b10010011000000000000000000000000 T#
1F"
0S
1G"
b10 k"
0L"
1s"
b10000000000000000000000000000000 l"
b1 d"
b10001110 <"
1N
0R
b10 -"
1E
11
#1470000
0E
01
#1475000
b10 d"
b11 -"
1N
b10001111 <"
1E
11
#1480000
0E
01
#1485000
b11 !"
b0 k"
b100 O
b100 e
b100 N"
b100 r"
b10000000000000000000000000000000 Q
b10000000000000000000000000000000 f
b10000000000000000000000000000000 M"
b10000000000000000000000000000000 p"
1M
1t"
b10010000 <"
1N
b100 -"
1E
11
#1490000
0E
01
#1495000
b0 f"
b0 T#
0F"
1S
0G"
b0 !"
0s"
0M
0t"
b0 d"
b101 -"
b11 {
b100 "
b100 H
b100 ."
b10000000000000000000000000000000 y
1N
b10010001 <"
1E
11
#1500000
0E
01
#1505000
0L
0Y
b10010010 <"
b10 #"
b100000000000000000100000000000001010 $
b100000000000000000100000000000001010 J
b100000000000000000100000000000001010 d
b1010 *"
0N
b10000001 '
b10000001 \
b10000001 n
b0 {
b110 -"
1E
11
#1510000
0]
0E
01
#1515000
b0 -"
b10010011 <"
b10 _#
b10 ^#
b10 ]#
b100 7
b100 a#
11
#1520000
01
#1525000
b10 J#
bx [
bx :"
bx U"
bx 8#
b10 &
b10 X
b10 ="
b10 Z
b10 9"
b10 >"
b10 H"
b10 w"
b10010100 <"
15
b10 4
b10 D
b10 8"
b10 3
b10 C
b10 7"
11
#1530000
01
#1535000
b10010101 <"
05
11
#1540000
01
#1545000
b10010110 <"
bx &
bx X
bx ="
b11 3
b11 C
b11 7"
11
#1546000
b11 _#
b11 ]#
b10 =
#1550000
01
#1555000
b11 J#
b10010111 <"
b11 Z
b11 9"
b11 >"
b11 H"
b11 w"
b11 &
b11 X
b11 ="
15
b11 4
b11 D
b11 8"
b10 3
b10 C
b10 7"
11
#1560000
01
#1565000
b10011000 <"
05
11
#1570000
01
#1575000
b10011001 <"
bx &
bx X
bx ="
b11 3
b11 C
b11 7"
11
#1576000
b11 =
