#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Jun  7 20:36:51 2016
# Process ID: 23327
# Current directory: /home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.runs/synth_1
# Command line: vivado -log _4bit_binary_multiplier.vds -mode batch -messageDb vivado.pb -notrace -source _4bit_binary_multiplier.tcl
# Log file: /home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.runs/synth_1/_4bit_binary_multiplier.vds
# Journal file: /home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source _4bit_binary_multiplier.tcl -notrace
Command: synth_design -top _4bit_binary_multiplier -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23518 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1045.016 ; gain = 154.078 ; free physical = 2061 ; free virtual = 12681
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module '_4bit_binary_multiplier' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/_4bit_binary_multiplier.v:23]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/_4bit_binary_multiplier.dat' is read successfully [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/_4bit_binary_multiplier.v:60]
INFO: [Synth 8-638] synthesizing module 'binary_multiplier_control_unit' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/binary_multiplier_control_unit.v:23]
	Parameter off bound to: 0 - type: integer 
	Parameter on bound to: 1 - type: integer 
	Parameter process bound to: 2 - type: integer 
	Parameter finish bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'binary_multiplier_control_unit' (1#1) [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/binary_multiplier_control_unit.v:23]
INFO: [Synth 8-638] synthesizing module 'shift_out_register' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/shift_out_register.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-5788] Register shift_reg_reg in module shift_out_register is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/shift_out_register.v:40]
INFO: [Synth 8-256] done synthesizing module 'shift_out_register' (2#1) [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/shift_out_register.v:23]
INFO: [Synth 8-638] synthesizing module 'shift_out_register__parameterized0' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/shift_out_register.v:23]
	Parameter WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register shift_reg_reg in module shift_out_register__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/shift_out_register.v:40]
INFO: [Synth 8-256] done synthesizing module 'shift_out_register__parameterized0' (2#1) [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/shift_out_register.v:23]
INFO: [Synth 8-638] synthesizing module 'shift_out_register__parameterized1' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/shift_out_register.v:23]
	Parameter WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register shift_reg_reg in module shift_out_register__parameterized1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/shift_out_register.v:40]
INFO: [Synth 8-256] done synthesizing module 'shift_out_register__parameterized1' (2#1) [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/shift_out_register.v:23]
INFO: [Synth 8-638] synthesizing module 'parallel_out_register' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/parallel_out_register.v:23]
	Parameter WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register Q_reg in module parallel_out_register is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/parallel_out_register.v:35]
INFO: [Synth 8-256] done synthesizing module 'parallel_out_register' (3#1) [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/parallel_out_register.v:23]
INFO: [Synth 8-638] synthesizing module 'full_adder' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/full_adder.v:23]
	Parameter WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-567] referenced signal 'a' should be on the sensitivity list [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/full_adder.v:34]
WARNING: [Synth 8-567] referenced signal 'b' should be on the sensitivity list [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/full_adder.v:34]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (4#1) [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-638] synthesizing module 'down_counter' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/down_counter.v:23]
	Parameter COUNT bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'down_counter' (5#1) [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/down_counter.v:23]
INFO: [Synth 8-256] done synthesizing module '_4bit_binary_multiplier' (6#1) [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/_4bit_binary_multiplier.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.453 ; gain = 194.516 ; free physical = 2019 ; free virtual = 12640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.453 ; gain = 194.516 ; free physical = 2019 ; free virtual = 12639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1093.457 ; gain = 202.520 ; free physical = 2019 ; free virtual = 12639
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'binary_multiplier_control_unit'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     off |                               00 |                              000
                      on |                               01 |                              001
                 process |                               10 |                              010
                  finish |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'binary_multiplier_control_unit'
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/full_adder.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'cout_reg' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab5/ASM_4bit_binary_multiplier/ASM_4bit_binary_multiplier.srcs/sources_1/new/full_adder.v:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.480 ; gain = 226.543 ; free physical = 1996 ; free virtual = 12617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module binary_multiplier_control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module shift_out_register 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module shift_out_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module shift_out_register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module parallel_out_register 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module full_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module down_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1183.480 ; gain = 292.543 ; free physical = 1938 ; free virtual = 12552
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1210.520 ; gain = 319.582 ; free physical = 1915 ; free virtual = 12528
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1210.520 ; gain = 319.582 ; free physical = 1915 ; free virtual = 12528

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------+------------+---------------+----------------+
|Module Name             | RTL Object | Depth x Width | Implemented As | 
+------------------------+------------+---------------+----------------+
|_4bit_binary_multiplier | p_0_out    | 32x4          | LUT            | 
|_4bit_binary_multiplier | p_0_out    | 32x4          | LUT            | 
|_4bit_binary_multiplier | p_0_out    | 32x4          | LUT            | 
|_4bit_binary_multiplier | p_0_out    | 32x4          | LUT            | 
+------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1210.520 ; gain = 319.582 ; free physical = 1915 ; free virtual = 12528
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1210.520 ; gain = 319.582 ; free physical = 1915 ; free virtual = 12528

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1210.520 ; gain = 319.582 ; free physical = 1915 ; free virtual = 12528
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1210.520 ; gain = 319.582 ; free physical = 1915 ; free virtual = 12528
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1210.520 ; gain = 319.582 ; free physical = 1915 ; free virtual = 12528

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1210.520 ; gain = 319.582 ; free physical = 1915 ; free virtual = 12528
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1210.520 ; gain = 319.582 ; free physical = 1915 ; free virtual = 12528
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1210.520 ; gain = 319.582 ; free physical = 1915 ; free virtual = 12528
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1210.520 ; gain = 319.582 ; free physical = 1915 ; free virtual = 12528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1210.520 ; gain = 319.582 ; free physical = 1915 ; free virtual = 12528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1210.520 ; gain = 319.582 ; free physical = 1915 ; free virtual = 12528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1210.520 ; gain = 319.582 ; free physical = 1915 ; free virtual = 12528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    20|
|4     |LUT3 |    16|
|5     |LUT4 |     6|
|6     |LUT5 |     5|
|7     |LUT6 |    10|
|8     |FDCE |    17|
|9     |FDPE |     9|
|10    |FDRE |     2|
|11    |LD   |     5|
|12    |LDC  |     8|
|13    |IBUF |    10|
|14    |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+----------+-----------------------------------+------+
|      |Instance  |Module                             |Cells |
+------+----------+-----------------------------------+------+
|1     |top       |                                   |   119|
|2     |  ADDER   |full_adder                         |     9|
|3     |  COUNTER |down_counter                       |    11|
|4     |  MUL     |parallel_out_register              |    26|
|5     |  P_H     |shift_out_register__parameterized0 |     4|
|6     |  P_IN    |shift_out_register                 |     1|
|7     |  P_L     |shift_out_register__parameterized1 |    40|
|8     |  UNIT    |binary_multiplier_control_unit     |     8|
+------+----------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1210.520 ; gain = 319.582 ; free physical = 1915 ; free virtual = 12528
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.520 ; gain = 232.500 ; free physical = 1915 ; free virtual = 12528
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1210.527 ; gain = 319.590 ; free physical = 1915 ; free virtual = 12528
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 5 instances
  LDC => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1334.336 ; gain = 368.902 ; free physical = 1849 ; free virtual = 12462
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1366.352 ; gain = 0.000 ; free physical = 1849 ; free virtual = 12462
INFO: [Common 17-206] Exiting Vivado at Tue Jun  7 20:37:10 2016...
