# 6502 Instructions in Detail - BRK, Branch Instructions

          BRK Force Break
              BRK initiates a software interrupt similar to a hardware
              interrupt (IRQ). The return address pushed to the stack is
              PC+2, providing an extra byte of spacing for a break mark
              (identifying a reason for the break.)
              The status register will be pushed to the stack with the break
              flag set to 1. However, when retrieved during RTI or by a PLP
              instruction, the break flag will be ignored.
              The interrupt disable flag is not set automatically.
              â†’ Further details.
              interrupt,                           N Z C I D V
              push PC+2, push SR                   - - - 1 - -
              addressing    assembler       opc   bytes cycles
              implied       BRK             00      1      7
          BVC Branch on Overflow Clear
              branch on V = 0                      N Z C I D V
                                                   - - - - - -
              addressing    assembler       opc   bytes cycles
              relative      BVC oper        50      2      2**
          BVS Branch on Overflow Set
              branch on V = 1                      N Z C I D V
                                                   - - - - - -
              addressing    assembler       opc   bytes cycles
                                              6502 Instruction Set
              relative      BVS oper        70      2      2**
          CLC Clear Carry Flag
              0 -> C                               N Z C I D V
                                                   - - 0 - - -
              addressing    assembler       opc   bytes cycles
              implied       CLC             18      1      2
          CLD Clear Decimal Mode
              0 -> D                               N Z C I D V
                                                   - - - - 0 -
              addressing    assembler       opc   bytes cycles
              implied       CLD             D8      1      2
          CLI Clear Interrupt Disable Bit
              0 -> I                               N Z C I D V
                                                   - - - 0 - -
              addressing    assembler       opc   bytes cycles
              implied       CLI             58      1      2
          CLV Clear Overflow Flag
              0 -> V                               N Z C I D V
                                                   - - - - - 0
              addressing    assembler       opc   bytes cycles
              implied       CLV             B8      1      2
          CMP Compare Memory with Accumulator
              A - M                                N Z C I D V
                                                   + + + - - -
              addressing    assembler       opc   bytes cycles
              immediate     CMP #oper       C9      2      2
              zeropage      CMP oper        C5      2      3
              zeropage,X    CMP oper,X      D5      2      4
              absolute      CMP oper        CD      3      4
              absolute,X    CMP oper,X      DD      3      4*
              absolute,Y    CMP oper,Y      D9      3      4*
              (indirect,X)  CMP (oper,X)    C1      2      6
              (indirect),Y  CMP (oper),Y    D1      2      5*
          CPX Compare Memory and Index X
              X - M                                N Z C I D V
                                                   + + + - - -
                                              6502 Instruction Set
              addressing    assembler       opc   bytes cycles
              immediate     CPX #oper       E0      2      2
              zeropage      CPX oper        E4      2      3
              absolute      CPX oper        EC      3      4
          CPY Compare Memory and Index Y
              Y - M                                N Z C I D V
                                                   + + + - - -
              addressing    assembler       opc   bytes cycles
              immediate     CPY #oper       C0      2      2
              zeropage      CPY oper        C4      2      3
              absolute      CPY oper        CC      3      4
          DEC Decrement Memory by One
              M - 1 -> M                           N Z C I D V
                                                   + + - - - -
              addressing    assembler       opc   bytes cycles
              zeropage      DEC oper        C6      2      5
              zeropage,X    DEC oper,X      D6      2      6
              absolute      DEC oper        CE      3      6
              absolute,X    DEC oper,X      DE      3      7
          DEX Decrement Index X by One
              X - 1 -> X                           N Z C I D V
                                                   + + - - - -
              addressing    assembler       opc   bytes cycles
              implied       DEX             CA      1      2
          DEY Decrement Index Y by One
              Y - 1 -> Y                           N Z C I D V
                                                   + + - - - -
              addressing    assembler       opc   bytes cycles
              implied       DEY             88      1      2
