
*** Running vivado
    with args -log chrono_SW.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source chrono_SW.tcl


****** Vivado v2019.1.2 (64-bit)
  **** SW Build 2615518 on Fri Aug  9 15:55:25 MDT 2019
  **** IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source chrono_SW.tcl -notrace
Command: synth_design -top chrono_SW -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 700.152 ; gain = 177.902
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'chrono_SW' [C:/Users/fahdrafi28/Documents/TPNUM_TP3/TPNUM.srcs/sources_1/new/chrono_SW.vhd:33]
INFO: [Synth 8-638] synthesizing module 'Disp4D' [C:/Users/fahdrafi28/Documents/TPNUM_TP3/TPNUM.srcs/sources_1/new/Disp4D.vhd:23]
INFO: [Synth 8-638] synthesizing module 'Cmpt0to3' [C:/Users/fahdrafi28/Documents/TPNUM_TP3/TPNUM.srcs/sources_1/new/Cmpt0to3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Cmpt0to3' (1#1) [C:/Users/fahdrafi28/Documents/TPNUM_TP3/TPNUM.srcs/sources_1/new/Cmpt0to3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Disp1of4Digits' [C:/Users/fahdrafi28/Documents/TPNUM_TP3/TPNUM.srcs/sources_1/new/Disp1of4Digits.vhd:44]
INFO: [Synth 8-638] synthesizing module 'MUX4x4v1x4' [C:/Users/fahdrafi28/Documents/TPNUM_TP3/TPNUM.srcs/sources_1/new/MUX4x4v1x4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'MUX4x4v1x4' (2#1) [C:/Users/fahdrafi28/Documents/TPNUM_TP3/TPNUM.srcs/sources_1/new/MUX4x4v1x4.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Disp1Digit' [C:/Users/fahdrafi28/Documents/TPNUM_TP3/TPNUM.srcs/sources_1/new/Disp1Digit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Disp1Digit' (3#1) [C:/Users/fahdrafi28/Documents/TPNUM_TP3/TPNUM.srcs/sources_1/new/Disp1Digit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Disp1of4Digits' (4#1) [C:/Users/fahdrafi28/Documents/TPNUM_TP3/TPNUM.srcs/sources_1/new/Disp1of4Digits.vhd:44]
INFO: [Synth 8-638] synthesizing module 'TICK_1ms' [C:/Users/fahdrafi28/Documents/TPNUM_TP3/TPNUM.srcs/sources_1/new/TICK_1ms.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'TICK_1ms' (5#1) [C:/Users/fahdrafi28/Documents/TPNUM_TP3/TPNUM.srcs/sources_1/new/TICK_1ms.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Disp4D' (6#1) [C:/Users/fahdrafi28/Documents/TPNUM_TP3/TPNUM.srcs/sources_1/new/Disp4D.vhd:23]
INFO: [Synth 8-638] synthesizing module 'Cnt0toN_EN' [C:/Users/fahdrafi28/Documents/TPNUM_TP3/Cnt0toN_EN.vhd:15]
	Parameter N bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Cnt0toN_EN' (7#1) [C:/Users/fahdrafi28/Documents/TPNUM_TP3/Cnt0toN_EN.vhd:15]
INFO: [Synth 8-638] synthesizing module 'Cnt0toN_EN__parameterized0' [C:/Users/fahdrafi28/Documents/TPNUM_TP3/Cnt0toN_EN.vhd:15]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Cnt0toN_EN__parameterized0' (7#1) [C:/Users/fahdrafi28/Documents/TPNUM_TP3/Cnt0toN_EN.vhd:15]
INFO: [Synth 8-638] synthesizing module 'Cnt0toN_EN__parameterized1' [C:/Users/fahdrafi28/Documents/TPNUM_TP3/Cnt0toN_EN.vhd:15]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Cnt0toN_EN__parameterized1' (7#1) [C:/Users/fahdrafi28/Documents/TPNUM_TP3/Cnt0toN_EN.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'chrono_SW' (8#1) [C:/Users/fahdrafi28/Documents/TPNUM_TP3/TPNUM.srcs/sources_1/new/chrono_SW.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 763.355 ; gain = 241.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 763.355 ; gain = 241.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 763.355 ; gain = 241.105
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/fahdrafi28/Documents/TPNUM_TP3/TPNUM.srcs/constrs_1/new/Disp1of4Digits_Basys3.xdc]
Finished Parsing XDC File [C:/Users/fahdrafi28/Documents/TPNUM_TP3/TPNUM.srcs/constrs_1/new/Disp1of4Digits_Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/fahdrafi28/Documents/TPNUM_TP3/TPNUM.srcs/constrs_1/new/Disp1of4Digits_Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/chrono_SW_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/chrono_SW_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 872.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 872.449 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 872.449 ; gain = 350.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 872.449 ; gain = 350.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 872.449 ; gain = 350.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 872.449 ; gain = 350.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Cmpt0to3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module MUX4x4v1x4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module Disp1Digit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module TICK_1ms 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module Cnt0toN_EN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Cnt0toN_EN__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Cnt0toN_EN__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 872.449 ; gain = 350.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 872.449 ; gain = 350.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 872.449 ; gain = 350.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 877.555 ; gain = 355.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 883.328 ; gain = 361.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 883.328 ; gain = 361.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 883.328 ; gain = 361.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 883.328 ; gain = 361.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 883.328 ; gain = 361.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 883.328 ; gain = 361.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     6|
|4     |LUT2   |     8|
|5     |LUT3   |     7|
|6     |LUT4   |    21|
|7     |LUT5   |    17|
|8     |LUT6   |     7|
|9     |FDRE   |    62|
|10    |IBUF   |     3|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------------------+------+
|      |Instance |Module                       |Cells |
+------+---------+-----------------------------+------+
|1     |top      |                             |   151|
|2     |  csd    |Cnt0toN_EN__parameterized1   |     7|
|3     |  csu    |Cnt0toN_EN__parameterized0   |    10|
|4     |  disp   |Disp4D                       |    46|
|5     |    u1   |Cmpt0to3                     |    19|
|6     |    u3   |TICK_1ms_4                   |    27|
|7     |  md     |Cnt0toN_EN__parameterized1_0 |     6|
|8     |  ms     |Cnt0toN_EN                   |    12|
|9     |  mu     |Cnt0toN_EN__parameterized0_1 |    10|
|10    |  sd     |Cnt0toN_EN__parameterized1_2 |     7|
|11    |  su     |Cnt0toN_EN__parameterized0_3 |    10|
|12    |  tick   |TICK_1ms                     |    28|
+------+---------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 883.328 ; gain = 361.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 883.328 ; gain = 251.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 883.328 ; gain = 361.078
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 900.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 900.863 ; gain = 609.879
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 900.863 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/fahdrafi28/Documents/TPNUM_TP3/TPNUM.runs/synth_1/chrono_SW.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file chrono_SW_utilization_synth.rpt -pb chrono_SW_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan  4 12:07:15 2022...
