// Seed: 2072938229
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_0 #(
    parameter id_8 = 32'd41
) (
    input supply1 id_0
    , _id_8,
    input supply0 id_1,
    output wor id_2,
    input supply0 id_3,
    input wire id_4,
    output wor id_5,
    input tri module_1
);
  supply1 id_9 = id_6;
  wor [id_8 : -1] id_10;
  logic [-1 : 1] id_11;
  ;
  assign id_10 = id_9 == 1 || {1, -1'b0} || 1'b0;
  assign id_9  = -1'b0;
  module_0 modCall_1 (
      id_11,
      id_9,
      id_9,
      id_9
  );
endmodule
