{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541663466223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541663466408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 00:51:05 2018 " "Processing started: Thu Nov 08 00:51:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541663466408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663466408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663466408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541663468903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1541663468909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_test-test " "Found design unit 1: sync_test-test" {  } { { "Sync_tb.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/Sync_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541663508868 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_test " "Found entity 1: sync_test" {  } { { "Sync_tb.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/Sync_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541663508868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663508868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-RTL " "Found design unit 1: VGA-RTL" {  } { { "VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/VGA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541663509007 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/VGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541663509007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663509007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-RTL " "Found design unit 1: sync-RTL" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541663509224 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541663509224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663509224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_vga-SYN " "Found design unit 1: pll_vga-SYN" {  } { { "PLL_VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/PLL_VGA.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541663509433 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_VGA " "Found entity 1: PLL_VGA" {  } { { "PLL_VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/PLL_VGA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541663509433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663509433 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541663510071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_VGA PLL_VGA:VGAPLL " "Elaborating entity \"PLL_VGA\" for hierarchy \"PLL_VGA:VGAPLL\"" {  } { { "VGA.vhd" "VGAPLL" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/VGA.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541663510136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_VGA:VGAPLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_VGA:VGAPLL\|altpll:altpll_component\"" {  } { { "PLL_VGA.vhd" "altpll_component" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/PLL_VGA.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541663510559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_VGA:VGAPLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_VGA:VGAPLL\|altpll:altpll_component\"" {  } { { "PLL_VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/PLL_VGA.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541663510591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_VGA:VGAPLL\|altpll:altpll_component " "Instantiated megafunction \"PLL_VGA:VGAPLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25000000 " "Parameter \"clk0_divide_by\" = \"25000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12587483 " "Parameter \"clk0_multiply_by\" = \"12587483\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_VGA " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_VGA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663510591 ""}  } { { "PLL_VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/PLL_VGA.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541663510591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_vga_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_vga_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_VGA_altpll " "Found entity 1: PLL_VGA_altpll" {  } { { "db/pll_vga_altpll.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/db/pll_vga_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541663511082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_VGA_altpll PLL_VGA:VGAPLL\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated " "Elaborating entity \"PLL_VGA_altpll\" for hierarchy \"PLL_VGA:VGAPLL\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541663511114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:sync1 " "Elaborating entity \"sync\" for hierarchy \"sync:sync1\"" {  } { { "VGA.vhd" "sync1" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/VGA.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541663511308 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag sync.vhd(115) " "VHDL Process Statement warning at sync.vhd(115): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541663511312 "|VGA|sync:sync1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nflag sync.vhd(64) " "VHDL Process Statement warning at sync.vhd(64): inferring latch(es) for signal or variable \"nflag\", which holds its previous value in one or more paths through the process" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541663511312 "|VGA|sync:sync1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "npixelCount2 sync.vhd(336) " "VHDL Process Statement warning at sync.vhd(336): inferring latch(es) for signal or variable \"npixelCount2\", which holds its previous value in one or more paths through the process" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541663511317 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[0\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[0\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511323 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[1\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[1\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511323 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[2\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[2\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511323 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[3\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[3\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511323 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[4\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[4\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511326 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[5\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[5\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511326 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[6\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[6\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511326 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[7\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[7\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511326 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[8\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[8\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511326 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[9\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[9\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511326 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[10\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[10\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511329 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[11\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[11\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511329 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[12\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[12\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511329 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[13\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[13\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511329 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[14\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[14\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511330 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[15\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[15\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511330 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[16\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[16\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511330 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[17\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[17\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511332 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[18\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[18\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511332 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[19\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[19\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511333 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[20\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[20\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511333 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[21\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[21\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511335 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[22\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[22\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511335 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[23\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[23\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511337 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[24\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[24\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511337 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[25\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[25\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511337 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[26\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[26\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511338 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[27\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[27\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511338 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[28\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[28\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511340 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[29\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[29\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511340 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[30\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[30\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511348 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[31\] sync.vhd(336) " "Inferred latch for \"npixelCount2\[31\]\" at sync.vhd(336)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511348 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nflag.ivoryCoast sync.vhd(64) " "Inferred latch for \"nflag.ivoryCoast\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511352 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nflag.nigeria sync.vhd(64) " "Inferred latch for \"nflag.nigeria\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511352 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nflag.chad sync.vhd(64) " "Inferred latch for \"nflag.chad\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511359 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nflag.mali sync.vhd(64) " "Inferred latch for \"nflag.mali\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511359 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nflag.belgium sync.vhd(64) " "Inferred latch for \"nflag.belgium\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511360 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nflag.ireland sync.vhd(64) " "Inferred latch for \"nflag.ireland\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511362 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nflag.italy sync.vhd(64) " "Inferred latch for \"nflag.italy\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511362 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nflag.france sync.vhd(64) " "Inferred latch for \"nflag.france\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663511364 "|VGA|sync:sync1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541663515488 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541663518142 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541663518142 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/VGA.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541663518982 "|VGA|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/VGA.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541663518982 "|VGA|MAX10_CLK2_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1541663518982 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "378 " "Implemented 378 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541663518982 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541663518982 ""} { "Info" "ICUT_CUT_TM_LCELLS" "356 " "Implemented 356 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541663518982 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1541663518982 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541663518982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541663519405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 08 00:51:59 2018 " "Processing ended: Thu Nov 08 00:51:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541663519405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541663519405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541663519405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663519405 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1541663522695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541663522717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 00:52:01 2018 " "Processing started: Thu Nov 08 00:52:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541663522717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1541663522717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1541663522717 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1541663522936 ""}
{ "Info" "0" "" "Project  = VGA" {  } {  } 0 0 "Project  = VGA" 0 0 "Fitter" 0 0 1541663522936 ""}
{ "Info" "0" "" "Revision = VGA" {  } {  } 0 0 "Revision = VGA" 0 0 "Fitter" 0 0 1541663522937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1541663524051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1541663524207 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1541663524343 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541663524417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541663524417 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_VGA:VGAPLL\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL_VGA:VGAPLL\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_VGA:VGAPLL\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] 74 147 0 0 " "Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for PLL_VGA:VGAPLL\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_vga_altpll.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/db/pll_vga_altpll.v" 43 -1 0 } } { "" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1541663524534 ""}  } { { "db/pll_vga_altpll.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/db/pll_vga_altpll.v" 43 -1 0 } } { "" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1541663524534 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1541663524823 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1541663524833 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541663525341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541663525341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541663525341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541663525341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541663525341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541663525341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541663525341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541663525341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541663525341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541663525341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541663525341 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1541663525341 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541663525351 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541663525351 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541663525351 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541663525351 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541663525351 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541663525351 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541663525351 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541663525351 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1541663525351 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541663525356 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541663525356 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541663525360 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541663525360 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1541663525362 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "40 " "The Timing Analyzer is analyzing 40 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1541663526413 ""}
{ "Info" "ISTA_SDC_FOUND" "VGA.sdc " "Reading SDC File: 'VGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1541663526415 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGAPLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{VGAPLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1541663526457 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1541663526457 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1541663526457 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sync:sync1\|pvs.vData " "Node: sync:sync1\|pvs.vData was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sync:sync1\|npixelCount2\[4\] sync:sync1\|pvs.vData " "Latch sync:sync1\|npixelCount2\[4\] is being clocked by sync:sync1\|pvs.vData" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541663526464 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1541663526464 "|VGA|sync:sync1|pvs.vData"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sync:sync1\|PS.ACC " "Node: sync:sync1\|PS.ACC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sync:sync1\|nflag.mali_2302 sync:sync1\|PS.ACC " "Latch sync:sync1\|nflag.mali_2302 is being clocked by sync:sync1\|PS.ACC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541663526464 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1541663526464 "|VGA|sync:sync1|PS.ACC"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1541663526467 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1541663526468 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541663526469 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541663526469 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541663526469 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541663526469 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541663526469 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.729 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  39.729 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541663526469 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1541663526469 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_VGA:VGAPLL\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL_VGA:VGAPLL\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541663526641 ""}  } { { "db/pll_vga_altpll.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/db/pll_vga_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541663526641 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sync:sync1\|pvs.vData  " "Automatically promoted node sync:sync1\|pvs.vData " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541663526641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sync:sync1\|update~2 " "Destination node sync:sync1\|update~2" {  } { { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541663526641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sync:sync1\|B~4 " "Destination node sync:sync1\|B~4" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541663526641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sync:sync1\|G~2 " "Destination node sync:sync1\|G~2" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541663526641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sync:sync1\|Selector67~0 " "Destination node sync:sync1\|Selector67~0" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 377 -1 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541663526641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sync:sync1\|Selector67~1 " "Destination node sync:sync1\|Selector67~1" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 377 -1 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541663526641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sync:sync1\|Selector64~0 " "Destination node sync:sync1\|Selector64~0" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 377 -1 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541663526641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sync:sync1\|B~5 " "Destination node sync:sync1\|B~5" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541663526641 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1541663526641 ""}  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541663526641 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sync:sync1\|PS.ACC  " "Automatically promoted node sync:sync1\|PS.ACC " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541663526644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sync:sync1\|Selector11~0 " "Destination node sync:sync1\|Selector11~0" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541663526644 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1541663526644 ""}  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541663526644 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1541663527672 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541663527673 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541663527674 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541663527675 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541663527677 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1541663527678 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1541663527678 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1541663527679 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1541663527733 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1541663527733 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1541663527733 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_VGA:VGAPLL\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 clk\[0\] ClockOut~output " "PLL \"PLL_VGA:VGAPLL\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"ClockOut~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_vga_altpll.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/db/pll_vga_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL_VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/PLL_VGA.vhd" 133 0 0 } } { "VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/VGA.vhd" 55 0 0 } } { "VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/VGA.vhd" 15 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1541663527851 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541663527905 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1541663528067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1541663532717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541663532997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1541663533096 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1541663534103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541663534104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1541663534969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1541663537144 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1541663537144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1541663537466 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1541663537466 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1541663537466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541663537467 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1541663538138 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541663538168 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541663539378 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541663539378 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541663540295 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541663541194 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 MAX 10 " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/VGA.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541663541563 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/VGA.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541663541563 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/VGA.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541663541563 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/VGA.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541663541563 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/VGA.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541663541563 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1541663541563 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/VGA.fit.smsg " "Generated suppressed messages file G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1541663541814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5189 " "Peak virtual memory: 5189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541663545164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 08 00:52:25 2018 " "Processing ended: Thu Nov 08 00:52:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541663545164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541663545164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541663545164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1541663545164 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1541663547701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541663547844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 00:52:27 2018 " "Processing started: Thu Nov 08 00:52:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541663547844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1541663547844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1541663547845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1541663549163 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1541663552182 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1541663552770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541663555376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 08 00:52:35 2018 " "Processing ended: Thu Nov 08 00:52:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541663555376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541663555376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541663555376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1541663555376 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1541663556478 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1541663558489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541663558507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 00:52:37 2018 " "Processing started: Thu Nov 08 00:52:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541663558507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1541663558507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA -c VGA " "Command: quartus_sta VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1541663558507 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1541663558809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1541663560502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Timing Analyzer" 0 -1 1541663560502 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541663560591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541663560592 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "40 " "The Timing Analyzer is analyzing 40 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1541663561285 ""}
{ "Info" "ISTA_SDC_FOUND" "VGA.sdc " "Reading SDC File: 'VGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1541663561840 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGAPLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{VGAPLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1541663561895 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1541663561895 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1541663561896 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sync:sync1\|pvs.vData " "Node: sync:sync1\|pvs.vData was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sync:sync1\|npixelCount2\[12\] sync:sync1\|pvs.vData " "Latch sync:sync1\|npixelCount2\[12\] is being clocked by sync:sync1\|pvs.vData" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541663562079 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1541663562079 "|VGA|sync:sync1|pvs.vData"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sync:sync1\|PS.ACC " "Node: sync:sync1\|PS.ACC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sync:sync1\|nflag.ivoryCoast_2284 sync:sync1\|PS.ACC " "Latch sync:sync1\|nflag.ivoryCoast_2284 is being clocked by sync:sync1\|PS.ACC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541663562079 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1541663562079 "|VGA|sync:sync1|PS.ACC"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1541663562083 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1541663562084 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1541663562395 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1541663562459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 31.807 " "Worst-case setup slack is 31.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663562557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663562557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.807               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   31.807               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663562557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541663562557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663562718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663562718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.341               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663562718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541663562718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.204 " "Worst-case recovery slack is 37.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663562801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663562801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.204               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   37.204               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663562801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541663562801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.283 " "Worst-case removal slack is 1.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663563094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663563094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.283               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.283               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663563094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541663563094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.801 " "Worst-case minimum pulse width slack is 9.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663563206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663563206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.801               0.000 MAX10_CLK1_50  " "    9.801               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663563206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663563206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.581               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.581               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663563206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663563206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541663563206 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1541663563349 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1541663563418 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1541663565485 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sync:sync1\|pvs.vData " "Node: sync:sync1\|pvs.vData was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sync:sync1\|npixelCount2\[12\] sync:sync1\|pvs.vData " "Latch sync:sync1\|npixelCount2\[12\] is being clocked by sync:sync1\|pvs.vData" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541663566570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1541663566570 "|VGA|sync:sync1|pvs.vData"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sync:sync1\|PS.ACC " "Node: sync:sync1\|PS.ACC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sync:sync1\|nflag.ivoryCoast_2284 sync:sync1\|PS.ACC " "Latch sync:sync1\|nflag.ivoryCoast_2284 is being clocked by sync:sync1\|PS.ACC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541663566572 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1541663566572 "|VGA|sync:sync1|PS.ACC"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1541663566573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 32.366 " "Worst-case setup slack is 32.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663566812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663566812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.366               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   32.366               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663566812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541663566812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663566885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663566885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.306               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663566885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541663566885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.394 " "Worst-case recovery slack is 37.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663566965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663566965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.394               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   37.394               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663566965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541663566965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.172 " "Worst-case removal slack is 1.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663567121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663567121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.172               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.172               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663567121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541663567121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.736 " "Worst-case minimum pulse width slack is 9.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663567283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663567283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.736               0.000 MAX10_CLK1_50  " "    9.736               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663567283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663567283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.575               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.575               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663567283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663567283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541663567283 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1541663567397 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sync:sync1\|pvs.vData " "Node: sync:sync1\|pvs.vData was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sync:sync1\|npixelCount2\[12\] sync:sync1\|pvs.vData " "Latch sync:sync1\|npixelCount2\[12\] is being clocked by sync:sync1\|pvs.vData" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541663567996 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1541663567996 "|VGA|sync:sync1|pvs.vData"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sync:sync1\|PS.ACC " "Node: sync:sync1\|PS.ACC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sync:sync1\|nflag.ivoryCoast_2284 sync:sync1\|PS.ACC " "Latch sync:sync1\|nflag.ivoryCoast_2284 is being clocked by sync:sync1\|PS.ACC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541663567996 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1541663567996 "|VGA|sync:sync1|PS.ACC"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1541663567997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 36.309 " "Worst-case setup slack is 36.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663568236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663568236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.309               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.309               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663568236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541663568236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663568339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663568339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.148               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663568339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541663568339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 38.641 " "Worst-case recovery slack is 38.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663568457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663568457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.641               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   38.641               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663568457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541663568457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.559 " "Worst-case removal slack is 0.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663568584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663568584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.559               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663568584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541663568584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.523 " "Worst-case minimum pulse width slack is 9.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663568728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663568728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.523               0.000 MAX10_CLK1_50  " "    9.523               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663568728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663568728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.642               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.642               0.000 VGAPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663568728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541663568728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541663568728 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1541663571104 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1541663571105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541663572023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 08 00:52:52 2018 " "Processing ended: Thu Nov 08 00:52:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541663572023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541663572023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541663572023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1541663572023 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus Prime Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1541663574109 ""}
