Analysis & Synthesis report for uart
Sat Apr 13 19:34:02 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for User Entity Instance: uart_tx:comb_986
 17. Parameter Settings for User Entity Instance: uart_tx:comb_986|clk:comb_3
 18. Parameter Settings for User Entity Instance: clk:comb_995
 19. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 20. Signal Tap Logic Analyzer Settings
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Connections to In-System Debugging Instance "auto_signaltap_0"
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 13 19:34:02 2024           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; uart                                            ;
; Top-level Entity Name              ; uart                                            ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 908                                             ;
;     Total combinational functions  ; 673                                             ;
;     Dedicated logic registers      ; 632                                             ;
; Total registers                    ; 632                                             ;
; Total pins                         ; 15                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,536                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; uart               ; uart               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------+-------------+
; uart.v                                                             ; yes             ; User Verilog HDL File                        ; E:/FPGA_FILE/MY_UART/uart.v                                                             ;             ;
; clk.v                                                              ; yes             ; User Verilog HDL File                        ; E:/FPGA_FILE/MY_UART/clk.v                                                              ;             ;
; output_files/uart_tx.v                                             ; yes             ; User Verilog HDL File                        ; E:/FPGA_FILE/MY_UART/output_files/uart_tx.v                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                     ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                   ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                      ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_constant.inc                      ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/dffeea.inc                            ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                         ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd          ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc                          ;             ;
; db/altsyncram_s424.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/altsyncram_s424.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.tdf                          ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/others/maxplus2/memmodes.inc                        ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_hdffe.inc                           ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                   ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.inc                        ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                           ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/muxlut.inc                            ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/bypassff.inc                          ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altshift.inc                          ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                        ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/declut.inc                            ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_compare.inc                       ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                       ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                       ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/cmpconst.inc                          ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.inc                       ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc               ;             ;
; db/cntr_bgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/cntr_bgi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/cntr_egi.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/MY_UART/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_hub.vhd                           ; altera_sld  ;
; db/ip/sld23d5e3ab/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                      ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 908                      ;
;                                             ;                          ;
; Total combinational functions               ; 673                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 281                      ;
;     -- 3 input functions                    ; 137                      ;
;     -- <=2 input functions                  ; 255                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 500                      ;
;     -- arithmetic mode                      ; 173                      ;
;                                             ;                          ;
; Total registers                             ; 632                      ;
;     -- Dedicated logic registers            ; 632                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 15                       ;
; Total memory bits                           ; 1536                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 346                      ;
; Total fan-out                               ; 4258                     ;
; Average fan-out                             ; 3.14                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |uart                                                                                                                                   ; 673 (13)            ; 632 (6)                   ; 1536        ; 0            ; 0       ; 0         ; 15   ; 0            ; |uart                                                                                                                                                                                                                                                                                                                                            ; uart                              ; work         ;
;    |clk:comb_995|                                                                                                                       ; 94 (94)             ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|clk:comb_995                                                                                                                                                                                                                                                                                                                               ; clk                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 129 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 128 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 128 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 128 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 127 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 127 (88)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 329 (2)             ; 415 (24)                  ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 327 (0)             ; 391 (0)                   ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 327 (88)            ; 391 (122)                 ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_s424:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s424:auto_generated                                                                                                                                                 ; altsyncram_s424                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 30 (1)              ; 76 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 24 (0)              ; 60 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 24 (0)              ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 5 (5)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 72 (8)              ; 58 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_bgi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_bgi:auto_generated                                                             ; cntr_bgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |uart_tx:comb_986|                                                                                                                   ; 108 (106)           ; 54 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|uart_tx:comb_986                                                                                                                                                                                                                                                                                                                           ; uart_tx                           ; work         ;
;       |clk:comb_3|                                                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|uart_tx:comb_986|clk:comb_3                                                                                                                                                                                                                                                                                                                ; clk                               ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s424:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; arry[0][1]                              ; Merged with arry[0][0]                 ;
; arry[0][2]                              ; Merged with arry[0][0]                 ;
; arry[0][4]                              ; Merged with arry[0][0]                 ;
; arry[0][7]                              ; Merged with arry[0][0]                 ;
; arry[10][0]                             ; Merged with arry[0][0]                 ;
; arry[10][1]                             ; Merged with arry[0][0]                 ;
; arry[10][3]                             ; Merged with arry[0][0]                 ;
; arry[10][4]                             ; Merged with arry[0][0]                 ;
; arry[10][7]                             ; Merged with arry[0][0]                 ;
; arry[11][0]                             ; Merged with arry[0][0]                 ;
; arry[11][2]                             ; Merged with arry[0][0]                 ;
; arry[11][4]                             ; Merged with arry[0][0]                 ;
; arry[11][5]                             ; Merged with arry[0][0]                 ;
; arry[11][6]                             ; Merged with arry[0][0]                 ;
; arry[11][7]                             ; Merged with arry[0][0]                 ;
; arry[1][1]                              ; Merged with arry[0][0]                 ;
; arry[1][3]                              ; Merged with arry[0][0]                 ;
; arry[1][4]                              ; Merged with arry[0][0]                 ;
; arry[1][7]                              ; Merged with arry[0][0]                 ;
; arry[2][0]                              ; Merged with arry[0][0]                 ;
; arry[2][1]                              ; Merged with arry[0][0]                 ;
; arry[2][4]                              ; Merged with arry[0][0]                 ;
; arry[2][7]                              ; Merged with arry[0][0]                 ;
; arry[3][0]                              ; Merged with arry[0][0]                 ;
; arry[3][1]                              ; Merged with arry[0][0]                 ;
; arry[3][4]                              ; Merged with arry[0][0]                 ;
; arry[3][7]                              ; Merged with arry[0][0]                 ;
; arry[4][4]                              ; Merged with arry[0][0]                 ;
; arry[4][7]                              ; Merged with arry[0][0]                 ;
; arry[5][0]                              ; Merged with arry[0][0]                 ;
; arry[5][1]                              ; Merged with arry[0][0]                 ;
; arry[5][2]                              ; Merged with arry[0][0]                 ;
; arry[5][3]                              ; Merged with arry[0][0]                 ;
; arry[5][4]                              ; Merged with arry[0][0]                 ;
; arry[5][6]                              ; Merged with arry[0][0]                 ;
; arry[5][7]                              ; Merged with arry[0][0]                 ;
; arry[6][3]                              ; Merged with arry[0][0]                 ;
; arry[6][7]                              ; Merged with arry[0][0]                 ;
; arry[7][4]                              ; Merged with arry[0][0]                 ;
; arry[7][7]                              ; Merged with arry[0][0]                 ;
; arry[8][0]                              ; Merged with arry[0][0]                 ;
; arry[8][2]                              ; Merged with arry[0][0]                 ;
; arry[8][3]                              ; Merged with arry[0][0]                 ;
; arry[8][7]                              ; Merged with arry[0][0]                 ;
; arry[9][0]                              ; Merged with arry[0][0]                 ;
; arry[9][1]                              ; Merged with arry[0][0]                 ;
; arry[9][4]                              ; Merged with arry[0][0]                 ;
; arry[9][7]                              ; Merged with arry[0][0]                 ;
; arry[0][5]                              ; Merged with arry[0][3]                 ;
; arry[0][6]                              ; Merged with arry[0][3]                 ;
; arry[10][2]                             ; Merged with arry[0][3]                 ;
; arry[10][5]                             ; Merged with arry[0][3]                 ;
; arry[10][6]                             ; Merged with arry[0][3]                 ;
; arry[11][1]                             ; Merged with arry[0][3]                 ;
; arry[11][3]                             ; Merged with arry[0][3]                 ;
; arry[1][0]                              ; Merged with arry[0][3]                 ;
; arry[1][2]                              ; Merged with arry[0][3]                 ;
; arry[1][5]                              ; Merged with arry[0][3]                 ;
; arry[1][6]                              ; Merged with arry[0][3]                 ;
; arry[2][2]                              ; Merged with arry[0][3]                 ;
; arry[2][3]                              ; Merged with arry[0][3]                 ;
; arry[2][5]                              ; Merged with arry[0][3]                 ;
; arry[2][6]                              ; Merged with arry[0][3]                 ;
; arry[3][2]                              ; Merged with arry[0][3]                 ;
; arry[3][3]                              ; Merged with arry[0][3]                 ;
; arry[3][5]                              ; Merged with arry[0][3]                 ;
; arry[3][6]                              ; Merged with arry[0][3]                 ;
; arry[4][0]                              ; Merged with arry[0][3]                 ;
; arry[4][1]                              ; Merged with arry[0][3]                 ;
; arry[4][2]                              ; Merged with arry[0][3]                 ;
; arry[4][3]                              ; Merged with arry[0][3]                 ;
; arry[4][5]                              ; Merged with arry[0][3]                 ;
; arry[4][6]                              ; Merged with arry[0][3]                 ;
; arry[5][5]                              ; Merged with arry[0][3]                 ;
; arry[6][0]                              ; Merged with arry[0][3]                 ;
; arry[6][1]                              ; Merged with arry[0][3]                 ;
; arry[6][2]                              ; Merged with arry[0][3]                 ;
; arry[6][4]                              ; Merged with arry[0][3]                 ;
; arry[6][5]                              ; Merged with arry[0][3]                 ;
; arry[6][6]                              ; Merged with arry[0][3]                 ;
; arry[7][0]                              ; Merged with arry[0][3]                 ;
; arry[7][1]                              ; Merged with arry[0][3]                 ;
; arry[7][2]                              ; Merged with arry[0][3]                 ;
; arry[7][3]                              ; Merged with arry[0][3]                 ;
; arry[7][5]                              ; Merged with arry[0][3]                 ;
; arry[7][6]                              ; Merged with arry[0][3]                 ;
; arry[8][1]                              ; Merged with arry[0][3]                 ;
; arry[8][4]                              ; Merged with arry[0][3]                 ;
; arry[8][5]                              ; Merged with arry[0][3]                 ;
; arry[8][6]                              ; Merged with arry[0][3]                 ;
; arry[9][2]                              ; Merged with arry[0][3]                 ;
; arry[9][3]                              ; Merged with arry[0][3]                 ;
; arry[9][5]                              ; Merged with arry[0][3]                 ;
; arry[9][6]                              ; Merged with arry[0][3]                 ;
; uart_tx:comb_986|clk:comb_3|div_2[7]    ; Merged with clk:comb_995|div_2[7]      ;
; uart_tx:comb_986|clk:comb_3|div_2[6]    ; Merged with clk:comb_995|div_2[6]      ;
; uart_tx:comb_986|clk:comb_3|div_2[4]    ; Merged with clk:comb_995|div_2[4]      ;
; uart_tx:comb_986|clk:comb_3|div_2[3]    ; Merged with clk:comb_995|div_2[3]      ;
; uart_tx:comb_986|clk:comb_3|div_2[0]    ; Merged with clk:comb_995|div_2[0]      ;
; uart_tx:comb_986|clk:comb_3|div_2[31]   ; Merged with clk:comb_995|div_2[31]     ;
; uart_tx:comb_986|clk:comb_3|div_2[30]   ; Merged with clk:comb_995|div_2[30]     ;
; uart_tx:comb_986|clk:comb_3|div_2[29]   ; Merged with clk:comb_995|div_2[29]     ;
; uart_tx:comb_986|clk:comb_3|div_2[28]   ; Merged with clk:comb_995|div_2[28]     ;
; uart_tx:comb_986|clk:comb_3|div_2[27]   ; Merged with clk:comb_995|div_2[27]     ;
; uart_tx:comb_986|clk:comb_3|div_2[26]   ; Merged with clk:comb_995|div_2[26]     ;
; uart_tx:comb_986|clk:comb_3|div_2[25]   ; Merged with clk:comb_995|div_2[25]     ;
; uart_tx:comb_986|clk:comb_3|div_2[24]   ; Merged with clk:comb_995|div_2[24]     ;
; uart_tx:comb_986|clk:comb_3|div_2[23]   ; Merged with clk:comb_995|div_2[23]     ;
; uart_tx:comb_986|clk:comb_3|div_2[22]   ; Merged with clk:comb_995|div_2[22]     ;
; uart_tx:comb_986|clk:comb_3|div_2[21]   ; Merged with clk:comb_995|div_2[21]     ;
; uart_tx:comb_986|clk:comb_3|div_2[20]   ; Merged with clk:comb_995|div_2[20]     ;
; uart_tx:comb_986|clk:comb_3|div_2[19]   ; Merged with clk:comb_995|div_2[19]     ;
; uart_tx:comb_986|clk:comb_3|div_2[18]   ; Merged with clk:comb_995|div_2[18]     ;
; uart_tx:comb_986|clk:comb_3|div_2[17]   ; Merged with clk:comb_995|div_2[17]     ;
; uart_tx:comb_986|clk:comb_3|div_2[16]   ; Merged with clk:comb_995|div_2[16]     ;
; uart_tx:comb_986|clk:comb_3|div_2[15]   ; Merged with clk:comb_995|div_2[15]     ;
; uart_tx:comb_986|clk:comb_3|div_2[14]   ; Merged with clk:comb_995|div_2[14]     ;
; uart_tx:comb_986|clk:comb_3|div_2[13]   ; Merged with clk:comb_995|div_2[13]     ;
; uart_tx:comb_986|clk:comb_3|div_2[12]   ; Merged with clk:comb_995|div_2[12]     ;
; uart_tx:comb_986|clk:comb_3|div_2[11]   ; Merged with clk:comb_995|div_2[11]     ;
; uart_tx:comb_986|clk:comb_3|div_2[10]   ; Merged with clk:comb_995|div_2[10]     ;
; uart_tx:comb_986|clk:comb_3|div_2[9]    ; Merged with clk:comb_995|div_2[9]      ;
; uart_tx:comb_986|clk:comb_3|div_2[8]    ; Merged with clk:comb_995|div_2[8]      ;
; uart_tx:comb_986|clk:comb_3|div_2[5]    ; Merged with clk:comb_995|div_2[5]      ;
; uart_tx:comb_986|clk:comb_3|div_2[2]    ; Merged with clk:comb_995|div_2[2]      ;
; uart_tx:comb_986|clk:comb_3|div_2[1]    ; Merged with clk:comb_995|div_2[1]      ;
; uart_tx:comb_986|clk:comb_3|div_1[7]    ; Merged with clk:comb_995|div_1[7]      ;
; uart_tx:comb_986|clk:comb_3|div_1[6]    ; Merged with clk:comb_995|div_1[6]      ;
; uart_tx:comb_986|clk:comb_3|div_1[4]    ; Merged with clk:comb_995|div_1[4]      ;
; uart_tx:comb_986|clk:comb_3|div_1[3]    ; Merged with clk:comb_995|div_1[3]      ;
; uart_tx:comb_986|clk:comb_3|div_1[0]    ; Merged with clk:comb_995|div_1[0]      ;
; uart_tx:comb_986|clk:comb_3|div_1[31]   ; Merged with clk:comb_995|div_1[31]     ;
; uart_tx:comb_986|clk:comb_3|div_1[30]   ; Merged with clk:comb_995|div_1[30]     ;
; uart_tx:comb_986|clk:comb_3|div_1[29]   ; Merged with clk:comb_995|div_1[29]     ;
; uart_tx:comb_986|clk:comb_3|div_1[28]   ; Merged with clk:comb_995|div_1[28]     ;
; uart_tx:comb_986|clk:comb_3|div_1[27]   ; Merged with clk:comb_995|div_1[27]     ;
; uart_tx:comb_986|clk:comb_3|div_1[26]   ; Merged with clk:comb_995|div_1[26]     ;
; uart_tx:comb_986|clk:comb_3|div_1[25]   ; Merged with clk:comb_995|div_1[25]     ;
; uart_tx:comb_986|clk:comb_3|div_1[24]   ; Merged with clk:comb_995|div_1[24]     ;
; uart_tx:comb_986|clk:comb_3|div_1[23]   ; Merged with clk:comb_995|div_1[23]     ;
; uart_tx:comb_986|clk:comb_3|div_1[22]   ; Merged with clk:comb_995|div_1[22]     ;
; uart_tx:comb_986|clk:comb_3|div_1[21]   ; Merged with clk:comb_995|div_1[21]     ;
; uart_tx:comb_986|clk:comb_3|div_1[20]   ; Merged with clk:comb_995|div_1[20]     ;
; uart_tx:comb_986|clk:comb_3|div_1[19]   ; Merged with clk:comb_995|div_1[19]     ;
; uart_tx:comb_986|clk:comb_3|div_1[18]   ; Merged with clk:comb_995|div_1[18]     ;
; uart_tx:comb_986|clk:comb_3|div_1[17]   ; Merged with clk:comb_995|div_1[17]     ;
; uart_tx:comb_986|clk:comb_3|div_1[16]   ; Merged with clk:comb_995|div_1[16]     ;
; uart_tx:comb_986|clk:comb_3|div_1[15]   ; Merged with clk:comb_995|div_1[15]     ;
; uart_tx:comb_986|clk:comb_3|div_1[14]   ; Merged with clk:comb_995|div_1[14]     ;
; uart_tx:comb_986|clk:comb_3|div_1[13]   ; Merged with clk:comb_995|div_1[13]     ;
; uart_tx:comb_986|clk:comb_3|div_1[12]   ; Merged with clk:comb_995|div_1[12]     ;
; uart_tx:comb_986|clk:comb_3|div_1[11]   ; Merged with clk:comb_995|div_1[11]     ;
; uart_tx:comb_986|clk:comb_3|div_1[10]   ; Merged with clk:comb_995|div_1[10]     ;
; uart_tx:comb_986|clk:comb_3|div_1[9]    ; Merged with clk:comb_995|div_1[9]      ;
; uart_tx:comb_986|clk:comb_3|div_1[8]    ; Merged with clk:comb_995|div_1[8]      ;
; uart_tx:comb_986|clk:comb_3|div_1[5]    ; Merged with clk:comb_995|div_1[5]      ;
; uart_tx:comb_986|clk:comb_3|div_1[2]    ; Merged with clk:comb_995|div_1[2]      ;
; uart_tx:comb_986|clk:comb_3|div_1[1]    ; Merged with clk:comb_995|div_1[1]      ;
; arr[0][1]                               ; Merged with arr[0][0]                  ;
; arr[0][2]                               ; Merged with arr[0][0]                  ;
; arr[0][4]                               ; Merged with arr[0][0]                  ;
; arr[0][7]                               ; Merged with arr[0][0]                  ;
; arr[10][0]                              ; Merged with arr[0][0]                  ;
; arr[10][1]                              ; Merged with arr[0][0]                  ;
; arr[10][3]                              ; Merged with arr[0][0]                  ;
; arr[10][4]                              ; Merged with arr[0][0]                  ;
; arr[10][7]                              ; Merged with arr[0][0]                  ;
; arr[11][0]                              ; Merged with arr[0][0]                  ;
; arr[11][2]                              ; Merged with arr[0][0]                  ;
; arr[11][4]                              ; Merged with arr[0][0]                  ;
; arr[11][5]                              ; Merged with arr[0][0]                  ;
; arr[11][6]                              ; Merged with arr[0][0]                  ;
; arr[11][7]                              ; Merged with arr[0][0]                  ;
; arr[1][1]                               ; Merged with arr[0][0]                  ;
; arr[1][3]                               ; Merged with arr[0][0]                  ;
; arr[1][4]                               ; Merged with arr[0][0]                  ;
; arr[1][7]                               ; Merged with arr[0][0]                  ;
; arr[2][0]                               ; Merged with arr[0][0]                  ;
; arr[2][1]                               ; Merged with arr[0][0]                  ;
; arr[2][4]                               ; Merged with arr[0][0]                  ;
; arr[2][7]                               ; Merged with arr[0][0]                  ;
; arr[3][0]                               ; Merged with arr[0][0]                  ;
; arr[3][1]                               ; Merged with arr[0][0]                  ;
; arr[3][4]                               ; Merged with arr[0][0]                  ;
; arr[3][7]                               ; Merged with arr[0][0]                  ;
; arr[4][4]                               ; Merged with arr[0][0]                  ;
; arr[4][7]                               ; Merged with arr[0][0]                  ;
; arr[5][0]                               ; Merged with arr[0][0]                  ;
; arr[5][1]                               ; Merged with arr[0][0]                  ;
; arr[5][2]                               ; Merged with arr[0][0]                  ;
; arr[5][3]                               ; Merged with arr[0][0]                  ;
; arr[5][4]                               ; Merged with arr[0][0]                  ;
; arr[5][6]                               ; Merged with arr[0][0]                  ;
; arr[5][7]                               ; Merged with arr[0][0]                  ;
; arr[6][3]                               ; Merged with arr[0][0]                  ;
; arr[6][7]                               ; Merged with arr[0][0]                  ;
; arr[7][4]                               ; Merged with arr[0][0]                  ;
; arr[7][7]                               ; Merged with arr[0][0]                  ;
; arr[8][0]                               ; Merged with arr[0][0]                  ;
; arr[8][2]                               ; Merged with arr[0][0]                  ;
; arr[8][3]                               ; Merged with arr[0][0]                  ;
; arr[8][7]                               ; Merged with arr[0][0]                  ;
; arr[9][0]                               ; Merged with arr[0][0]                  ;
; arr[9][1]                               ; Merged with arr[0][0]                  ;
; arr[9][4]                               ; Merged with arr[0][0]                  ;
; arr[9][7]                               ; Merged with arr[0][0]                  ;
; arry[12][1]                             ; Merged with arry[12][0]                ;
; arry[12][2]                             ; Merged with arry[12][0]                ;
; arry[12][3]                             ; Merged with arry[12][0]                ;
; arry[12][4]                             ; Merged with arry[12][0]                ;
; arry[12][5]                             ; Merged with arry[12][0]                ;
; arry[12][6]                             ; Merged with arry[12][0]                ;
; arry[12][7]                             ; Merged with arry[12][0]                ;
; arry[13][0]                             ; Merged with arry[12][0]                ;
; arry[13][1]                             ; Merged with arry[12][0]                ;
; arry[13][2]                             ; Merged with arry[12][0]                ;
; arry[13][3]                             ; Merged with arry[12][0]                ;
; arry[13][4]                             ; Merged with arry[12][0]                ;
; arry[13][5]                             ; Merged with arry[12][0]                ;
; arry[13][6]                             ; Merged with arry[12][0]                ;
; arry[13][7]                             ; Merged with arry[12][0]                ;
; arry[14][0]                             ; Merged with arry[12][0]                ;
; arry[14][1]                             ; Merged with arry[12][0]                ;
; arry[14][2]                             ; Merged with arry[12][0]                ;
; arry[14][3]                             ; Merged with arry[12][0]                ;
; arry[14][4]                             ; Merged with arry[12][0]                ;
; arry[14][5]                             ; Merged with arry[12][0]                ;
; arry[14][6]                             ; Merged with arry[12][0]                ;
; arry[14][7]                             ; Merged with arry[12][0]                ;
; arry[15][0]                             ; Merged with arry[12][0]                ;
; arry[15][1]                             ; Merged with arry[12][0]                ;
; arry[15][2]                             ; Merged with arry[12][0]                ;
; arry[15][3]                             ; Merged with arry[12][0]                ;
; arry[15][4]                             ; Merged with arry[12][0]                ;
; arry[15][5]                             ; Merged with arry[12][0]                ;
; arry[15][6]                             ; Merged with arry[12][0]                ;
; arry[15][7]                             ; Merged with arry[12][0]                ;
; arr[0][5]                               ; Merged with arr[0][3]                  ;
; arr[0][6]                               ; Merged with arr[0][3]                  ;
; arr[10][2]                              ; Merged with arr[0][3]                  ;
; arr[10][5]                              ; Merged with arr[0][3]                  ;
; arr[10][6]                              ; Merged with arr[0][3]                  ;
; arr[11][1]                              ; Merged with arr[0][3]                  ;
; arr[11][3]                              ; Merged with arr[0][3]                  ;
; arr[1][0]                               ; Merged with arr[0][3]                  ;
; arr[1][2]                               ; Merged with arr[0][3]                  ;
; arr[1][5]                               ; Merged with arr[0][3]                  ;
; arr[1][6]                               ; Merged with arr[0][3]                  ;
; arr[2][2]                               ; Merged with arr[0][3]                  ;
; arr[2][3]                               ; Merged with arr[0][3]                  ;
; arr[2][5]                               ; Merged with arr[0][3]                  ;
; arr[2][6]                               ; Merged with arr[0][3]                  ;
; arr[3][2]                               ; Merged with arr[0][3]                  ;
; arr[3][3]                               ; Merged with arr[0][3]                  ;
; arr[3][5]                               ; Merged with arr[0][3]                  ;
; arr[3][6]                               ; Merged with arr[0][3]                  ;
; arr[4][0]                               ; Merged with arr[0][3]                  ;
; arr[4][1]                               ; Merged with arr[0][3]                  ;
; arr[4][2]                               ; Merged with arr[0][3]                  ;
; arr[4][3]                               ; Merged with arr[0][3]                  ;
; arr[4][5]                               ; Merged with arr[0][3]                  ;
; arr[4][6]                               ; Merged with arr[0][3]                  ;
; arr[5][5]                               ; Merged with arr[0][3]                  ;
; arr[6][0]                               ; Merged with arr[0][3]                  ;
; arr[6][1]                               ; Merged with arr[0][3]                  ;
; arr[6][2]                               ; Merged with arr[0][3]                  ;
; arr[6][4]                               ; Merged with arr[0][3]                  ;
; arr[6][5]                               ; Merged with arr[0][3]                  ;
; arr[6][6]                               ; Merged with arr[0][3]                  ;
; arr[7][0]                               ; Merged with arr[0][3]                  ;
; arr[7][1]                               ; Merged with arr[0][3]                  ;
; arr[7][2]                               ; Merged with arr[0][3]                  ;
; arr[7][3]                               ; Merged with arr[0][3]                  ;
; arr[7][5]                               ; Merged with arr[0][3]                  ;
; arr[7][6]                               ; Merged with arr[0][3]                  ;
; arr[8][1]                               ; Merged with arr[0][3]                  ;
; arr[8][4]                               ; Merged with arr[0][3]                  ;
; arr[8][5]                               ; Merged with arr[0][3]                  ;
; arr[8][6]                               ; Merged with arr[0][3]                  ;
; arr[9][2]                               ; Merged with arr[0][3]                  ;
; arr[9][3]                               ; Merged with arr[0][3]                  ;
; arr[9][5]                               ; Merged with arr[0][3]                  ;
; arr[9][6]                               ; Merged with arr[0][3]                  ;
; arr[12][1]                              ; Merged with arr[12][0]                 ;
; arr[12][2]                              ; Merged with arr[12][0]                 ;
; arr[12][3]                              ; Merged with arr[12][0]                 ;
; arr[12][4]                              ; Merged with arr[12][0]                 ;
; arr[12][5]                              ; Merged with arr[12][0]                 ;
; arr[12][6]                              ; Merged with arr[12][0]                 ;
; arr[12][7]                              ; Merged with arr[12][0]                 ;
; arr[13][0]                              ; Merged with arr[12][0]                 ;
; arr[13][1]                              ; Merged with arr[12][0]                 ;
; arr[13][2]                              ; Merged with arr[12][0]                 ;
; arr[13][3]                              ; Merged with arr[12][0]                 ;
; arr[13][4]                              ; Merged with arr[12][0]                 ;
; arr[13][5]                              ; Merged with arr[12][0]                 ;
; arr[13][6]                              ; Merged with arr[12][0]                 ;
; arr[13][7]                              ; Merged with arr[12][0]                 ;
; arr[14][0]                              ; Merged with arr[12][0]                 ;
; arr[14][1]                              ; Merged with arr[12][0]                 ;
; arr[14][2]                              ; Merged with arr[12][0]                 ;
; arr[14][3]                              ; Merged with arr[12][0]                 ;
; arr[14][4]                              ; Merged with arr[12][0]                 ;
; arr[14][5]                              ; Merged with arr[12][0]                 ;
; arr[14][6]                              ; Merged with arr[12][0]                 ;
; arr[14][7]                              ; Merged with arr[12][0]                 ;
; arr[15][0]                              ; Merged with arr[12][0]                 ;
; arr[15][1]                              ; Merged with arr[12][0]                 ;
; arr[15][2]                              ; Merged with arr[12][0]                 ;
; arr[15][3]                              ; Merged with arr[12][0]                 ;
; arr[15][4]                              ; Merged with arr[12][0]                 ;
; arr[15][5]                              ; Merged with arr[12][0]                 ;
; arr[15][6]                              ; Merged with arr[12][0]                 ;
; arr[15][7]                              ; Merged with arr[12][0]                 ;
; arry[12][0]                             ; Stuck at GND due to stuck port data_in ;
; arr[12][0]                              ; Stuck at GND due to stuck port data_in ;
; arr[0][0]                               ; Stuck at GND due to stuck port data_in ;
; arry[0][0]                              ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 318 ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; arry[12][0]   ; Stuck at GND              ; arr[12][0]                             ;
;               ; due to stuck port data_in ;                                        ;
; arr[0][0]     ; Stuck at GND              ; arry[0][0]                             ;
;               ; due to stuck port data_in ;                                        ;
+---------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 632   ;
; Number of registers using Synchronous Clear  ; 120   ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 177   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 322   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; uart_tx:comb_986|uart_tx_data                                                                                                                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 11                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |uart|clk:comb_995|div_2[25]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |uart|clk:comb_995|div_1[17]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |uart|uart_tx:comb_986|clk:comb_3|clk_2 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |uart|clk:comb_995|clk_1                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |uart|arry[0][0]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |uart|uart_tx:comb_986|delay_cnt[31]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:comb_986 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; dalay_fance    ; 2000  ; Signed Integer                       ;
; all_bit_num    ; 10    ; Signed Integer                       ;
; txd_bit_num    ; 8     ; Signed Integer                       ;
; stop_bit       ; 1     ; Signed Integer                       ;
; start_bit      ; 0     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:comb_986|clk:comb_3 ;
+----------------+--------+------------------------------------------------+
; Parameter Name ; Value  ; Type                                           ;
+----------------+--------+------------------------------------------------+
; Baud_rate      ; 115200 ; Signed Integer                                 ;
; Fdc            ; 434    ; Signed Integer                                 ;
+----------------+--------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk:comb_995 ;
+----------------+--------+---------------------------------+
; Parameter Name ; Value  ; Type                            ;
+----------------+--------+---------------------------------+
; Baud_rate      ; 115200 ; Signed Integer                  ;
; Fdc            ; 434    ; Signed Integer                  ;
+----------------+--------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                              ;
+-------------------------------------------------+-----------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                     ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                             ; String         ;
; sld_node_info                                   ; 805334528                                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                         ; Signed Integer ;
; sld_data_bits                                   ; 12                                                        ; Untyped        ;
; sld_trigger_bits                                ; 12                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                         ; Untyped        ;
; sld_sample_depth                                ; 128                                                       ; Untyped        ;
; sld_segment_size                                ; 128                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                      ; String         ;
; sld_inversion_mask_length                       ; 57                                                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 12                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                         ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 12                  ; 12               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 15                          ;
; cycloneiii_ff         ; 126                         ;
;     ENA               ; 10                          ;
;     ENA SCLR          ; 8                           ;
;     SCLR              ; 64                          ;
;     SLD               ; 3                           ;
;     plain             ; 41                          ;
; cycloneiii_lcell_comb ; 215                         ;
;     arith             ; 100                         ;
;         2 data inputs ; 100                         ;
;     normal            ; 115                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 87                          ;
;                       ;                             ;
; Max LUT depth         ; 5.10                        ;
; Average LUT depth     ; 3.78                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                            ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                       ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------+---------+
; RST_clk              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RST_clk                                 ; N/A     ;
; clk_out              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                    ; N/A     ;
; clk_out              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                    ; N/A     ;
; out[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                    ; N/A     ;
; out[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                    ; N/A     ;
; out[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                    ; N/A     ;
; out[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                    ; N/A     ;
; out[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                    ; N/A     ;
; out[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                    ; N/A     ;
; out[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arry[0][3]                              ; N/A     ;
; out[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arry[0][3]                              ; N/A     ;
; out[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                    ; N/A     ;
; out[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                    ; N/A     ;
; out[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arry[0][3]                              ; N/A     ;
; out[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arry[0][3]                              ; N/A     ;
; out[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arry[0][3]                              ; N/A     ;
; out[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arry[0][3]                              ; N/A     ;
; out[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                    ; N/A     ;
; out[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                    ; N/A     ;
; uart_busy            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:comb_986|uart_busy              ; N/A     ;
; uart_busy            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:comb_986|uart_busy              ; N/A     ;
; uart_clk_tx          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk:comb_995|clk_out                    ; N/A     ;
; uart_clk_tx          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk:comb_995|clk_out                    ; N/A     ;
; uart_tx_data         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:comb_986|uart_tx_data~_wirecell ; N/A     ;
; uart_tx_data         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:comb_986|uart_tx_data~_wirecell ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sat Apr 13 19:32:33 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12248): Elaborating Platform Designer system entity "SPI.qsys"
Info (12250): 2024.04.13.19:32:53 Progress: Loading MY_UART/SPI.qsys
Info (12250): 2024.04.13.19:32:56 Progress: Reading input file
Info (12250): 2024.04.13.19:32:56 Progress: Adding clk_0 [clock_source 18.0]
Info (12250): 2024.04.13.19:32:57 Progress: Parameterizing module clk_0
Info (12250): 2024.04.13.19:32:57 Progress: Adding spislave_0 [spislave 18.0]
Info (12250): 2024.04.13.19:32:59 Progress: Parameterizing module spislave_0
Info (12250): 2024.04.13.19:32:59 Progress: Building connections
Info (12250): 2024.04.13.19:32:59 Progress: Parameterizing connections
Info (12250): 2024.04.13.19:32:59 Progress: Validating
Info (12250): 2024.04.13.19:32:59 Progress: Done reading input file
Info (12250): SPI: Generating SPI "SPI" for QUARTUS_SYNTH
Info (12250): Spislave_0: "SPI" instantiated spislave "spislave_0"
Info (12250): Rst_controller: "SPI" instantiated altera_reset_controller "rst_controller"
Info (12250): SPI: Done "SPI" with 3 modules, 5 files
Info (12249): Finished elaborating Platform Designer system entity "SPI.qsys"
Info (12248): Elaborating Platform Designer system entity "unnamed.qsys"
Info (12250): 2024.04.13.19:33:14 Progress: Loading MY_UART/unnamed.qsys
Info (12250): 2024.04.13.19:33:17 Progress: Reading input file
Info (12250): 2024.04.13.19:33:17 Progress: Adding clk_0 [clock_source 18.0]
Info (12250): 2024.04.13.19:33:18 Progress: Parameterizing module clk_0
Info (12250): 2024.04.13.19:33:18 Progress: Adding rs232_0 [altera_up_avalon_rs232 17.1]
Info (12250): 2024.04.13.19:33:18 Progress: Parameterizing module rs232_0
Info (12250): 2024.04.13.19:33:18 Progress: Building connections
Info (12250): 2024.04.13.19:33:18 Progress: Parameterizing connections
Info (12250): 2024.04.13.19:33:18 Progress: Validating
Info (12250): 2024.04.13.19:33:19 Progress: Done reading input file
Info (12250): Unnamed: Generating unnamed "unnamed" for QUARTUS_SYNTH
Info (12250): Rs232_0: Starting Generation of RS232 UART
Info (12250): Rs232_0: "unnamed" instantiated altera_up_avalon_rs232 "rs232_0"
Info (12250): Rst_controller: "unnamed" instantiated altera_reset_controller "rst_controller"
Info (12250): Unnamed: Done "unnamed" with 3 modules, 9 files
Info (12249): Finished elaborating Platform Designer system entity "unnamed.qsys"
Info (12021): Found 0 design units, including 0 entities, in source file output_files/ip_uart.v
Info (12021): Found 1 design units, including 1 entities, in source file uart.v
    Info (12023): Found entity 1: uart File: E:/FPGA_FILE/MY_UART/uart.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk.v
    Info (12023): Found entity 1: clk File: E:/FPGA_FILE/MY_UART/clk.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file output_files/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: E:/FPGA_FILE/MY_UART/output_files/uart_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: E:/FPGA_FILE/MY_UART/output_files/uart_rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/spi.v
    Info (12023): Found entity 1: SPI_tx File: E:/FPGA_FILE/MY_UART/output_files/SPI.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/spi/spi.v
    Info (12023): Found entity 1: SPI File: E:/FPGA_FILE/MY_UART/db/ip/spi/spi.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/spi/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/spi/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 6 design units, including 6 entities, in source file db/ip/spi/submodules/spiphyslave.v
    Info (12023): Found entity 1: SPIPhy File: E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/spiphyslave.v Line: 59
    Info (12023): Found entity 2: MOSIctl File: E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/spiphyslave.v Line: 267
    Info (12023): Found entity 3: MISOctl File: E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/spiphyslave.v Line: 482
    Info (12023): Found entity 4: spi_phy_internal_altera_avalon_st_idle_remover File: E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/spiphyslave.v Line: 625
    Info (12023): Found entity 5: spi_phy_internal_altera_avalon_st_idle_inserter File: E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/spiphyslave.v Line: 688
    Info (12023): Found entity 6: single_output_pipeline_stage File: E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/spiphyslave.v Line: 751
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/unnamed/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: E:/FPGA_FILE/MY_UART/db/ip/unnamed/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/unnamed/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: E:/FPGA_FILE/MY_UART/db/ip/unnamed/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/unnamed/submodules/altera_up_rs232_counters.v
    Info (12023): Found entity 1: altera_up_rs232_counters File: E:/FPGA_FILE/MY_UART/db/ip/unnamed/submodules/altera_up_rs232_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/unnamed/submodules/altera_up_rs232_in_deserializer.v
    Info (12023): Found entity 1: altera_up_rs232_in_deserializer File: E:/FPGA_FILE/MY_UART/db/ip/unnamed/submodules/altera_up_rs232_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/unnamed/submodules/altera_up_rs232_out_serializer.v
    Info (12023): Found entity 1: altera_up_rs232_out_serializer File: E:/FPGA_FILE/MY_UART/db/ip/unnamed/submodules/altera_up_rs232_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/unnamed/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: E:/FPGA_FILE/MY_UART/db/ip/unnamed/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/unnamed/submodules/unnamed_rs232_0.v
    Info (12023): Found entity 1: unnamed_rs232_0 File: E:/FPGA_FILE/MY_UART/db/ip/unnamed/submodules/unnamed_rs232_0.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/unnamed/unnamed.v
    Info (12023): Found entity 1: unnamed File: E:/FPGA_FILE/MY_UART/db/ip/unnamed/unnamed.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at uart_rx.v(27): created implicit net for "uart_clk_rx" File: E:/FPGA_FILE/MY_UART/output_files/uart_rx.v Line: 27
Critical Warning (10846): Verilog HDL Instantiation warning at uart_tx.v(25): instance has no name File: E:/FPGA_FILE/MY_UART/output_files/uart_tx.v Line: 25
Critical Warning (10846): Verilog HDL Instantiation warning at uart.v(62): instance has no name File: E:/FPGA_FILE/MY_UART/uart.v Line: 62
Critical Warning (10846): Verilog HDL Instantiation warning at uart.v(69): instance has no name File: E:/FPGA_FILE/MY_UART/uart.v Line: 69
Critical Warning (10846): Verilog HDL Instantiation warning at uart_rx.v(28): instance has no name File: E:/FPGA_FILE/MY_UART/output_files/uart_rx.v Line: 28
Critical Warning (10846): Verilog HDL Instantiation warning at SPI.v(23): instance has no name File: E:/FPGA_FILE/MY_UART/output_files/SPI.v Line: 23
Info (12127): Elaborating entity "uart" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at uart.v(37): truncated value with size 32 to match size of target (8) File: E:/FPGA_FILE/MY_UART/uart.v Line: 37
Warning (10230): Verilog HDL assignment warning at uart.v(47): truncated value with size 32 to match size of target (8) File: E:/FPGA_FILE/MY_UART/uart.v Line: 47
Warning (10034): Output port "clk_out" at uart.v(7) has no driver File: E:/FPGA_FILE/MY_UART/uart.v Line: 7
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:comb_986" File: E:/FPGA_FILE/MY_UART/uart.v Line: 62
Warning (10230): Verilog HDL assignment warning at uart_tx.v(39): truncated value with size 32 to match size of target (1) File: E:/FPGA_FILE/MY_UART/output_files/uart_tx.v Line: 39
Warning (10230): Verilog HDL assignment warning at uart_tx.v(41): truncated value with size 32 to match size of target (1) File: E:/FPGA_FILE/MY_UART/output_files/uart_tx.v Line: 41
Warning (10230): Verilog HDL assignment warning at uart_tx.v(45): truncated value with size 32 to match size of target (1) File: E:/FPGA_FILE/MY_UART/output_files/uart_tx.v Line: 45
Warning (10230): Verilog HDL assignment warning at uart_tx.v(47): truncated value with size 32 to match size of target (1) File: E:/FPGA_FILE/MY_UART/output_files/uart_tx.v Line: 47
Warning (10230): Verilog HDL assignment warning at uart_tx.v(59): truncated value with size 32 to match size of target (8) File: E:/FPGA_FILE/MY_UART/output_files/uart_tx.v Line: 59
Info (12128): Elaborating entity "clk" for hierarchy "uart_tx:comb_986|clk:comb_3" File: E:/FPGA_FILE/MY_UART/output_files/uart_tx.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s424.tdf
    Info (12023): Found entity 1: altsyncram_s424 File: E:/FPGA_FILE/MY_UART/db/altsyncram_s424.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: E:/FPGA_FILE/MY_UART/db/mux_ssc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: E:/FPGA_FILE/MY_UART/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bgi.tdf
    Info (12023): Found entity 1: cntr_bgi File: E:/FPGA_FILE/MY_UART/db/cntr_bgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: E:/FPGA_FILE/MY_UART/db/cmpr_qgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: E:/FPGA_FILE/MY_UART/db/cntr_i6j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: E:/FPGA_FILE/MY_UART/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: E:/FPGA_FILE/MY_UART/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: E:/FPGA_FILE/MY_UART/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.04.13.19:33:37 Progress: Loading sld23d5e3ab/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/FPGA_FILE/MY_UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "clk_out" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 7
    Warning (13410): Pin "out[0]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 8
    Warning (13410): Pin "out[1]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 8
    Warning (13410): Pin "out[2]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 8
    Warning (13410): Pin "out[4]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 8
    Warning (13410): Pin "out[7]" is stuck at GND File: E:/FPGA_FILE/MY_UART/uart.v Line: 8
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (20013): Ignored 19 assignments for entity "SPI" -- entity does not exist in design
Warning (20013): Ignored 13 assignments for entity "SPIPhy" -- entity does not exist in design
Warning (20013): Ignored 70 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "unnamed" -- entity does not exist in design
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 57 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 961 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 929 logic cells
    Info (21064): Implemented 12 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 4901 megabytes
    Info: Processing ended: Sat Apr 13 19:34:02 2024
    Info: Elapsed time: 00:01:29
    Info: Total CPU time (on all processors): 00:00:20


