{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480479837090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480479837095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 23:23:56 2016 " "Processing started: Tue Nov 29 23:23:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480479837095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479837095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479837096 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480479837621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480479837621 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/258/final project/vga_adapter/vga_pll.v " "Can't analyze file -- file F:/258/final project/vga_adapter/vga_pll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480479849461 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/258/final project/vga_adapter/vga_controller.v " "Can't analyze file -- file F:/258/final project/vga_adapter/vga_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480479849461 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/258/final project/vga_adapter/vga_address_translator.v " "Can't analyze file -- file F:/258/final project/vga_adapter/vga_address_translator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480479849461 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/258/final project/vga_adapter/vga_adapter.v " "Can't analyze file -- file F:/258/final project/vga_adapter/vga_adapter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480479849461 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/258/final project/enemy.v " "Can't analyze file -- file F:/258/final project/enemy.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480479849461 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/258/final project/counter.v " "Can't analyze file -- file F:/258/final project/counter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480479849462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_enemy START_ENEMY finalproject.v(82) " "Verilog HDL Declaration information at finalproject.v(82): object \"start_enemy\" differs only in case from object \"START_ENEMY\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479849482 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_enemy DRAW_ENEMY finalproject.v(83) " "Verilog HDL Declaration information at finalproject.v(83): object \"draw_enemy\" differs only in case from object \"DRAW_ENEMY\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479849483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_counter START_COUNTER finalproject.v(81) " "Verilog HDL Declaration information at finalproject.v(81): object \"start_counter\" differs only in case from object \"START_COUNTER\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479849483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_counter DRAW_COUNTER finalproject.v(85) " "Verilog HDL Declaration information at finalproject.v(85): object \"draw_counter\" differs only in case from object \"DRAW_COUNTER\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479849483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "increase INCREASE finalproject.v(482) " "Verilog HDL Declaration information at finalproject.v(482): object \"increase\" differs only in case from object \"INCREASE\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 482 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479849485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase0 ERASE0 finalproject.v(489) " "Verilog HDL Declaration information at finalproject.v(489): object \"erase0\" differs only in case from object \"ERASE0\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 489 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479849485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase1 ERASE1 finalproject.v(490) " "Verilog HDL Declaration information at finalproject.v(490): object \"erase1\" differs only in case from object \"ERASE1\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 490 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479849485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase2 ERASE2 finalproject.v(491) " "Verilog HDL Declaration information at finalproject.v(491): object \"erase2\" differs only in case from object \"ERASE2\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 491 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479849485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw0 DRAW0 finalproject.v(486) " "Verilog HDL Declaration information at finalproject.v(486): object \"draw0\" differs only in case from object \"DRAW0\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 486 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479849485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw1 DRAW1 finalproject.v(487) " "Verilog HDL Declaration information at finalproject.v(487): object \"draw1\" differs only in case from object \"DRAW1\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 487 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479849485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw2 DRAW2 finalproject.v(488) " "Verilog HDL Declaration information at finalproject.v(488): object \"draw2\" differs only in case from object \"DRAW2\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 488 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479849485 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "finalproject.v(842) " "Verilog HDL information at finalproject.v(842): always construct contains both blocking and non-blocking assignments" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 842 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1480479849486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw1 DRAW1 finalproject.v(804) " "Verilog HDL Declaration information at finalproject.v(804): object \"draw1\" differs only in case from object \"DRAW1\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 804 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479849486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw2 DRAW2 finalproject.v(805) " "Verilog HDL Declaration information at finalproject.v(805): object \"draw2\" differs only in case from object \"DRAW2\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 805 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479849486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "edeath EDEATH finalproject.v(814) " "Verilog HDL Declaration information at finalproject.v(814): object \"edeath\" differs only in case from object \"EDEATH\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 814 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479849486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase2 ERASE2 finalproject.v(810) " "Verilog HDL Declaration information at finalproject.v(810): object \"erase2\" differs only in case from object \"ERASE2\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 810 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479849486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw3 DRAW3 finalproject.v(806) " "Verilog HDL Declaration information at finalproject.v(806): object \"draw3\" differs only in case from object \"DRAW3\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 806 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479849486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase3 ERASE3 finalproject.v(811) " "Verilog HDL Declaration information at finalproject.v(811): object \"erase3\" differs only in case from object \"ERASE3\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 811 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479849486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw4 DRAW4 finalproject.v(807) " "Verilog HDL Declaration information at finalproject.v(807): object \"draw4\" differs only in case from object \"DRAW4\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 807 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479849486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase4 ERASE4 finalproject.v(812) " "Verilog HDL Declaration information at finalproject.v(812): object \"erase4\" differs only in case from object \"ERASE4\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 812 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479849487 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw5 DRAW5 finalproject.v(808) " "Verilog HDL Declaration information at finalproject.v(808): object \"draw5\" differs only in case from object \"DRAW5\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 808 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479849487 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase5 ERASE5 finalproject.v(813) " "Verilog HDL Declaration information at finalproject.v(813): object \"erase5\" differs only in case from object \"ERASE5\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 813 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479849487 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 finalproject.v(1039) " "Verilog HDL Expression warning at finalproject.v(1039): truncated literal to match 7 bits" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1039 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1480479849487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 12 12 " "Found 12 design units, including 12 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject " "Found entity 1: finalproject" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479849493 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSM " "Found entity 2: FSM" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479849493 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath2 " "Found entity 3: datapath2" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479849493 ""} { "Info" "ISGN_ENTITY_NAME" "4 ram160x18 " "Found entity 4: ram160x18" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479849493 ""} { "Info" "ISGN_ENTITY_NAME" "5 ram90x18 " "Found entity 5: ram90x18" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479849493 ""} { "Info" "ISGN_ENTITY_NAME" "6 counter " "Found entity 6: counter" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479849493 ""} { "Info" "ISGN_ENTITY_NAME" "7 control1 " "Found entity 7: control1" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479849493 ""} { "Info" "ISGN_ENTITY_NAME" "8 datapath1 " "Found entity 8: datapath1" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 579 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479849493 ""} { "Info" "ISGN_ENTITY_NAME" "9 dec_decoder " "Found entity 9: dec_decoder" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 668 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479849493 ""} { "Info" "ISGN_ENTITY_NAME" "10 laserenemiesv2 " "Found entity 10: laserenemiesv2" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479849493 ""} { "Info" "ISGN_ENTITY_NAME" "11 control " "Found entity 11: control" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479849493 ""} { "Info" "ISGN_ENTITY_NAME" "12 datapath " "Found entity 12: datapath" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 983 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479849493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalproject " "Elaborating entity \"finalproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480479849564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:f0 " "Elaborating entity \"FSM\" for hierarchy \"FSM:f0\"" {  } { { "finalproject.v" "f0" { Text "E:/csc258/finalproject/finalproject.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479849614 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "finalproject.v(108) " "Verilog HDL Case Statement warning at finalproject.v(108): incomplete case statement has no default case item" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 108 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480479849616 "|finalproject|FSM:f0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "finalproject.v(108) " "Verilog HDL Case Statement information at finalproject.v(108): all case item expressions in this case statement are onehot" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 108 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480479849616 "|finalproject|FSM:f0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath2 datapath2:d0 " "Elaborating entity \"datapath2\" for hierarchy \"datapath2:d0\"" {  } { { "finalproject.v" "d0" { Text "E:/csc258/finalproject/finalproject.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479849625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(189) " "Verilog HDL assignment warning at finalproject.v(189): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849626 "|finalproject|datapath2:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(200) " "Verilog HDL assignment warning at finalproject.v(200): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849626 "|finalproject|datapath2:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(215) " "Verilog HDL assignment warning at finalproject.v(215): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849626 "|finalproject|datapath2:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(223) " "Verilog HDL assignment warning at finalproject.v(223): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849626 "|finalproject|datapath2:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "laserenemiesv2 datapath2:d0\|laserenemiesv2:e0 " "Elaborating entity \"laserenemiesv2\" for hierarchy \"datapath2:d0\|laserenemiesv2:e0\"" {  } { { "finalproject.v" "e0" { Text "E:/csc258/finalproject/finalproject.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479849639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath2:d0\|laserenemiesv2:e0\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath2:d0\|laserenemiesv2:e0\|datapath:d0\"" {  } { { "finalproject.v" "d0" { Text "E:/csc258/finalproject/finalproject.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479849646 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(1042) " "Verilog HDL assignment warning at finalproject.v(1042): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849648 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(1058) " "Verilog HDL assignment warning at finalproject.v(1058): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849648 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(1063) " "Verilog HDL assignment warning at finalproject.v(1063): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849648 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(1069) " "Verilog HDL assignment warning at finalproject.v(1069): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849649 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(1074) " "Verilog HDL assignment warning at finalproject.v(1074): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849649 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(1080) " "Verilog HDL assignment warning at finalproject.v(1080): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849650 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(1085) " "Verilog HDL assignment warning at finalproject.v(1085): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849650 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(1092) " "Verilog HDL assignment warning at finalproject.v(1092): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849651 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(1093) " "Verilog HDL assignment warning at finalproject.v(1093): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849651 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(1094) " "Verilog HDL assignment warning at finalproject.v(1094): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849651 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(1096) " "Verilog HDL assignment warning at finalproject.v(1096): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849651 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(1098) " "Verilog HDL assignment warning at finalproject.v(1098): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849651 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(1102) " "Verilog HDL assignment warning at finalproject.v(1102): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849651 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(1104) " "Verilog HDL assignment warning at finalproject.v(1104): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849652 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(1131) " "Verilog HDL assignment warning at finalproject.v(1131): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849652 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control datapath2:d0\|laserenemiesv2:e0\|control:c0 " "Elaborating entity \"control\" for hierarchy \"datapath2:d0\|laserenemiesv2:e0\|control:c0\"" {  } { { "finalproject.v" "c0" { Text "E:/csc258/finalproject/finalproject.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479849675 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "finalproject.v(897) " "Verilog HDL Case Statement warning at finalproject.v(897): incomplete case statement has no default case item" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 897 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480479849677 "|finalproject|datapath2:d0|laserenemiesv2:e0|control:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "finalproject.v(897) " "Verilog HDL Case Statement information at finalproject.v(897): all case item expressions in this case statement are onehot" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 897 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480479849677 "|finalproject|datapath2:d0|laserenemiesv2:e0|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter datapath2:d0\|counter:c0 " "Elaborating entity \"counter\" for hierarchy \"datapath2:d0\|counter:c0\"" {  } { { "finalproject.v" "c0" { Text "E:/csc258/finalproject/finalproject.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479849692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath1 datapath2:d0\|counter:c0\|datapath1:d0 " "Elaborating entity \"datapath1\" for hierarchy \"datapath2:d0\|counter:c0\|datapath1:d0\"" {  } { { "finalproject.v" "d0" { Text "E:/csc258/finalproject/finalproject.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479849697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 finalproject.v(620) " "Verilog HDL assignment warning at finalproject.v(620): truncated value with size 32 to match size of target (5)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849698 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 finalproject.v(624) " "Verilog HDL assignment warning at finalproject.v(624): truncated value with size 32 to match size of target (3)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849699 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 finalproject.v(627) " "Verilog HDL assignment warning at finalproject.v(627): truncated value with size 32 to match size of target (10)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849699 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(642) " "Verilog HDL assignment warning at finalproject.v(642): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849699 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(644) " "Verilog HDL assignment warning at finalproject.v(644): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849699 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "colour finalproject.v(630) " "Verilog HDL Always Construct warning at finalproject.v(630): inferring latch(es) for variable \"colour\", which holds its previous value in one or more paths through the always construct" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 630 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480479849700 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_now finalproject.v(630) " "Verilog HDL Always Construct warning at finalproject.v(630): inferring latch(es) for variable \"x_now\", which holds its previous value in one or more paths through the always construct" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 630 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480479849700 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_now finalproject.v(630) " "Verilog HDL Always Construct warning at finalproject.v(630): inferring latch(es) for variable \"y_now\", which holds its previous value in one or more paths through the always construct" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 630 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480479849700 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x finalproject.v(630) " "Verilog HDL Always Construct warning at finalproject.v(630): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 630 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480479849700 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y finalproject.v(630) " "Verilog HDL Always Construct warning at finalproject.v(630): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 630 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480479849700 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 finalproject.v(655) " "Verilog HDL assignment warning at finalproject.v(655): truncated value with size 10 to match size of target (4)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849700 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 finalproject.v(657) " "Verilog HDL assignment warning at finalproject.v(657): truncated value with size 10 to match size of target (4)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849700 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 finalproject.v(659) " "Verilog HDL assignment warning at finalproject.v(659): truncated value with size 10 to match size of target (4)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849700 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 finalproject.v(661) " "Verilog HDL assignment warning at finalproject.v(661): truncated value with size 10 to match size of target (4)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849700 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num finalproject.v(654) " "Verilog HDL Always Construct warning at finalproject.v(654): inferring latch(es) for variable \"num\", which holds its previous value in one or more paths through the always construct" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 654 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480479849700 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 finalproject.v(663) " "Verilog HDL assignment warning at finalproject.v(663): truncated value with size 32 to match size of target (6)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479849701 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\] finalproject.v(656) " "Inferred latch for \"num\[0\]\" at finalproject.v(656)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 656 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849702 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\] finalproject.v(656) " "Inferred latch for \"num\[1\]\" at finalproject.v(656)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 656 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849702 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[2\] finalproject.v(656) " "Inferred latch for \"num\[2\]\" at finalproject.v(656)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 656 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849702 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[3\] finalproject.v(656) " "Inferred latch for \"num\[3\]\" at finalproject.v(656)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 656 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849702 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] finalproject.v(651) " "Inferred latch for \"y\[0\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849702 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] finalproject.v(651) " "Inferred latch for \"y\[1\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849703 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] finalproject.v(651) " "Inferred latch for \"y\[2\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849703 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] finalproject.v(651) " "Inferred latch for \"y\[3\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849703 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] finalproject.v(651) " "Inferred latch for \"y\[4\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849703 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] finalproject.v(651) " "Inferred latch for \"y\[5\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849703 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] finalproject.v(651) " "Inferred latch for \"y\[6\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849703 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] finalproject.v(651) " "Inferred latch for \"x\[0\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849703 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] finalproject.v(651) " "Inferred latch for \"x\[1\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849703 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] finalproject.v(651) " "Inferred latch for \"x\[2\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849703 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] finalproject.v(651) " "Inferred latch for \"x\[3\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849703 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] finalproject.v(651) " "Inferred latch for \"x\[4\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849703 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] finalproject.v(651) " "Inferred latch for \"x\[5\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849703 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] finalproject.v(651) " "Inferred latch for \"x\[6\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849703 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] finalproject.v(651) " "Inferred latch for \"x\[7\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849703 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[0\] finalproject.v(651) " "Inferred latch for \"colour\[0\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849703 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[1\] finalproject.v(651) " "Inferred latch for \"colour\[1\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849703 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[2\] finalproject.v(651) " "Inferred latch for \"colour\[2\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849704 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_decoder datapath2:d0\|counter:c0\|datapath1:d0\|dec_decoder:d0 " "Elaborating entity \"dec_decoder\" for hierarchy \"datapath2:d0\|counter:c0\|datapath1:d0\|dec_decoder:d0\"" {  } { { "finalproject.v" "d0" { Text "E:/csc258/finalproject/finalproject.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479849713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control1 datapath2:d0\|counter:c0\|control1:c0 " "Elaborating entity \"control1\" for hierarchy \"datapath2:d0\|counter:c0\|control1:c0\"" {  } { { "finalproject.v" "c0" { Text "E:/csc258/finalproject/finalproject.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479849721 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "finalproject.v(536) " "Verilog HDL Case Statement warning at finalproject.v(536): incomplete case statement has no default case item" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 536 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480479849722 "|finalproject|datapath2:d0|counter:c0|control1:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "finalproject.v(536) " "Verilog HDL Case Statement information at finalproject.v(536): all case item expressions in this case statement are onehot" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 536 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480479849722 "|finalproject|datapath2:d0|counter:c0|control1:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram160x18 datapath2:d0\|ram160x18:r0 " "Elaborating entity \"ram160x18\" for hierarchy \"datapath2:d0\|ram160x18:r0\"" {  } { { "finalproject.v" "r0" { Text "E:/csc258/finalproject/finalproject.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479849729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath2:d0\|ram160x18:r0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath2:d0\|ram160x18:r0\|altsyncram:altsyncram_component\"" {  } { { "finalproject.v" "altsyncram_component" { Text "E:/csc258/finalproject/finalproject.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479849805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath2:d0\|ram160x18:r0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath2:d0\|ram160x18:r0\|altsyncram:altsyncram_component\"" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 299 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479849820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath2:d0\|ram160x18:r0\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath2:d0\|ram160x18:r0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 160 " "Parameter \"numwords_a\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 160 " "Parameter \"numwords_b\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849822 ""}  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 299 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480479849822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pfu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pfu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pfu1 " "Found entity 1: altsyncram_pfu1" {  } { { "db/altsyncram_pfu1.tdf" "" { Text "E:/csc258/finalproject/db/altsyncram_pfu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479849892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479849892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pfu1 datapath2:d0\|ram160x18:r0\|altsyncram:altsyncram_component\|altsyncram_pfu1:auto_generated " "Elaborating entity \"altsyncram_pfu1\" for hierarchy \"datapath2:d0\|ram160x18:r0\|altsyncram:altsyncram_component\|altsyncram_pfu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/csc258/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479849892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram90x18 datapath2:d0\|ram90x18:r1 " "Elaborating entity \"ram90x18\" for hierarchy \"datapath2:d0\|ram90x18:r1\"" {  } { { "finalproject.v" "r1" { Text "E:/csc258/finalproject/finalproject.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479849912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath2:d0\|ram90x18:r1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath2:d0\|ram90x18:r1\|altsyncram:altsyncram_component\"" {  } { { "finalproject.v" "altsyncram_component" { Text "E:/csc258/finalproject/finalproject.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479849940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath2:d0\|ram90x18:r1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath2:d0\|ram90x18:r1\|altsyncram:altsyncram_component\"" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 375 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479849953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath2:d0\|ram90x18:r1\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath2:d0\|ram90x18:r1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 90 " "Parameter \"numwords_a\" = \"90\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 90 " "Parameter \"numwords_b\" = \"90\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479849954 ""}  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 375 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480479849954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rcu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rcu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rcu1 " "Found entity 1: altsyncram_rcu1" {  } { { "db/altsyncram_rcu1.tdf" "" { Text "E:/csc258/finalproject/db/altsyncram_rcu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479850009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479850009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rcu1 datapath2:d0\|ram90x18:r1\|altsyncram:altsyncram_component\|altsyncram_rcu1:auto_generated " "Elaborating entity \"altsyncram_rcu1\" for hierarchy \"datapath2:d0\|ram90x18:r1\|altsyncram:altsyncram_component\|altsyncram_rcu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/csc258/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479850009 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "VGA vga_adapter " "Node instance \"VGA\" instantiates undefined entity \"vga_adapter\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "finalproject.v" "VGA" { Text "E:/csc258/finalproject/finalproject.v" 44 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1480479850022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/csc258/finalproject/output_files/finalproject.map.smsg " "Generated suppressed messages file E:/csc258/finalproject/output_files/finalproject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479850073 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 46 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "891 " "Peak virtual memory: 891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480479850141 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 29 23:24:10 2016 " "Processing ended: Tue Nov 29 23:24:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480479850141 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480479850141 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480479850141 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479850141 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 46 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 46 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479850865 ""}
