{
  "design": {
    "design_info": {
      "boundary_crc": "0x6AF9DD354A31886D",
      "device": "xc7a100tfgg484-2",
      "name": "mcu",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": "",
        "lmb_v10": ""
      },
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "s01_couplers": {},
        "s02_couplers": {},
        "s03_couplers": {},
        "m00_couplers": {
          "auto_pc": ""
        },
        "m01_couplers": {}
      },
      "microblaze_0_axi_intc": "",
      "microblaze_0_xlconcat": "",
      "mdm_1": "",
      "rst_clk_wiz_1_50mhz": "",
      "microblaze_mcs_0": "",
      "mig_7series_0": "",
      "selectio_wiz_lvds_out": "",
      "selectio_wiz_lvds_in": "",
      "clk_wiz_0": "",
      "xlconstant_val0": "",
      "dist_mem_gen_lvds_in": "",
      "xlconstant_val1": "",
      "dist_mem_gen_lvds_out": "",
      "xlconstant_val0000": "",
      "clk_wiz_ftdi_12mhz": ""
    },
    "interface_ports": {
      "DDR3_SDRAM": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "pll_clk_p": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "sys_rst"
          },
          "CLK_DOMAIN": {
            "value": "mcu_clk_ref_p_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "pll_clk_n": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "mcu_clk_ref_n_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "init_calib_complete": {
        "direction": "O"
      },
      "sys_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "ufb_trx_rxclk_p": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "mcu_clk_in_p_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "32000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ufb_trx_rxclk_n": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "mcu_clk_in_n_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "32000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ufb_trx_txclk_p": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ufb_trx_txclk_n": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ufb_trx_txd_n": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ufb_trx_txd_p": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ufb_trx_rxd09_p": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "ufb_trx_rxd09_n": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "ufb_fpga_ft_rxd": {
        "direction": "O"
      },
      "ufb_fpga_ft_txd": {
        "direction": "I"
      },
      "ufb_fpga_ft_12mhz": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_ftdi_12mhz_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "12000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "mcu_microblaze_0_0",
        "parameters": {
          "C_ADDR_TAG_BITS": {
            "value": "15"
          },
          "C_AREA_OPTIMIZED": {
            "value": "0"
          },
          "C_CACHE_BYTE_SIZE": {
            "value": "32768"
          },
          "C_DATA_SIZE": {
            "value": "32"
          },
          "C_DCACHE_ADDR_TAG": {
            "value": "15"
          },
          "C_DCACHE_BYTE_SIZE": {
            "value": "32768"
          },
          "C_DCACHE_LINE_LEN": {
            "value": "16"
          },
          "C_DCACHE_USE_WRITEBACK": {
            "value": "0"
          },
          "C_DEBUG_ENABLED": {
            "value": "2"
          },
          "C_DIV_ZERO_EXCEPTION": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_FPU_EXCEPTION": {
            "value": "0"
          },
          "C_ICACHE_LINE_LEN": {
            "value": "16"
          },
          "C_ICACHE_STREAMS": {
            "value": "1"
          },
          "C_ICACHE_VICTIMS": {
            "value": "8"
          },
          "C_ILL_OPCODE_EXCEPTION": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_MMU_DTLB_SIZE": {
            "value": "4"
          },
          "C_MMU_ITLB_SIZE": {
            "value": "2"
          },
          "C_M_AXI_D_BUS_EXCEPTION": {
            "value": "1"
          },
          "C_M_AXI_I_BUS_EXCEPTION": {
            "value": "1"
          },
          "C_NUMBER_OF_PC_BRK": {
            "value": "5"
          },
          "C_OPCODE_0x0_ILLEGAL": {
            "value": "1"
          },
          "C_PVR": {
            "value": "2"
          },
          "C_UNALIGNED_EXCEPTIONS": {
            "value": "1"
          },
          "C_USE_BRANCH_TARGET_CACHE": {
            "value": "0"
          },
          "C_USE_DCACHE": {
            "value": "1"
          },
          "C_USE_DIV": {
            "value": "1"
          },
          "C_USE_FPU": {
            "value": "1"
          },
          "C_USE_HW_MUL": {
            "value": "2"
          },
          "C_USE_ICACHE": {
            "value": "1"
          },
          "C_USE_MMU": {
            "value": "3"
          },
          "C_USE_REORDER_INSTR": {
            "value": "1"
          },
          "G_TEMPLATE_LIST": {
            "value": "4"
          },
          "G_USE_EXCEPTIONS": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > mcu microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "LMB_M": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "mcu_dlmb_v10_0"
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "mcu_ilmb_v10_0"
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "mcu_dlmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              },
              "C_NUM_LMB": {
                "value": "2"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > mcu microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "mcu_ilmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "mcu_lmb_bram_0",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          },
          "lmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "mcu_lmb_v10_0"
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_0_lmb": {
            "interface_ports": [
              "LMB_M",
              "lmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_lmb_bus": {
            "interface_ports": [
              "lmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB1"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk",
              "lmb_v10/LMB_Clk"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst",
              "lmb_v10/SYS_Rst"
            ]
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "mcu_microblaze_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S03_ARESETN"
              }
            }
          },
          "S03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "mcu_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "4"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mcu_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s02_couplers_to_s02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s03_couplers_to_s03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mcu_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s03_couplers": {
            "interface_ports": [
              "S03_AXI",
              "s03_couplers/S_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "s03_couplers_to_xbar": {
            "interface_ports": [
              "s03_couplers/M_AXI",
              "xbar/S03_AXI"
            ]
          },
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s02_couplers/S_ACLK",
              "s03_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "s03_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s02_couplers/S_ARESETN",
              "s03_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "s03_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "microblaze_0_axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "mcu_microblaze_0_axi_intc_0",
        "parameters": {
          "C_HAS_FAST": {
            "value": "1"
          },
          "C_IRQ_IS_LEVEL": {
            "value": "0"
          }
        }
      },
      "microblaze_0_xlconcat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "mcu_microblaze_0_xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "mcu_mdm_1_0",
        "parameters": {
          "C_ADDR_SIZE": {
            "value": "32"
          },
          "C_DBG_MEM_ACCESS": {
            "value": "1"
          },
          "C_M_AXI_ADDR_WIDTH": {
            "value": "32"
          },
          "C_USE_CROSS_TRIGGER": {
            "value": "1"
          }
        }
      },
      "rst_clk_wiz_1_50mhz": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "mcu_rst_clk_wiz_1_100M_0",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "1"
          }
        }
      },
      "microblaze_mcs_0": {
        "vlnv": "xilinx.com:ip:microblaze_mcs:3.0",
        "xci_name": "mcu_microblaze_mcs_0_0",
        "parameters": {
          "FIT1_INTERRUPT": {
            "value": "1"
          },
          "FIT1_No_CLOCKS": {
            "value": "100000"
          },
          "GPI1_INTERRUPT": {
            "value": "0"
          },
          "GPI1_SIZE": {
            "value": "8"
          },
          "GPO1_INIT": {
            "value": "0x00000000"
          },
          "GPO1_SIZE": {
            "value": "8"
          },
          "INTC_USE_EXT_INTR": {
            "value": "0"
          },
          "MEMSIZE": {
            "value": "32768"
          },
          "PIT1_INTERRUPT": {
            "value": "1"
          },
          "UART_ERROR_INTERRUPT": {
            "value": "1"
          },
          "UART_PROG_BAUDRATE": {
            "value": "1"
          },
          "UART_RX_INTERRUPT": {
            "value": "1"
          },
          "UART_TX_INTERRUPT": {
            "value": "1"
          },
          "USE_FIT1": {
            "value": "1"
          },
          "USE_GPI1": {
            "value": "1"
          },
          "USE_GPO1": {
            "value": "1"
          },
          "USE_PIT1": {
            "value": "1"
          },
          "USE_UART_RX": {
            "value": "1"
          },
          "USE_UART_TX": {
            "value": "1"
          }
        },
        "interface_ports": {
          "UART": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          },
          "GPIO1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          }
        }
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "mcu_mig_7series_0_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "Custom"
          },
          "MIG_DONT_TOUCH_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_b.prj"
          }
        }
      },
      "selectio_wiz_lvds_out": {
        "vlnv": "xilinx.com:ip:selectio_wiz:5.1",
        "xci_name": "mcu_selectio_wiz_0_0",
        "parameters": {
          "BUS_DIR": {
            "value": "OUTPUTS"
          },
          "BUS_IO_STD": {
            "value": "LVDS_25"
          },
          "BUS_SIG_TYPE": {
            "value": "DIFF"
          },
          "CLK_FWD": {
            "value": "true"
          },
          "CLK_FWD_IO_STD": {
            "value": "DIFF_HSTL_I"
          },
          "CLK_FWD_SIG_TYPE": {
            "value": "DIFF"
          },
          "SELIO_ACTIVE_EDGE": {
            "value": "DDR"
          },
          "SELIO_BUS_IN_DELAY": {
            "value": "NONE"
          },
          "SELIO_CLK_BUF": {
            "value": "MMCM"
          },
          "SELIO_CLK_IO_STD": {
            "value": "LVDS_25"
          },
          "SELIO_CLK_SIG_TYPE": {
            "value": "DIFF"
          },
          "SELIO_INTERFACE_TYPE": {
            "value": "NETWORKING"
          },
          "SERIALIZATION_FACTOR": {
            "value": "8"
          },
          "SYSTEM_DATA_WIDTH": {
            "value": "1"
          },
          "USE_SERIALIZATION": {
            "value": "true"
          },
          "USE_TEMPLATE": {
            "value": "Custom"
          }
        }
      },
      "selectio_wiz_lvds_in": {
        "vlnv": "xilinx.com:ip:selectio_wiz:5.1",
        "xci_name": "mcu_selectio_wiz_1_0",
        "parameters": {
          "BUS_IO_STD": {
            "value": "LVDS_25"
          },
          "BUS_SIG_TYPE": {
            "value": "DIFF"
          },
          "CLK_FWD_IO_STD": {
            "value": "DIFF_HSTL_I"
          },
          "CLK_FWD_SIG_TYPE": {
            "value": "DIFF"
          },
          "SELIO_ACTIVE_EDGE": {
            "value": "DDR"
          },
          "SELIO_CLK_BUF": {
            "value": "MMCM"
          },
          "SELIO_CLK_IO_STD": {
            "value": "LVDS_25"
          },
          "SELIO_CLK_SIG_TYPE": {
            "value": "DIFF"
          },
          "SELIO_INTERFACE_TYPE": {
            "value": "NETWORKING"
          },
          "SERIALIZATION_FACTOR": {
            "value": "8"
          },
          "SYSTEM_DATA_WIDTH": {
            "value": "1"
          },
          "USE_SERIALIZATION": {
            "value": "true"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "mcu_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "312.5"
          },
          "CLKOUT1_JITTER": {
            "value": "291.105"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "203.212"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "32"
          },
          "CLKOUT2_JITTER": {
            "value": "291.105"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "203.212"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "32"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "225.122"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "198.711"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "64"
          },
          "CLKOUT3_USED": {
            "value": "false"
          },
          "CLKOUT4_JITTER": {
            "value": "281.219"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "198.711"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "32"
          },
          "CLKOUT4_USED": {
            "value": "false"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_32_lvds_in"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_32_lvds_out"
          },
          "CLK_OUT3_PORT": {
            "value": "clk_64_1"
          },
          "CLK_OUT4_PORT": {
            "value": "clk_32_1"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "31.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "31.250"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "31.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "31"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_IN_FREQ": {
            "value": "32"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "xlconstant_val0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "mcu_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "dist_mem_gen_lvds_in": {
        "vlnv": "xilinx.com:ip:dist_mem_gen:8.0",
        "xci_name": "mcu_dist_mem_gen_0_0",
        "parameters": {
          "Pipeline_Stages": {
            "value": "0"
          },
          "data_width": {
            "value": "8"
          },
          "depth": {
            "value": "16"
          },
          "dual_port_address": {
            "value": "non_registered"
          },
          "input_clock_enable": {
            "value": "false"
          },
          "input_options": {
            "value": "registered"
          },
          "memory_type": {
            "value": "simple_dual_port_ram"
          },
          "output_options": {
            "value": "registered"
          },
          "simple_dual_port_output_clock_enable": {
            "value": "false"
          }
        }
      },
      "xlconstant_val1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "mcu_xlconstant_0_1"
      },
      "dist_mem_gen_lvds_out": {
        "vlnv": "xilinx.com:ip:dist_mem_gen:8.0",
        "xci_name": "mcu_dist_mem_gen_lvds_in_0",
        "parameters": {
          "Pipeline_Stages": {
            "value": "0"
          },
          "data_width": {
            "value": "8"
          },
          "depth": {
            "value": "16"
          },
          "dual_port_address": {
            "value": "non_registered"
          },
          "input_clock_enable": {
            "value": "false"
          },
          "input_options": {
            "value": "registered"
          },
          "memory_type": {
            "value": "simple_dual_port_ram"
          },
          "output_options": {
            "value": "registered"
          },
          "simple_dual_port_output_clock_enable": {
            "value": "false"
          }
        }
      },
      "xlconstant_val0000": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "mcu_xlconstant_val0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      },
      "clk_wiz_ftdi_12mhz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "mcu_clk_wiz_1_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "100.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "421.067"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "310.955"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "12"
          },
          "CLKOUT1_USED": {
            "value": "true"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_12mhz"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "42"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "70"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "true"
          }
        }
      }
    },
    "interface_nets": {
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_M_AXI_IC": {
        "interface_ports": [
          "microblaze_0/M_AXI_IC",
          "microblaze_0_axi_periph/S03_AXI"
        ]
      },
      "microblaze_0_axi_dp": {
        "interface_ports": [
          "microblaze_0_axi_periph/S00_AXI",
          "microblaze_0/M_AXI_DP"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "mig_7series_0/S_AXI",
          "microblaze_0_axi_periph/M01_AXI"
        ]
      },
      "microblaze_0_lmb": {
        "interface_ports": [
          "mdm_1/LMB_0",
          "microblaze_0_local_memory/LMB_M"
        ]
      },
      "microblaze_0_M_AXI_DC": {
        "interface_ports": [
          "microblaze_0/M_AXI_DC",
          "microblaze_0_axi_periph/S02_AXI"
        ]
      },
      "microblaze_0_intc_axi": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "microblaze_0_axi_intc/s_axi"
        ]
      },
      "microblaze_0_interrupt": {
        "interface_ports": [
          "microblaze_0_axi_intc/interrupt",
          "microblaze_0/INTERRUPT"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "DDR3_SDRAM",
          "mig_7series_0/DDR3"
        ]
      },
      "mdm_1_M_AXI": {
        "interface_ports": [
          "mdm_1/M_AXI",
          "microblaze_0_axi_periph/S01_AXI"
        ]
      }
    },
    "nets": {
      "microblaze_0_intr": {
        "ports": [
          "microblaze_0_xlconcat/dout",
          "microblaze_0_axi_intc/intr"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "microblaze_0/Clk",
          "microblaze_0_axi_periph/ACLK",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_intc/s_axi_aclk",
          "microblaze_0_axi_intc/processor_clk",
          "microblaze_0_local_memory/LMB_Clk",
          "mdm_1/M_AXI_ACLK",
          "rst_clk_wiz_1_50mhz/slowest_sync_clk",
          "microblaze_0_axi_periph/S01_ACLK",
          "microblaze_mcs_0/Clk",
          "microblaze_0_axi_periph/S02_ACLK",
          "microblaze_0_axi_periph/S03_ACLK",
          "microblaze_0_axi_periph/M01_ACLK",
          "dist_mem_gen_lvds_in/qdpo_clk",
          "dist_mem_gen_lvds_out/clk",
          "clk_wiz_ftdi_12mhz/clk_in1"
        ]
      },
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_1_50mhz/mb_reset",
          "microblaze_0/Reset",
          "microblaze_0_axi_intc/processor_rst",
          "microblaze_mcs_0/Reset"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_1_50mhz/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst",
          "clk_wiz_0/reset",
          "clk_wiz_ftdi_12mhz/reset"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_50mhz/peripheral_aresetn",
          "mdm_1/M_AXI_ARESETN",
          "microblaze_0_axi_intc/s_axi_aresetn",
          "mig_7series_0/aresetn"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_1_50mhz/mb_debug_sys_rst"
        ]
      },
      "ARESETN_1": {
        "ports": [
          "rst_clk_wiz_1_50mhz/interconnect_aresetn",
          "microblaze_0_axi_periph/ARESETN",
          "microblaze_0_axi_periph/S00_ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_periph/S01_ARESETN",
          "microblaze_0_axi_periph/S02_ARESETN",
          "microblaze_0_axi_periph/S03_ARESETN",
          "microblaze_0_axi_periph/M01_ARESETN"
        ]
      },
      "microblaze_mcs_0_INTC_IRQ": {
        "ports": [
          "microblaze_mcs_0/INTC_IRQ",
          "microblaze_0_xlconcat/In0"
        ]
      },
      "microblaze_mcs_0_UART_Interrupt": {
        "ports": [
          "microblaze_mcs_0/UART_Interrupt",
          "microblaze_0_xlconcat/In1"
        ]
      },
      "microblaze_mcs_0_FIT1_Interrupt": {
        "ports": [
          "microblaze_mcs_0/FIT1_Interrupt",
          "microblaze_0_xlconcat/In2"
        ]
      },
      "microblaze_mcs_0_PIT1_Interrupt": {
        "ports": [
          "microblaze_mcs_0/PIT1_Interrupt",
          "microblaze_0_xlconcat/In3"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "rst_clk_wiz_1_50mhz/dcm_locked"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "rst_clk_wiz_1_50mhz/ext_reset_in"
        ]
      },
      "mig_7series_0_ui_addn_clk_0": {
        "ports": [
          "mig_7series_0/ui_addn_clk_0",
          "mig_7series_0/clk_ref_i"
        ]
      },
      "mig_7series_0_init_calib_complete": {
        "ports": [
          "mig_7series_0/init_calib_complete",
          "init_calib_complete"
        ]
      },
      "pll_clk_p_1": {
        "ports": [
          "pll_clk_p",
          "mig_7series_0/sys_clk_p"
        ]
      },
      "pll_clk_n_1": {
        "ports": [
          "pll_clk_n",
          "mig_7series_0/sys_clk_n"
        ]
      },
      "sys_rst_0_1": {
        "ports": [
          "sys_rst",
          "mig_7series_0/sys_rst"
        ]
      },
      "aux_reset_in_0_1": {
        "ports": [
          "reset",
          "rst_clk_wiz_1_50mhz/aux_reset_in"
        ]
      },
      "rst_clk_wiz_1_50M_peripheral_reset": {
        "ports": [
          "rst_clk_wiz_1_50mhz/peripheral_reset",
          "selectio_wiz_lvds_out/io_reset",
          "selectio_wiz_lvds_in/io_reset",
          "selectio_wiz_lvds_out/clk_reset"
        ]
      },
      "ufb_trx_rxclk_p_1": {
        "ports": [
          "ufb_trx_rxclk_p",
          "clk_wiz_0/clk_in1_p"
        ]
      },
      "ufb_trx_rxclk_n_1": {
        "ports": [
          "ufb_trx_rxclk_n",
          "clk_wiz_0/clk_in1_n"
        ]
      },
      "selectio_wiz_lvds_out_clk_to_pins_p": {
        "ports": [
          "selectio_wiz_lvds_out/clk_to_pins_p",
          "ufb_trx_txclk_p"
        ]
      },
      "selectio_wiz_lvds_out_clk_to_pins_n": {
        "ports": [
          "selectio_wiz_lvds_out/clk_to_pins_n",
          "ufb_trx_txclk_n"
        ]
      },
      "selectio_wiz_lvds_out_data_out_to_pins_p": {
        "ports": [
          "selectio_wiz_lvds_out/data_out_to_pins_p",
          "ufb_trx_txd_p"
        ]
      },
      "selectio_wiz_lvds_out_data_out_to_pins_n": {
        "ports": [
          "selectio_wiz_lvds_out/data_out_to_pins_n",
          "ufb_trx_txd_n"
        ]
      },
      "ufb_trx_rxd09_p_1": {
        "ports": [
          "ufb_trx_rxd09_p",
          "selectio_wiz_lvds_in/data_in_from_pins_p"
        ]
      },
      "ufb_trx_rxd09_n_1": {
        "ports": [
          "ufb_trx_rxd09_n",
          "selectio_wiz_lvds_in/data_in_from_pins_n"
        ]
      },
      "xlconstant_val0_dout": {
        "ports": [
          "xlconstant_val0/dout",
          "selectio_wiz_lvds_in/clk_div_in",
          "selectio_wiz_lvds_out/clk_div_in",
          "selectio_wiz_lvds_in/bitslip"
        ]
      },
      "clk_wiz_0_clk_32_lvds_in": {
        "ports": [
          "clk_wiz_0/clk_32_lvds_in",
          "selectio_wiz_lvds_in/clk_in",
          "dist_mem_gen_lvds_in/clk"
        ]
      },
      "clk_wiz_0_clk_32_lvds_out": {
        "ports": [
          "clk_wiz_0/clk_32_lvds_out",
          "selectio_wiz_lvds_out/clk_in",
          "dist_mem_gen_lvds_out/qdpo_clk"
        ]
      },
      "selectio_wiz_lvds_in_data_in_to_device": {
        "ports": [
          "selectio_wiz_lvds_in/data_in_to_device",
          "dist_mem_gen_lvds_in/d"
        ]
      },
      "xlconstant_val1_dout": {
        "ports": [
          "xlconstant_val1/dout",
          "dist_mem_gen_lvds_in/we",
          "dist_mem_gen_lvds_out/we"
        ]
      },
      "dist_mem_gen_lvds_in_qdpo": {
        "ports": [
          "dist_mem_gen_lvds_in/qdpo",
          "microblaze_mcs_0/GPIO1_tri_i"
        ]
      },
      "dist_mem_gen_lvds_out_qdpo": {
        "ports": [
          "dist_mem_gen_lvds_out/qdpo",
          "selectio_wiz_lvds_out/data_out_from_device"
        ]
      },
      "xlconstant_val000_dout": {
        "ports": [
          "xlconstant_val0000/dout",
          "dist_mem_gen_lvds_in/dpra",
          "dist_mem_gen_lvds_out/dpra",
          "dist_mem_gen_lvds_in/a",
          "dist_mem_gen_lvds_out/a"
        ]
      },
      "microblaze_mcs_0_GPIO1_tri_o": {
        "ports": [
          "microblaze_mcs_0/GPIO1_tri_o",
          "dist_mem_gen_lvds_out/d"
        ]
      },
      "microblaze_mcs_0_UART_txd": {
        "ports": [
          "microblaze_mcs_0/UART_txd",
          "ufb_fpga_ft_rxd"
        ]
      },
      "UART_rxd_0_1": {
        "ports": [
          "ufb_fpga_ft_txd",
          "microblaze_mcs_0/UART_rxd"
        ]
      },
      "clk_wiz_ftdi_12mhz_clk_12mhz": {
        "ports": [
          "clk_wiz_ftdi_12mhz/clk_12mhz",
          "ufb_fpga_ft_12mhz"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "8K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "8K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/mdm_1": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB1/Mem",
                "offset": "0x00000000",
                "range": "8K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}