library ieee;
use ieee.std_logic_1164.all;
entity DUT is
   port(input_vector: in std_logic_vector(3 downto 0);
       	output_vector: out std_logic_vector(10 downto 0));
end entity;

architecture DutWrap of DUT is
   component bitextender is
     port (
        A: in std_logic_vector(3 downto 0);
        O: out std_logic_vector(10 downto 0)
    ) ;
	  end component;
begin

   -- input/output vector element ordering is critical,
   -- and must match the ordering in the trace file!
   add_instance: bitextender
			port map (
					-- order of inputs Cin B A

					
					A(3)  => input_vector(3),
					A(2)  => input_vector(2),
					A(1)  => input_vector(1),
					A(0)  => input_vector(0),
					
                  
						-- order of outputs S Cout
				
					

					O(10) => output_vector(10),
					O(9) => output_vector(9),
					O(8) => output_vector(8),
					O(7) => output_vector(7),
					O(6) => output_vector(6),
					O(5) => output_vector(5),
					O(4) => output_vector(4),
					O(3) => output_vector(3),
					O(2) => output_vector(2),
					O(1) => output_vector(1),
					O(0) => output_vector(0));

end DutWrap;

