

================================================================
== Vitis HLS Report for 'gemm_stage_0_1'
================================================================
* Date:           Tue Jan 13 13:10:05 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   269121|   269121|  2.691 ms|  2.691 ms|  269121|  269121|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_j_0_j  |   269120|   269120|      4205|          -|          -|    64|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 38 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v431, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%c_col = alloca i64 1" [kernel.cpp:25]   --->   Operation 40 'alloca' 'c_col' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%c_col_addr = getelementptr i32 %c_col, i64 0, i64 0"   --->   Operation 41 'getelementptr' 'c_col_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%c_col_addr_1 = getelementptr i32 %c_col, i64 0, i64 1"   --->   Operation 42 'getelementptr' 'c_col_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%c_col_addr_2 = getelementptr i32 %c_col, i64 0, i64 2"   --->   Operation 43 'getelementptr' 'c_col_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%c_col_addr_3 = getelementptr i32 %c_col, i64 0, i64 3"   --->   Operation 44 'getelementptr' 'c_col_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%c_col_addr_4 = getelementptr i32 %c_col, i64 0, i64 4"   --->   Operation 45 'getelementptr' 'c_col_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%c_col_addr_5 = getelementptr i32 %c_col, i64 0, i64 5"   --->   Operation 46 'getelementptr' 'c_col_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%c_col_addr_6 = getelementptr i32 %c_col, i64 0, i64 6"   --->   Operation 47 'getelementptr' 'c_col_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%c_col_addr_7 = getelementptr i32 %c_col, i64 0, i64 7"   --->   Operation 48 'getelementptr' 'c_col_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%c_col_addr_8 = getelementptr i32 %c_col, i64 0, i64 8"   --->   Operation 49 'getelementptr' 'c_col_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%c_col_addr_9 = getelementptr i32 %c_col, i64 0, i64 9"   --->   Operation 50 'getelementptr' 'c_col_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%c_col_addr_10 = getelementptr i32 %c_col, i64 0, i64 10"   --->   Operation 51 'getelementptr' 'c_col_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%c_col_addr_11 = getelementptr i32 %c_col, i64 0, i64 11"   --->   Operation 52 'getelementptr' 'c_col_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%c_col_addr_12 = getelementptr i32 %c_col, i64 0, i64 12"   --->   Operation 53 'getelementptr' 'c_col_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%c_col_addr_13 = getelementptr i32 %c_col, i64 0, i64 13"   --->   Operation 54 'getelementptr' 'c_col_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%c_col_addr_14 = getelementptr i32 %c_col, i64 0, i64 14"   --->   Operation 55 'getelementptr' 'c_col_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%c_col_addr_15 = getelementptr i32 %c_col, i64 0, i64 15"   --->   Operation 56 'getelementptr' 'c_col_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%c_col_addr_16 = getelementptr i32 %c_col, i64 0, i64 16"   --->   Operation 57 'getelementptr' 'c_col_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%c_col_addr_17 = getelementptr i32 %c_col, i64 0, i64 17"   --->   Operation 58 'getelementptr' 'c_col_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%c_col_addr_18 = getelementptr i32 %c_col, i64 0, i64 18"   --->   Operation 59 'getelementptr' 'c_col_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%c_col_addr_19 = getelementptr i32 %c_col, i64 0, i64 19"   --->   Operation 60 'getelementptr' 'c_col_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%c_col_addr_20 = getelementptr i32 %c_col, i64 0, i64 20"   --->   Operation 61 'getelementptr' 'c_col_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%c_col_addr_21 = getelementptr i32 %c_col, i64 0, i64 21"   --->   Operation 62 'getelementptr' 'c_col_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%c_col_addr_22 = getelementptr i32 %c_col, i64 0, i64 22"   --->   Operation 63 'getelementptr' 'c_col_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%c_col_addr_23 = getelementptr i32 %c_col, i64 0, i64 23"   --->   Operation 64 'getelementptr' 'c_col_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%c_col_addr_24 = getelementptr i32 %c_col, i64 0, i64 24"   --->   Operation 65 'getelementptr' 'c_col_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%c_col_addr_25 = getelementptr i32 %c_col, i64 0, i64 25"   --->   Operation 66 'getelementptr' 'c_col_addr_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%c_col_addr_26 = getelementptr i32 %c_col, i64 0, i64 26"   --->   Operation 67 'getelementptr' 'c_col_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%c_col_addr_27 = getelementptr i32 %c_col, i64 0, i64 27"   --->   Operation 68 'getelementptr' 'c_col_addr_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%c_col_addr_28 = getelementptr i32 %c_col, i64 0, i64 28"   --->   Operation 69 'getelementptr' 'c_col_addr_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%c_col_addr_29 = getelementptr i32 %c_col, i64 0, i64 29"   --->   Operation 70 'getelementptr' 'c_col_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%c_col_addr_30 = getelementptr i32 %c_col, i64 0, i64 30"   --->   Operation 71 'getelementptr' 'c_col_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%c_col_addr_31 = getelementptr i32 %c_col, i64 0, i64 31"   --->   Operation 72 'getelementptr' 'c_col_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%c_col_addr_32 = getelementptr i32 %c_col, i64 0, i64 32"   --->   Operation 73 'getelementptr' 'c_col_addr_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%c_col_addr_33 = getelementptr i32 %c_col, i64 0, i64 33"   --->   Operation 74 'getelementptr' 'c_col_addr_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%c_col_addr_34 = getelementptr i32 %c_col, i64 0, i64 34"   --->   Operation 75 'getelementptr' 'c_col_addr_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%c_col_addr_35 = getelementptr i32 %c_col, i64 0, i64 35"   --->   Operation 76 'getelementptr' 'c_col_addr_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%c_col_addr_36 = getelementptr i32 %c_col, i64 0, i64 36"   --->   Operation 77 'getelementptr' 'c_col_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%c_col_addr_37 = getelementptr i32 %c_col, i64 0, i64 37"   --->   Operation 78 'getelementptr' 'c_col_addr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%c_col_addr_38 = getelementptr i32 %c_col, i64 0, i64 38"   --->   Operation 79 'getelementptr' 'c_col_addr_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%c_col_addr_39 = getelementptr i32 %c_col, i64 0, i64 39"   --->   Operation 80 'getelementptr' 'c_col_addr_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%c_col_addr_40 = getelementptr i32 %c_col, i64 0, i64 40"   --->   Operation 81 'getelementptr' 'c_col_addr_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%c_col_addr_41 = getelementptr i32 %c_col, i64 0, i64 41"   --->   Operation 82 'getelementptr' 'c_col_addr_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%c_col_addr_42 = getelementptr i32 %c_col, i64 0, i64 42"   --->   Operation 83 'getelementptr' 'c_col_addr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%c_col_addr_43 = getelementptr i32 %c_col, i64 0, i64 43"   --->   Operation 84 'getelementptr' 'c_col_addr_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%c_col_addr_44 = getelementptr i32 %c_col, i64 0, i64 44"   --->   Operation 85 'getelementptr' 'c_col_addr_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%c_col_addr_45 = getelementptr i32 %c_col, i64 0, i64 45"   --->   Operation 86 'getelementptr' 'c_col_addr_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%c_col_addr_46 = getelementptr i32 %c_col, i64 0, i64 46"   --->   Operation 87 'getelementptr' 'c_col_addr_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%c_col_addr_47 = getelementptr i32 %c_col, i64 0, i64 47"   --->   Operation 88 'getelementptr' 'c_col_addr_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%c_col_addr_48 = getelementptr i32 %c_col, i64 0, i64 48"   --->   Operation 89 'getelementptr' 'c_col_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%c_col_addr_49 = getelementptr i32 %c_col, i64 0, i64 49"   --->   Operation 90 'getelementptr' 'c_col_addr_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%c_col_addr_50 = getelementptr i32 %c_col, i64 0, i64 50"   --->   Operation 91 'getelementptr' 'c_col_addr_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%c_col_addr_51 = getelementptr i32 %c_col, i64 0, i64 51"   --->   Operation 92 'getelementptr' 'c_col_addr_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%c_col_addr_52 = getelementptr i32 %c_col, i64 0, i64 52"   --->   Operation 93 'getelementptr' 'c_col_addr_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%c_col_addr_53 = getelementptr i32 %c_col, i64 0, i64 53"   --->   Operation 94 'getelementptr' 'c_col_addr_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%c_col_addr_54 = getelementptr i32 %c_col, i64 0, i64 54"   --->   Operation 95 'getelementptr' 'c_col_addr_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%c_col_addr_55 = getelementptr i32 %c_col, i64 0, i64 55"   --->   Operation 96 'getelementptr' 'c_col_addr_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%c_col_addr_56 = getelementptr i32 %c_col, i64 0, i64 56"   --->   Operation 97 'getelementptr' 'c_col_addr_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%c_col_addr_57 = getelementptr i32 %c_col, i64 0, i64 57"   --->   Operation 98 'getelementptr' 'c_col_addr_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%c_col_addr_58 = getelementptr i32 %c_col, i64 0, i64 58"   --->   Operation 99 'getelementptr' 'c_col_addr_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%c_col_addr_59 = getelementptr i32 %c_col, i64 0, i64 59"   --->   Operation 100 'getelementptr' 'c_col_addr_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%c_col_addr_60 = getelementptr i32 %c_col, i64 0, i64 60"   --->   Operation 101 'getelementptr' 'c_col_addr_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%c_col_addr_61 = getelementptr i32 %c_col, i64 0, i64 61"   --->   Operation 102 'getelementptr' 'c_col_addr_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%c_col_addr_62 = getelementptr i32 %c_col, i64 0, i64 62"   --->   Operation 103 'getelementptr' 'c_col_addr_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%c_col_addr_63 = getelementptr i32 %c_col, i64 0, i64 63"   --->   Operation 104 'getelementptr' 'c_col_addr_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.46ns)   --->   "%store_ln24 = store i7 0, i7 %j" [kernel.cpp:24]   --->   Operation 105 'store' 'store_ln24' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [kernel.cpp:24]   --->   Operation 106 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [kernel.cpp:25]   --->   Operation 107 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.71ns)   --->   "%icmp_ln24 = icmp_eq  i7 %j_1, i7 64" [kernel.cpp:24]   --->   Operation 108 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 109 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.85ns)   --->   "%add_ln24 = add i7 %j_1, i7 1" [kernel.cpp:24]   --->   Operation 110 'add' 'add_ln24' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.split6, void" [kernel.cpp:24]   --->   Operation 111 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i7 %j_1" [kernel.cpp:25]   --->   Operation 112 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr" [kernel.cpp:28]   --->   Operation 113 'store' 'store_ln28' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 114 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_1" [kernel.cpp:28]   --->   Operation 114 'store' 'store_ln28' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 115 [1/1] (0.46ns)   --->   "%store_ln24 = store i7 %add_ln24, i7 %j" [kernel.cpp:24]   --->   Operation 115 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.46>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [kernel.cpp:47]   --->   Operation 116 'ret' 'ret_ln47' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 117 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_2" [kernel.cpp:28]   --->   Operation 117 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 118 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_3" [kernel.cpp:28]   --->   Operation 118 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 119 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_4" [kernel.cpp:28]   --->   Operation 119 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 120 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_5" [kernel.cpp:28]   --->   Operation 120 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 121 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_6" [kernel.cpp:28]   --->   Operation 121 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 122 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_7" [kernel.cpp:28]   --->   Operation 122 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 123 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_8" [kernel.cpp:28]   --->   Operation 123 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 124 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_9" [kernel.cpp:28]   --->   Operation 124 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 125 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_10" [kernel.cpp:28]   --->   Operation 125 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 126 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_11" [kernel.cpp:28]   --->   Operation 126 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 127 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_12" [kernel.cpp:28]   --->   Operation 127 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 128 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_13" [kernel.cpp:28]   --->   Operation 128 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 9 <SV = 8> <Delay = 1.29>
ST_9 : Operation 129 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_14" [kernel.cpp:28]   --->   Operation 129 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 130 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_15" [kernel.cpp:28]   --->   Operation 130 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 131 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_16" [kernel.cpp:28]   --->   Operation 131 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 132 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_17" [kernel.cpp:28]   --->   Operation 132 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 133 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_18" [kernel.cpp:28]   --->   Operation 133 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 134 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_19" [kernel.cpp:28]   --->   Operation 134 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 11> <Delay = 1.29>
ST_12 : Operation 135 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_20" [kernel.cpp:28]   --->   Operation 135 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 136 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_21" [kernel.cpp:28]   --->   Operation 136 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 12> <Delay = 1.29>
ST_13 : Operation 137 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_22" [kernel.cpp:28]   --->   Operation 137 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 138 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_23" [kernel.cpp:28]   --->   Operation 138 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 1.29>
ST_14 : Operation 139 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_24" [kernel.cpp:28]   --->   Operation 139 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 140 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_25" [kernel.cpp:28]   --->   Operation 140 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 15 <SV = 14> <Delay = 1.29>
ST_15 : Operation 141 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_26" [kernel.cpp:28]   --->   Operation 141 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 142 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_27" [kernel.cpp:28]   --->   Operation 142 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 16 <SV = 15> <Delay = 1.29>
ST_16 : Operation 143 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_28" [kernel.cpp:28]   --->   Operation 143 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 144 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_29" [kernel.cpp:28]   --->   Operation 144 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 16> <Delay = 1.29>
ST_17 : Operation 145 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_30" [kernel.cpp:28]   --->   Operation 145 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 146 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_31" [kernel.cpp:28]   --->   Operation 146 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 17> <Delay = 1.29>
ST_18 : Operation 147 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_32" [kernel.cpp:28]   --->   Operation 147 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 148 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_33" [kernel.cpp:28]   --->   Operation 148 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 19 <SV = 18> <Delay = 1.29>
ST_19 : Operation 149 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_34" [kernel.cpp:28]   --->   Operation 149 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 150 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_35" [kernel.cpp:28]   --->   Operation 150 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 20 <SV = 19> <Delay = 1.29>
ST_20 : Operation 151 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_36" [kernel.cpp:28]   --->   Operation 151 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 152 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_37" [kernel.cpp:28]   --->   Operation 152 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 21 <SV = 20> <Delay = 1.29>
ST_21 : Operation 153 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_38" [kernel.cpp:28]   --->   Operation 153 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 154 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_39" [kernel.cpp:28]   --->   Operation 154 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 1.29>
ST_22 : Operation 155 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_40" [kernel.cpp:28]   --->   Operation 155 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 156 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_41" [kernel.cpp:28]   --->   Operation 156 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 1.29>
ST_23 : Operation 157 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_42" [kernel.cpp:28]   --->   Operation 157 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 158 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_43" [kernel.cpp:28]   --->   Operation 158 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 24 <SV = 23> <Delay = 1.29>
ST_24 : Operation 159 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_44" [kernel.cpp:28]   --->   Operation 159 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 160 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_45" [kernel.cpp:28]   --->   Operation 160 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 25 <SV = 24> <Delay = 1.29>
ST_25 : Operation 161 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_46" [kernel.cpp:28]   --->   Operation 161 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 162 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_47" [kernel.cpp:28]   --->   Operation 162 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 25> <Delay = 1.29>
ST_26 : Operation 163 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_48" [kernel.cpp:28]   --->   Operation 163 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 164 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_49" [kernel.cpp:28]   --->   Operation 164 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 26> <Delay = 1.29>
ST_27 : Operation 165 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_50" [kernel.cpp:28]   --->   Operation 165 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 166 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_51" [kernel.cpp:28]   --->   Operation 166 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 28 <SV = 27> <Delay = 1.29>
ST_28 : Operation 167 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_52" [kernel.cpp:28]   --->   Operation 167 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 168 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_53" [kernel.cpp:28]   --->   Operation 168 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 29 <SV = 28> <Delay = 1.29>
ST_29 : Operation 169 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_54" [kernel.cpp:28]   --->   Operation 169 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 170 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_55" [kernel.cpp:28]   --->   Operation 170 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 29> <Delay = 1.29>
ST_30 : Operation 171 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_56" [kernel.cpp:28]   --->   Operation 171 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 172 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_57" [kernel.cpp:28]   --->   Operation 172 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 30> <Delay = 1.29>
ST_31 : Operation 173 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_58" [kernel.cpp:28]   --->   Operation 173 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 174 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_59" [kernel.cpp:28]   --->   Operation 174 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 31> <Delay = 1.29>
ST_32 : Operation 175 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_60" [kernel.cpp:28]   --->   Operation 175 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 176 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_61" [kernel.cpp:28]   --->   Operation 176 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 33 <SV = 32> <Delay = 1.29>
ST_33 : Operation 177 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_62" [kernel.cpp:28]   --->   Operation 177 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 178 [1/1] (1.29ns)   --->   "%store_ln28 = store i32 0, i6 %c_col_addr_63" [kernel.cpp:28]   --->   Operation 178 'store' 'store_ln28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 34 <SV = 33> <Delay = 2.29>
ST_34 : Operation 179 [2/2] (2.29ns)   --->   "%call_ln25 = call void @gemm_stage_0.1_Pipeline_l_S_k_0_k_l_S_i_0_i, i6 %trunc_ln25, i32 %v1, i32 %v0, i32 %c_col" [kernel.cpp:25]   --->   Operation 179 'call' 'call_ln25' <Predicate = true> <Delay = 2.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 180 [1/2] (0.00ns)   --->   "%call_ln25 = call void @gemm_stage_0.1_Pipeline_l_S_k_0_k_l_S_i_0_i, i6 %trunc_ln25, i32 %v1, i32 %v0, i32 %c_col" [kernel.cpp:25]   --->   Operation 180 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 181 [1/1] (0.00ns)   --->   "%empty_39 = wait i32 @_ssdm_op_Wait"   --->   Operation 181 'wait' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 182 [2/2] (0.00ns)   --->   "%call_ln0 = call void @gemm_stage_0.1_Pipeline_l_S_i_2_i1, i32 %c_col, i32 %v431"   --->   Operation 182 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [kernel.cpp:25]   --->   Operation 183 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 184 [1/2] (0.00ns)   --->   "%call_ln0 = call void @gemm_stage_0.1_Pipeline_l_S_i_2_i1, i32 %c_col, i32 %v431"   --->   Operation 184 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 185 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('j') [4]  (0 ns)
	'store' operation ('store_ln24', kernel.cpp:24) of constant 0 on local variable 'j' [71]  (0.46 ns)

 <State 2>: 2.01ns
The critical path consists of the following:
	'load' operation ('j', kernel.cpp:25) on local variable 'j' [74]  (0 ns)
	'add' operation ('add_ln24', kernel.cpp:24) [77]  (0.856 ns)
	'store' operation ('store_ln24', kernel.cpp:24) of variable 'add_ln24', kernel.cpp:24 on local variable 'j' [149]  (0.46 ns)
	blocking operation 0.694 ns on control path)

 <State 3>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [84]  (1.3 ns)

 <State 4>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [86]  (1.3 ns)

 <State 5>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [88]  (1.3 ns)

 <State 6>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [90]  (1.3 ns)

 <State 7>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [92]  (1.3 ns)

 <State 8>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [94]  (1.3 ns)

 <State 9>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [96]  (1.3 ns)

 <State 10>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [98]  (1.3 ns)

 <State 11>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [100]  (1.3 ns)

 <State 12>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [102]  (1.3 ns)

 <State 13>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [104]  (1.3 ns)

 <State 14>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [106]  (1.3 ns)

 <State 15>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [108]  (1.3 ns)

 <State 16>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [110]  (1.3 ns)

 <State 17>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [112]  (1.3 ns)

 <State 18>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [114]  (1.3 ns)

 <State 19>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [116]  (1.3 ns)

 <State 20>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [118]  (1.3 ns)

 <State 21>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [120]  (1.3 ns)

 <State 22>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [122]  (1.3 ns)

 <State 23>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [124]  (1.3 ns)

 <State 24>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [126]  (1.3 ns)

 <State 25>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [128]  (1.3 ns)

 <State 26>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [130]  (1.3 ns)

 <State 27>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [132]  (1.3 ns)

 <State 28>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [134]  (1.3 ns)

 <State 29>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [136]  (1.3 ns)

 <State 30>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [138]  (1.3 ns)

 <State 31>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [140]  (1.3 ns)

 <State 32>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [142]  (1.3 ns)

 <State 33>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'c_col', kernel.cpp:25 [144]  (1.3 ns)

 <State 34>: 2.29ns
The critical path consists of the following:
	'call' operation ('call_ln25', kernel.cpp:25) to 'gemm_stage_0.1_Pipeline_l_S_k_0_k_l_S_i_0_i' [146]  (2.29 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
