{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697911700416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697911700417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 21 15:08:20 2023 " "Processing started: Sat Oct 21 15:08:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697911700417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697911700417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p2_02 -c p2_02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p2_02 -c p2_02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697911700419 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697911701141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697911701142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "clk.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697911710453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697911710453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_module.v 1 1 " "Found 1 design units, including 1 entities, in source file main_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_module " "Found entity 1: main_module" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697911710458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697911710458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_controller " "Found entity 1: matriz_controller" {  } { { "matriz_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/matriz_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697911710461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697911710461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_button.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_button " "Found entity 1: debouncer_button" {  } { { "debouncer_button.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/debouncer_button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697911710462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697911710462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_select.v 1 1 " "Found 1 design units, including 1 entities, in source file game_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_select " "Found entity 1: game_select" {  } { { "game_select.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/game_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697911710464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697911710464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_register.v 1 1 " "Found 1 design units, including 1 entities, in source file game_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_register " "Found entity 1: game_register" {  } { { "game_register.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/game_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697911710465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697911710465 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "columns matriz_controller.v(26) " "Verilog HDL error at matriz_controller.v(26): object \"columns\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "matriz_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/matriz_controller.v" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697911710469 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "columns matriz_controller.v(32) " "Verilog HDL error at matriz_controller.v(32): object \"columns\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "matriz_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/matriz_controller.v" 32 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697911710469 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "columns matriz_controller.v(38) " "Verilog HDL error at matriz_controller.v(38): object \"columns\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "matriz_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/matriz_controller.v" 38 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697911710469 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "columns matriz_controller.v(44) " "Verilog HDL error at matriz_controller.v(44): object \"columns\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "matriz_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/matriz_controller.v" 44 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697911710469 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "columns matriz_controller.v(50) " "Verilog HDL error at matriz_controller.v(50): object \"columns\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "matriz_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/matriz_controller.v" 50 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697911710469 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "columns matriz_controller.v(64) " "Verilog HDL error at matriz_controller.v(64): object \"columns\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "matriz_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/matriz_controller.v" 64 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697911710469 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "columns matriz_controller.v(70) " "Verilog HDL error at matriz_controller.v(70): object \"columns\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "matriz_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/matriz_controller.v" 70 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697911710469 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "columns matriz_controller.v(76) " "Verilog HDL error at matriz_controller.v(76): object \"columns\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "matriz_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/matriz_controller.v" 76 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697911710469 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "columns matriz_controller.v(82) " "Verilog HDL error at matriz_controller.v(82): object \"columns\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "matriz_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/matriz_controller.v" 82 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697911710469 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "columns matriz_controller.v(88) " "Verilog HDL error at matriz_controller.v(88): object \"columns\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "matriz_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/matriz_controller.v" 88 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697911710469 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697911710536 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 21 15:08:30 2023 " "Processing ended: Sat Oct 21 15:08:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697911710536 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697911710536 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697911710536 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697911710536 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697911711538 ""}
