# Written by BOOKSHELF2DEF on Thu Aug 18 16:26:09 2022
# SPORT Lab, University of Southern California, Los Angeles, CA 90089
# Developers: Ting-Ru Lin <tingruli@usc.edu> and Massoud Pedram <pedram@usc.edu>

VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN TAP_half_placed ;
UNITS DISTANCE MICRONS 1000 ;


PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 2030.0000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 1640.0000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 2030000 1640000 ) ;

ROW CORE_ROW_0 CoreSite 0 0 N DO 2030 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_1 CoreSite 0 160000 FS DO 2030 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_2 CoreSite 0 320000 N DO 2030 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_3 CoreSite 0 480000 FS DO 2030 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_4 CoreSite 0 640000 N DO 2030 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_5 CoreSite 0 800000 FS DO 2030 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_6 CoreSite 0 960000 N DO 2030 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_7 CoreSite 0 1120000 FS DO 2030 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_8 CoreSite 0 1280000 N DO 2030 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_9 CoreSite 0 1440000 FS DO 2030 BY 1 STEP 1000 0 
 ;

TRACKS Y 0 DO 164 STEP 10000 LAYER M1 ;
TRACKS Y 0 DO 164 STEP 10000 LAYER M2 ;
TRACKS X 0 DO 203 STEP 10000 LAYER M1 ;
TRACKS X 0 DO 203 STEP 10000 LAYER M2 ;

GCELLGRID Y 1 DO 238 STEP 10 ;
GCELLGRID X 1 DO 297 STEP 10 ;

COMPONENTS 130 ;
- state_obs0_Pad PAD + FIXED ( 90000 1520000 ) N 
 ;
- state_obs1_Pad PAD + FIXED ( 620000 1520000 ) N 
 ;
- TMS_Pad PAD + FIXED ( 1140000 1520000 ) N 
 ;
- clk_Pad PAD + FIXED ( 1930000 990000 ) N 
 ;
- GCLK_Pad PAD + FIXED ( 0 0 ) N 
 ;
- TRST_Pad PAD + FIXED ( 530000 0 ) N 
 ;
- output1_Pad PAD + FIXED ( 1050000 0 ) N 
 ;
- NOTT_7_n22 LSmitll_NOTT + PLACED ( 1355000 715000 ) N 
 ;
- NOTT_8_n23 LSmitll_NOTT + PLACED ( 1515000 855000 ) N 
 ;
- NOTT_9_n24 LSmitll_NOTT + PLACED ( 325000 855000 ) N 
 ;
- AND2T_10_n25 LSmitll_AND2T + PLACED ( 1245000 855000 ) N 
 ;
- AND2T_21_n36 LSmitll_AND2T + PLACED ( 1085000 855000 ) N 
 ;
- AND2T_30_n45 LSmitll_AND2T + PLACED ( 1395000 555000 ) N 
 ;
- AND2T_22_n37 LSmitll_AND2T + PLACED ( 215000 1045000 ) N 
 ;
- AND2T_14_n29 LSmitll_AND2T + PLACED ( 765000 555000 ) N 
 ;
- AND2T_23_n38 LSmitll_AND2T + PLACED ( 605000 1215000 ) N 
 ;
- AND2T_16_n31 LSmitll_AND2T + PLACED ( 705000 365000 ) N 
 ;
- AND2T_25_n40 LSmitll_AND2T + PLACED ( 945000 1045000 ) N 
 ;
- AND2T_17_n32 LSmitll_AND2T + PLACED ( 865000 365000 ) N 
 ;
- AND2T_26_n41 LSmitll_AND2T + PLACED ( 785000 1045000 ) N 
 ;
- AND2T_18_n33 LSmitll_AND2T + PLACED ( 375000 1045000 ) N 
 ;
- AND2T_27_n42 LSmitll_AND2T + PLACED ( 215000 715000 ) N 
 ;
- AND2T_28_n43 LSmitll_AND2T + PLACED ( 1515000 715000 ) N 
 ;
- DFFT_32__FBL_n74 LSmitll_DFFT + PLACED ( 1165000 365000 ) N 
 ;
- DFFT_40__FPB_n82 LSmitll_DFFT + PLACED ( 325000 1215000 ) N 
 ;
- DFFT_33__FBL_n75 LSmitll_DFFT + PLACED ( 465000 1215000 ) N 
 ;
- DFFT_41__FPB_n83 LSmitll_DFFT + PLACED ( 925000 1215000 ) N 
 ;
- DFFT_34__FBL_n76 LSmitll_DFFT + PLACED ( 535000 1045000 ) N 
 ;
- DFFT_42__FPB_n84 LSmitll_DFFT + PLACED ( 1105000 1045000 ) N 
 ;
- DFFT_35__FBL_n77 LSmitll_DFFT + PLACED ( 355000 555000 ) N 
 ;
- DFFT_43__FPB_n85 LSmitll_DFFT + PLACED ( 375000 715000 ) N 
 ;
- OR2T_11_n26 LSmitll_OR2T + PLACED ( 925000 715000 ) N 
 ;
- OR2T_20_n35 LSmitll_OR2T + PLACED ( 595000 855000 ) N 
 ;
- DFFT_36__FBL_n78 LSmitll_DFFT + PLACED ( 1255000 555000 ) N 
 ;
- OR2T_13_n28 LSmitll_OR2T + PLACED ( 605000 555000 ) N 
 ;
- OR2T_15_n30 LSmitll_OR2T + PLACED ( 1415000 365000 ) N 
 ;
- OR2T_24_n39 LSmitll_OR2T + PLACED ( 1245000 1045000 ) N 
 ;
- OR2T_19_n34 LSmitll_OR2T + PLACED ( 765000 1215000 ) N 
 ;
- OR2T_29_n44 LSmitll_OR2T + PLACED ( 1195000 715000 ) N 
 ;
- DFFT_44__FPB_n86 LSmitll_DFFT + PLACED ( 1405000 1045000 ) N 
 ;
- DFFT_45__FPB_n87 LSmitll_DFFT + PLACED ( 1555000 555000 ) N 
 ;
- DFFT_37__FPB_n79 LSmitll_DFFT + PLACED ( 215000 555000 ) N 
 ;
- DFFT_38__FPB_n80 LSmitll_DFFT + PLACED ( 785000 715000 ) N 
 ;
- DFFT_39__FPB_n81 LSmitll_DFFT + PLACED ( 1025000 365000 ) N 
 ;
- NOTT_12_n27 LSmitll_NOTT + PLACED ( 215000 365000 ) N 
 ;
- NOTT_31_n46 LSmitll_NOTT + PLACED ( 625000 715000 ) N 
 ;
- Split_62_state_obs0 LSmitll_SPLITT + PLACED ( 215000 1215000 ) N 
 ;
- Split_63_state_obs1 LSmitll_SPLITT + PLACED ( 675000 1045000 ) N 
 ;
- Split_61_output1 LSmitll_SPLITT + PLACED ( 1305000 365000 ) N 
 ;
- Split_60_n102 LSmitll_SPLITT + PLACED ( 515000 715000 ) N 
 ;
- Split_64_n106 LSmitll_SPLITT + PLACED ( 495000 555000 ) N 
 ;
- Split_65_n107 LSmitll_SPLITT + PLACED ( 1035000 555000 ) N 
 ;
- Split_58_n100 LSmitll_SPLITT + PLACED ( 975000 855000 ) N 
 ;
- Split_66_n108 LSmitll_SPLITT + PLACED ( 1145000 555000 ) N 
 ;
- Split_59_n101 LSmitll_SPLITT + PLACED ( 755000 855000 ) N 
 ;
- Split_50_n92 LSmitll_SPLITT + PLACED ( 485000 855000 ) N 
 ;
- Split_51_n93 LSmitll_SPLITT + PLACED ( 865000 855000 ) N 
 ;
- Split_52_n94 LSmitll_SPLITT + PLACED ( 1085000 715000 ) N 
 ;
- Split_53_n95 LSmitll_SPLITT + PLACED ( 925000 555000 ) N 
 ;
- Split_46_n88 LSmitll_SPLITT + PLACED ( 1655000 1045000 ) N 
 ;
- Split_54_n96 LSmitll_SPLITT + PLACED ( 375000 365000 ) N 
 ;
- Split_47_n89 LSmitll_SPLITT + PLACED ( 1675000 855000 ) N 
 ;
- Split_55_n97 LSmitll_SPLITT + PLACED ( 485000 365000 ) N 
 ;
- Split_48_n90 LSmitll_SPLITT + PLACED ( 1545000 1045000 ) N 
 ;
- Split_56_n98 LSmitll_SPLITT + PLACED ( 595000 365000 ) N 
 ;
- Split_49_n91 LSmitll_SPLITT + PLACED ( 1405000 855000 ) N 
 ;
- Split_57_n99 LSmitll_SPLITT + PLACED ( 215000 855000 ) N 
 ;
- SplitCLK_4_40 LSmitll_SPLITT + PLACED ( 1455000 955000 ) N 
 ;
- SplitCLK_6_41 LSmitll_SPLITT + PLACED ( 1335000 955000 ) FS 
 ;
- SplitCLK_0_42 LSmitll_SPLITT + PLACED ( 1425000 785000 ) S 
 ;
- SplitCLK_4_43 LSmitll_SPLITT + PLACED ( 1395000 955000 ) N 
 ;
- SplitCLK_4_44 LSmitll_SPLITT + PLACED ( 1025000 1135000 ) N 
 ;
- SplitCLK_6_45 LSmitll_SPLITT + PLACED ( 935000 1135000 ) FS 
 ;
- SplitCLK_6_46 LSmitll_SPLITT + PLACED ( 905000 955000 ) FS 
 ;
- SplitCLK_6_47 LSmitll_SPLITT + PLACED ( 965000 955000 ) FS 
 ;
- SplitCLK_6_48 LSmitll_SPLITT + PLACED ( 1145000 955000 ) FS 
 ;
- SplitCLK_4_49 LSmitll_SPLITT + PLACED ( 1555000 635000 ) N 
 ;
- SplitCLK_0_50 LSmitll_SPLITT + PLACED ( 1435000 635000 ) S 
 ;
- SplitCLK_4_51 LSmitll_SPLITT + PLACED ( 1495000 635000 ) N 
 ;
- SplitCLK_4_52 LSmitll_SPLITT + PLACED ( 1375000 635000 ) N 
 ;
- SplitCLK_4_53 LSmitll_SPLITT + PLACED ( 1235000 635000 ) N 
 ;
- SplitCLK_0_54 LSmitll_SPLITT + PLACED ( 1115000 635000 ) S 
 ;
- SplitCLK_4_55 LSmitll_SPLITT + PLACED ( 945000 465000 ) N 
 ;
- SplitCLK_6_56 LSmitll_SPLITT + PLACED ( 1055000 635000 ) FS 
 ;
- SplitCLK_4_57 LSmitll_SPLITT + PLACED ( 1175000 635000 ) N 
 ;
- SplitCLK_0_58 LSmitll_SPLITT + PLACED ( 1095000 785000 ) S 
 ;
- SplitCLK_4_59 LSmitll_SPLITT + PLACED ( 845000 1135000 ) N 
 ;
- SplitCLK_0_60 LSmitll_SPLITT + PLACED ( 785000 1135000 ) S 
 ;
- SplitCLK_2_61 LSmitll_SPLITT + PLACED ( 665000 1135000 ) FN 
 ;
- SplitCLK_4_62 LSmitll_SPLITT + PLACED ( 725000 1135000 ) N 
 ;
- SplitCLK_4_63 LSmitll_SPLITT + PLACED ( 395000 1285000 ) N 
 ;
- SplitCLK_2_64 LSmitll_SPLITT + PLACED ( 455000 1285000 ) FN 
 ;
- SplitCLK_2_65 LSmitll_SPLITT + PLACED ( 325000 1135000 ) FN 
 ;
- SplitCLK_6_66 LSmitll_SPLITT + PLACED ( 395000 1135000 ) FS 
 ;
- SplitCLK_6_67 LSmitll_SPLITT + PLACED ( 605000 1135000 ) FS 
 ;
- SplitCLK_4_68 LSmitll_SPLITT + PLACED ( 705000 635000 ) N 
 ;
- SplitCLK_6_69 LSmitll_SPLITT + PLACED ( 525000 635000 ) FS 
 ;
- SplitCLK_0_70 LSmitll_SPLITT + PLACED ( 655000 465000 ) S 
 ;
- SplitCLK_4_71 LSmitll_SPLITT + PLACED ( 585000 635000 ) N 
 ;
- SplitCLK_0_72 LSmitll_SPLITT + PLACED ( 275000 635000 ) S 
 ;
- SplitCLK_0_73 LSmitll_SPLITT + PLACED ( 215000 465000 ) S 
 ;
- SplitCLK_2_74 LSmitll_SPLITT + PLACED ( 215000 635000 ) FN 
 ;
- SplitCLK_4_75 LSmitll_SPLITT + PLACED ( 465000 635000 ) N 
 ;
- SplitCLK_2_76 LSmitll_SPLITT + PLACED ( 545000 785000 ) FN 
 ;
- SplitCLK_2_77 LSmitll_SPLITT + PLACED ( 1365000 785000 ) FN 
 ;
- SplitCLK_4_78 LSmitll_SPLITT + PLACED ( 335000 955000 ) N 
 ;
- SplitCLK_2_79 LSmitll_SPLITT + PLACED ( 1255000 955000 ) FN 
 ;
- SplitCLK_4_80 LSmitll_SPLITT + PLACED ( 1085000 955000 ) N 
 ;
- SplitCLK_2_81 LSmitll_SPLITT + PLACED ( 225000 1135000 ) FN 
 ;
- SplitCLK_2_82 LSmitll_SPLITT + PLACED ( 615000 1285000 ) FN 
 ;
- SplitCLK_4_83 LSmitll_SPLITT + PLACED ( 715000 465000 ) N 
 ;
- SplitCLK_2_84 LSmitll_SPLITT + PLACED ( 875000 465000 ) FN 
 ;
- SplitCLK_2_85 LSmitll_SPLITT + PLACED ( 225000 785000 ) FN 
 ;
- SplitCLK_4_86 LSmitll_SPLITT + PLACED ( 1515000 785000 ) N 
 ;
- SplitCLK_2_87 LSmitll_SPLITT + PLACED ( 335000 1285000 ) FN 
 ;
- SplitCLK_2_88 LSmitll_SPLITT + PLACED ( 935000 1285000 ) FN 
 ;
- SplitCLK_2_89 LSmitll_SPLITT + PLACED ( 545000 1135000 ) FN 
 ;
- SplitCLK_4_90 LSmitll_SPLITT + PLACED ( 395000 635000 ) N 
 ;
- SplitCLK_2_91 LSmitll_SPLITT + PLACED ( 385000 785000 ) FN 
 ;
- SplitCLK_2_92 LSmitll_SPLITT + PLACED ( 935000 785000 ) FN 
 ;
- SplitCLK_4_93 LSmitll_SPLITT + PLACED ( 605000 955000 ) N 
 ;
- SplitCLK_2_94 LSmitll_SPLITT + PLACED ( 1295000 635000 ) FN 
 ;
- SplitCLK_2_95 LSmitll_SPLITT + PLACED ( 645000 635000 ) FN 
 ;
- SplitCLK_4_96 LSmitll_SPLITT + PLACED ( 1415000 465000 ) N 
 ;
- SplitCLK_2_97 LSmitll_SPLITT + PLACED ( 1255000 1135000 ) FN 
 ;
- SplitCLK_2_98 LSmitll_SPLITT + PLACED ( 335000 635000 ) FN 
 ;
- SplitCLK_4_99 LSmitll_SPLITT + PLACED ( 795000 785000 ) N 
 ;
- SplitCLK_4_100 LSmitll_SPLITT + PLACED ( 1025000 465000 ) N 
 ;
- SplitCLK_4_101 LSmitll_SPLITT + PLACED ( 275000 465000 ) N 
 ;
- SplitCLK_0_102 LSmitll_SPLITT + PLACED ( 855000 785000 ) S 
 ;
END COMPONENTS

PINS 0 ;
END PINS

NETS 185 ;
- net0
  ( state_obs0_Pad a ) ( Split_62_state_obs0 q1 )
+ ROUTED M1 ( 150000 1590000 ) ( 250000 * ) VIA12 
  NEW M2 ( 250000 1590000 ) ( * 1230000 ) ;
- net1
  ( state_obs1_Pad a ) ( Split_63_state_obs1 q1 )
+ ROUTED M1 ( 680000 1590000 ) ( 730000 * ) VIA12 
  NEW M2 ( 730000 1590000 ) ( * 1060000 ) ( 710000 * ) ;
- net2
  ( TMS_Pad a ) ( Split_46_n88 a )
+ ROUTED M1 ( 1200000 1600000 ) ( 1670000 * ) VIA12 
  NEW M2 ( 1670000 1600000 ) ( * 1100000 ) ;
- net3
  ( OR2T_15_n30 q ) ( DFFT_39__FPB_n81 a )
+ ROUTED M2 ( 1040000 380000 ) ( * 400000 ) VIA12 
  NEW M1 ( 1040000 400000 ) ( 1500000 * ) ( * 380000 ) VIA12 ;
- net4
  ( NOTT_7_n22 q ) ( AND2T_28_n43 a )
+ ROUTED M2 ( 1530000 730000 ) VIA12 
  NEW M1 ( 1530000 730000 ) ( 1440000 * ) VIA12 ;
- net5
  ( AND2T_16_n31 q ) ( AND2T_17_n32 a )
+ ROUTED M2 ( 880000 380000 ) VIA12 
  NEW M1 ( 880000 380000 ) ( 790000 * ) VIA12 ;
- net6
  ( NOTT_8_n23 q ) ( Split_49_n91 a )
+ ROUTED M2 ( 1600000 870000 ) ( * 860000 ) VIA12 
  NEW M1 ( 1600000 860000 ) ( 1410000 * ) VIA12 
  NEW M2 ( 1410000 860000 ) ( * 910000 ) ( 1420000 * ) ;
- net7
  ( AND2T_25_n40 q ) ( AND2T_26_n41 a )
+ ROUTED M2 ( 1030000 1060000 ) VIA12 
  NEW M1 ( 1030000 1060000 ) ( 800000 * ) VIA12 ;
- net8
  ( AND2T_17_n32 q ) ( DFFT_32__FBL_n74 a )
+ ROUTED M2 ( 1180000 380000 ) VIA12 
  NEW M1 ( 1180000 380000 ) ( 950000 * ) VIA12 ;
- net9
  ( NOTT_9_n24 q ) ( Split_50_n92 a )
+ ROUTED M2 ( 410000 870000 ) ( * 910000 ) VIA12 
  NEW M1 ( 410000 910000 ) ( 500000 * ) VIA12 ;
- net10
  ( AND2T_26_n41 q ) ( DFFT_34__FBL_n76 a )
+ ROUTED M2 ( 870000 1060000 ) ( * 1080000 ) VIA12 
  NEW M1 ( 870000 1080000 ) ( 550000 * ) VIA12 
  NEW M2 ( 550000 1080000 ) ( * 1060000 ) ;
- net11
  ( AND2T_18_n33 q ) ( OR2T_19_n34 a )
+ ROUTED M2 ( 460000 1060000 ) ( * 1070000 ) VIA12 
  NEW M1 ( 460000 1070000 ) ( 770000 * ) VIA12 
  NEW M2 ( 770000 1070000 ) ( * 1230000 ) ( 780000 * ) ;
- net12
  ( AND2T_10_n25 q ) ( Split_52_n94 a )
+ ROUTED M2 ( 1330000 870000 ) ( * 850000 ) VIA12 
  NEW M1 ( 1330000 850000 ) ( 1100000 * ) VIA12 
  NEW M2 ( 1100000 850000 ) ( * 770000 ) ;
- net13
  ( AND2T_27_n42 q ) ( DFFT_37__FPB_n79 a )
+ ROUTED M2 ( 300000 730000 ) ( * 590000 ) VIA12 
  NEW M1 ( 300000 590000 ) ( 230000 * ) ( * 570000 ) VIA12 ;
- net14
  ( OR2T_19_n34 q ) ( AND2T_23_n38 b )
+ ROUTED M2 ( 850000 1230000 ) ( * 1260000 ) ( 840000 * ) ( * 1300000 ) VIA12 
  NEW M1 ( 840000 1300000 ) ( 690000 * ) VIA12 
  NEW M2 ( 690000 1300000 ) ( * 1270000 ) ;
- net15
  ( OR2T_11_n26 q ) ( Split_53_n95 a )
+ ROUTED M2 ( 940000 610000 ) ( * 620000 ) VIA12 
  NEW M1 ( 940000 620000 ) ( 1010000 * ) VIA12 
  NEW M2 ( 1010000 620000 ) ( * 730000 ) ;
- net16
  ( AND2T_28_n43 q ) ( OR2T_29_n44 a )
+ ROUTED M2 ( 1600000 730000 ) ( * 750000 ) VIA12 
  NEW M1 ( 1600000 750000 ) ( 1210000 * ) VIA12 
  NEW M2 ( 1210000 750000 ) ( * 730000 ) ;
- net17
  ( OR2T_20_n35 q ) ( AND2T_22_n37 b )
+ ROUTED M2 ( 300000 1100000 ) ( * 1090000 ) ( 320000 * ) ( * 920000 ) VIA12 
  NEW M1 ( 320000 920000 ) ( 670000 * ) VIA12 
  NEW M2 ( 670000 920000 ) ( * 870000 ) ( 680000 * ) ;
- net18
  ( NOTT_12_n27 q ) ( Split_54_n96 a )
+ ROUTED M2 ( 300000 380000 ) ( * 420000 ) VIA12 
  NEW M1 ( 300000 420000 ) ( 390000 * ) VIA12 ;
- net19
  ( OR2T_29_n44 q ) ( AND2T_30_n45 a )
+ ROUTED M2 ( 1280000 730000 ) VIA12 
  NEW M1 ( 1280000 730000 ) ( 1350000 * ) VIA12 
  NEW M2 ( 1350000 730000 ) ( * 610000 ) ( 1390000 * ) ( * 570000 ) ( 1410000 * ) ;
- net20
  ( AND2T_21_n36 q ) ( Split_57_n99 a )
+ ROUTED M2 ( 230000 910000 ) ( * 920000 ) VIA12 
  NEW M1 ( 230000 920000 ) ( 270000 * ) ( * 950000 ) ( 1160000 * ) VIA12 
  NEW M2 ( 1160000 950000 ) ( * 870000 ) ( 1170000 * ) ;
- net21
  ( OR2T_13_n28 q ) ( AND2T_14_n29 a )
+ ROUTED M2 ( 780000 570000 ) VIA12 
  NEW M1 ( 780000 570000 ) ( 690000 * ) VIA12 ;
- net22
  ( AND2T_30_n45 q ) ( DFFT_36__FBL_n78 a )
+ ROUTED M2 ( 1480000 570000 ) VIA12 
  NEW M1 ( 1480000 570000 ) ( 1270000 * ) VIA12 ;
- net23
  ( AND2T_22_n37 q ) ( AND2T_23_n38 a )
+ ROUTED M2 ( 620000 1230000 ) ( * 1260000 ) ( 610000 * ) ( * 1600000 ) VIA12 
  NEW M1 ( 610000 1600000 ) ( 380000 * ) VIA12 
  NEW M2 ( 380000 1600000 ) ( * 1060000 ) VIA12 
  NEW M1 ( 380000 1060000 ) ( 300000 * ) VIA12 ;
- net24
  ( AND2T_14_n29 q ) ( Split_55_n97 a )
+ ROUTED M2 ( 500000 420000 ) ( * 450000 ) VIA12 
  NEW M1 ( 500000 450000 ) ( 850000 * ) VIA12 
  NEW M2 ( 850000 450000 ) ( * 570000 ) ;
- net25
  ( NOTT_31_n46 q ) ( Split_58_n100 a )
+ ROUTED M2 ( 710000 730000 ) ( * 860000 ) VIA12 
  NEW M1 ( 710000 860000 ) ( 980000 * ) VIA12 
  NEW M2 ( 980000 860000 ) ( * 910000 ) ( 990000 * ) ;
- net26
  ( AND2T_23_n38 q ) ( DFFT_33__FBL_n75 a )
+ ROUTED M2 ( 690000 1230000 ) VIA12 
  NEW M1 ( 690000 1230000 ) ( 480000 * ) VIA12 ;
- net27
  ( OR2T_24_n39 q ) ( DFFT_42__FPB_n84 a )
+ ROUTED M2 ( 1330000 1060000 ) VIA12 
  NEW M1 ( 1330000 1060000 ) ( 1120000 * ) VIA12 ;
- net28
  ( DFFT_44__FPB_n86 a ) ( Split_48_n90 q0 )
+ ROUTED M2 ( 1560000 1060000 ) VIA12 
  NEW M1 ( 1560000 1060000 ) ( 1420000 * ) VIA12 ;
- net29
  ( AND2T_21_n36 a ) ( Split_49_n91 q0 )
+ ROUTED M2 ( 1420000 870000 ) VIA12 
  NEW M1 ( 1420000 870000 ) ( 1100000 * ) VIA12 ;
- net30
  ( Split_50_n92 q0 ) ( Split_51_n93 a )
+ ROUTED M2 ( 880000 910000 ) ( * 900000 ) VIA12 
  NEW M1 ( 880000 900000 ) ( 500000 * ) VIA12 
  NEW M2 ( 500000 900000 ) ( * 870000 ) ;
- net31
  ( AND2T_18_n33 b ) ( Split_51_n93 q0 )
+ ROUTED M2 ( 460000 1100000 ) ( * 1090000 ) ( 470000 * ) ( * 890000 ) VIA12 
  NEW M1 ( 470000 890000 ) ( 880000 * ) VIA12 
  NEW M2 ( 880000 890000 ) ( * 870000 ) ;
- net32
  ( OR2T_29_n44 b ) ( Split_52_n94 q0 )
+ ROUTED M2 ( 1210000 770000 ) ( * 760000 ) VIA12 
  NEW M1 ( 1210000 760000 ) ( 1110000 * ) VIA12 
  NEW M2 ( 1110000 760000 ) ( * 730000 ) ( 1100000 * ) ;
- net33
  ( AND2T_26_n41 b ) ( Split_53_n95 q0 )
+ ROUTED M2 ( 940000 570000 ) VIA12 
  NEW M1 ( 940000 570000 ) ( 860000 * ) VIA12 
  NEW M2 ( 860000 570000 ) ( * 1100000 ) ( 870000 * ) ;
- net34
  ( Split_46_n88 q0 ) ( Split_48_n90 a )
+ ROUTED M2 ( 1560000 1100000 ) ( * 1080000 ) VIA12 
  NEW M1 ( 1560000 1080000 ) ( 1670000 * ) ( * 1060000 ) VIA12 ;
- net35
  ( AND2T_21_n36 b ) ( Split_54_n96 q0 )
+ ROUTED M2 ( 390000 380000 ) ( * 390000 ) VIA12 
  NEW M1 ( 390000 390000 ) ( 630000 * ) VIA12 
  NEW M2 ( 630000 390000 ) ( * 880000 ) VIA12 
  NEW M1 ( 630000 880000 ) ( 1170000 * ) VIA12 
  NEW M2 ( 1170000 880000 ) ( * 910000 ) ;
- net36
  ( Split_55_n97 q0 ) ( Split_56_n98 a )
+ ROUTED M2 ( 610000 420000 ) ( * 410000 ) VIA12 
  NEW M1 ( 610000 410000 ) ( 500000 * ) VIA12 
  NEW M2 ( 500000 410000 ) ( * 380000 ) ;
- net37
  ( OR2T_15_n30 b ) ( Split_47_n89 q0 )
+ ROUTED M2 ( 1430000 420000 ) ( * 430000 ) VIA12 
  NEW M1 ( 1430000 430000 ) ( 1690000 * ) VIA12 
  NEW M2 ( 1690000 430000 ) ( * 870000 ) ;
- net38
  ( AND2T_25_n40 a ) ( Split_56_n98 q0 )
+ ROUTED M2 ( 960000 1060000 ) ( * 580000 ) ( 930000 * ) ( * 400000 ) VIA12 
  NEW M1 ( 930000 400000 ) ( 610000 * ) VIA12 
  NEW M2 ( 610000 400000 ) ( * 380000 ) ;
- net39
  ( AND2T_27_n42 a ) ( Split_57_n99 q0 )
+ ROUTED M2 ( 230000 730000 ) ( * 760000 ) VIA12 
  NEW M1 ( 230000 760000 ) ( 320000 * ) VIA12 
  NEW M2 ( 320000 760000 ) ( * 870000 ) VIA12 
  NEW M1 ( 320000 870000 ) ( 230000 * ) VIA12 ;
- net40
  ( Split_58_n100 q0 ) ( Split_60_n102 a )
+ ROUTED M2 ( 530000 770000 ) ( * 820000 ) VIA12 
  NEW M1 ( 530000 820000 ) ( 990000 * ) VIA12 
  NEW M2 ( 990000 820000 ) ( * 870000 ) ;
- net41
  ( OR2T_20_n35 a ) ( Split_59_n101 q0 )
+ ROUTED M2 ( 770000 870000 ) VIA12 
  NEW M1 ( 770000 870000 ) ( 610000 * ) VIA12 ;
- net42
  ( DFFT_43__FPB_n85 a ) ( Split_60_n102 q0 )
+ ROUTED M2 ( 530000 730000 ) VIA12 
  NEW M1 ( 530000 730000 ) ( 390000 * ) VIA12 ;
- net43
  ( OR2T_13_n28 b ) ( Split_64_n106 q0 )
+ ROUTED M2 ( 620000 610000 ) ( * 590000 ) VIA12 
  NEW M1 ( 620000 590000 ) ( 510000 * ) ( * 570000 ) VIA12 ;
- net44
  ( Split_65_n107 q0 ) ( Split_66_n108 a )
+ ROUTED M2 ( 1160000 610000 ) ( * 590000 ) VIA12 
  NEW M1 ( 1160000 590000 ) ( 1050000 * ) ( * 570000 ) VIA12 ;
- net45
  ( OR2T_13_n28 a ) ( Split_66_n108 q0 )
+ ROUTED M2 ( 620000 570000 ) ( * 560000 ) VIA12 
  NEW M1 ( 620000 560000 ) ( 680000 * ) VIA12 
  NEW M2 ( 680000 560000 ) ( * 500000 ) VIA12 
  NEW M1 ( 680000 500000 ) ( 1160000 * ) VIA12 
  NEW M2 ( 1160000 500000 ) ( * 570000 ) ;
- net46
  ( TRST_Pad a ) ( NOTT_12_n27 a )
+ ROUTED M1 ( 570000 80000 ) ( 240000 * ) VIA12 
  NEW M2 ( 240000 80000 ) ( * 420000 ) ( 230000 * ) ;
- net47
  ( OR2T_24_n39 b ) ( Split_48_n90 q1 )
+ ROUTED M2 ( 1580000 1060000 ) ( * 990000 ) VIA12 
  NEW M1 ( 1580000 990000 ) ( 1280000 * ) VIA12 
  NEW M2 ( 1280000 990000 ) ( * 1080000 ) VIA12 
  NEW M1 ( 1280000 1080000 ) ( 1260000 * ) VIA12 
  NEW M2 ( 1260000 1080000 ) ( * 1100000 ) ;
- net48
  ( AND2T_10_n25 b ) ( Split_49_n91 q1 )
+ ROUTED M2 ( 1330000 910000 ) ( * 900000 ) VIA12 
  NEW M1 ( 1330000 900000 ) ( 1440000 * ) VIA12 
  NEW M2 ( 1440000 900000 ) ( * 870000 ) ;
- net49
  ( OR2T_20_n35 b ) ( Split_50_n92 q1 )
+ ROUTED M2 ( 520000 870000 ) ( * 910000 ) VIA12 
  NEW M1 ( 520000 910000 ) ( 610000 * ) VIA12 ;
- net50
  ( AND2T_10_n25 a ) ( Split_51_n93 q1 )
+ ROUTED M2 ( 1260000 870000 ) ( * 790000 ) VIA12 
  NEW M1 ( 1260000 790000 ) ( 900000 * ) VIA12 
  NEW M2 ( 900000 790000 ) ( * 870000 ) ;
- net51
  ( OR2T_11_n26 a ) ( Split_52_n94 q1 )
+ ROUTED M2 ( 1120000 730000 ) VIA12 
  NEW M1 ( 1120000 730000 ) ( 940000 * ) VIA12 ;
- net52
  ( AND2T_17_n32 b ) ( Split_53_n95 q1 )
+ ROUTED M2 ( 950000 420000 ) ( * 570000 ) ( 960000 * ) ;
- net53
  ( Split_47_n89 a ) ( Split_46_n88 q1 )
+ ROUTED M2 ( 1690000 910000 ) ( * 1060000 ) ;
- net54
  ( AND2T_14_n29 b ) ( Split_54_n96 q1 )
+ ROUTED M2 ( 850000 610000 ) ( * 700000 ) VIA12 
  NEW M1 ( 850000 700000 ) ( 320000 * ) VIA12 
  NEW M2 ( 320000 700000 ) ( * 380000 ) VIA12 
  NEW M1 ( 320000 380000 ) ( 410000 * ) VIA12 ;
- net55
  ( NOTT_8_n23 a ) ( Split_47_n89 q1 )
+ ROUTED M2 ( 1530000 910000 ) ( * 900000 ) VIA12 
  NEW M1 ( 1530000 900000 ) ( 1710000 * ) VIA12 
  NEW M2 ( 1710000 900000 ) ( * 870000 ) ;
- net56
  ( DFFT_45__FPB_n87 a ) ( Split_55_n97 q1 )
+ ROUTED M2 ( 520000 380000 ) ( * 370000 ) VIA12 
  NEW M1 ( 520000 370000 ) ( 600000 * ) VIA12 
  NEW M2 ( 600000 370000 ) ( * 300000 ) VIA12 
  NEW M1 ( 600000 300000 ) ( 1570000 * ) VIA12 
  NEW M2 ( 1570000 300000 ) ( * 570000 ) ;
- net57
  ( AND2T_16_n31 a ) ( Split_56_n98 q1 )
+ ROUTED M2 ( 720000 380000 ) VIA12 
  NEW M1 ( 720000 380000 ) ( 630000 * ) VIA12 ;
- net58
  ( AND2T_22_n37 a ) ( Split_57_n99 q1 )
+ ROUTED M2 ( 230000 1060000 ) ( * 1050000 ) ( 240000 * ) ( * 870000 ) ( 250000 * ) ;
- net59
  ( Split_59_n101 a ) ( Split_58_n100 q1 )
+ ROUTED M2 ( 770000 910000 ) VIA12 
  NEW M1 ( 770000 910000 ) ( 1000000 * ) VIA12 
  NEW M2 ( 1000000 910000 ) ( * 870000 ) ( 1010000 * ) ;
- net60
  ( AND2T_18_n33 a ) ( Split_59_n101 q1 )
+ ROUTED M2 ( 390000 1060000 ) ( * 1070000 ) VIA12 
  NEW M1 ( 390000 1070000 ) ( 450000 * ) VIA12 
  NEW M2 ( 450000 1070000 ) ( * 1140000 ) VIA12 
  NEW M1 ( 450000 1140000 ) ( 840000 * ) VIA12 
  NEW M2 ( 840000 1140000 ) ( * 870000 ) VIA12 
  NEW M1 ( 840000 870000 ) ( 790000 * ) VIA12 ;
- net61
  ( DFFT_38__FPB_n80 a ) ( Split_60_n102 q1 )
+ ROUTED M2 ( 800000 730000 ) VIA12 
  NEW M1 ( 800000 730000 ) ( 550000 * ) VIA12 ;
- net62
  ( NOTT_9_n24 a ) ( Split_64_n106 q1 )
+ ROUTED M2 ( 530000 570000 ) ( * 720000 ) VIA12 
  NEW M1 ( 530000 720000 ) ( 280000 * ) VIA12 
  NEW M2 ( 280000 720000 ) ( * 910000 ) VIA12 
  NEW M1 ( 280000 910000 ) ( 340000 * ) VIA12 ;
- net63
  ( NOTT_31_n46 a ) ( Split_65_n107 q1 )
+ ROUTED M2 ( 640000 770000 ) ( * 750000 ) VIA12 
  NEW M1 ( 640000 750000 ) ( 1050000 * ) VIA12 
  NEW M2 ( 1050000 750000 ) ( * 630000 ) ( 1060000 * ) ( * 570000 ) ( 1070000 * ) ;
- net64
  ( NOTT_7_n22 a ) ( Split_66_n108 q1 )
+ ROUTED M2 ( 1180000 570000 ) ( * 740000 ) VIA12 
  NEW M1 ( 1180000 740000 ) ( 1370000 * ) VIA12 
  NEW M2 ( 1370000 740000 ) ( * 770000 ) ;
- net65
  ( OR2T_15_n30 a ) ( Split_61_output1 q0 )
+ ROUTED M2 ( 1430000 380000 ) VIA12 
  NEW M1 ( 1430000 380000 ) ( 1320000 * ) VIA12 ;
- net66
  ( DFFT_32__FBL_n74 q ) ( Split_61_output1 a )
+ ROUTED M2 ( 1230000 380000 ) ( * 420000 ) VIA12 
  NEW M1 ( 1230000 420000 ) ( 1320000 * ) VIA12 ;
- net67
  ( DFFT_33__FBL_n75 q ) ( Split_62_state_obs0 a )
+ ROUTED M2 ( 530000 1230000 ) ( * 1350000 ) VIA12 
  NEW M1 ( 530000 1350000 ) ( 240000 * ) VIA12 
  NEW M2 ( 240000 1350000 ) ( * 1270000 ) ( 230000 * ) ;
- net68
  ( DFFT_34__FBL_n76 q ) ( Split_63_state_obs1 a )
+ ROUTED M2 ( 600000 1060000 ) ( * 1100000 ) VIA12 
  NEW M1 ( 600000 1100000 ) ( 690000 * ) VIA12 ;
- net69
  ( DFFT_35__FBL_n77 q ) ( Split_64_n106 a )
+ ROUTED M2 ( 420000 570000 ) ( * 610000 ) VIA12 
  NEW M1 ( 420000 610000 ) ( 510000 * ) VIA12 ;
- net70
  ( DFFT_36__FBL_n78 q ) ( Split_65_n107 a )
+ ROUTED M2 ( 1050000 610000 ) ( * 600000 ) VIA12 
  NEW M1 ( 1050000 600000 ) ( 1320000 * ) VIA12 
  NEW M2 ( 1320000 600000 ) ( * 570000 ) ;
- net71
  ( OR2T_11_n26 b ) ( DFFT_38__FPB_n80 q )
+ ROUTED M2 ( 850000 730000 ) ( * 770000 ) VIA12 
  NEW M1 ( 850000 770000 ) ( 940000 * ) VIA12 ;
- net72
  ( AND2T_16_n31 b ) ( DFFT_39__FPB_n81 q )
+ ROUTED M2 ( 790000 420000 ) ( * 410000 ) VIA12 
  NEW M1 ( 790000 410000 ) ( 1090000 * ) VIA12 
  NEW M2 ( 1090000 410000 ) ( * 380000 ) ;
- net73
  ( DFFT_40__FPB_n82 q ) ( DFFT_41__FPB_n83 a )
+ ROUTED M2 ( 390000 1230000 ) ( * 1240000 ) VIA12 
  NEW M1 ( 390000 1240000 ) ( 940000 * ) VIA12 
  NEW M2 ( 940000 1240000 ) ( * 1230000 ) ;
- net74
  ( OR2T_19_n34 b ) ( DFFT_41__FPB_n83 q )
+ ROUTED M2 ( 990000 1230000 ) ( * 1350000 ) VIA12 
  NEW M1 ( 990000 1350000 ) ( 780000 * ) VIA12 
  NEW M2 ( 780000 1350000 ) ( * 1270000 ) ;
- net75
  ( AND2T_25_n40 b ) ( DFFT_42__FPB_n84 q )
+ ROUTED M2 ( 1170000 1060000 ) ( * 1080000 ) VIA12 
  NEW M1 ( 1170000 1080000 ) ( 1040000 * ) VIA12 
  NEW M2 ( 1040000 1080000 ) ( * 1100000 ) ( 1030000 * ) ;
- net76
  ( AND2T_27_n42 b ) ( DFFT_43__FPB_n85 q )
+ ROUTED M2 ( 300000 770000 ) VIA12 
  NEW M1 ( 300000 770000 ) ( 430000 * ) VIA12 
  NEW M2 ( 430000 770000 ) ( * 730000 ) ( 440000 * ) ;
- net77
  ( AND2T_28_n43 b ) ( DFFT_44__FPB_n86 q )
+ ROUTED M2 ( 1600000 770000 ) ( * 780000 ) VIA12 
  NEW M1 ( 1600000 780000 ) ( 1480000 * ) VIA12 
  NEW M2 ( 1480000 780000 ) ( * 1060000 ) ( 1470000 * ) ;
- net78
  ( DFFT_35__FBL_n77 a ) ( DFFT_37__FPB_n79 q )
+ ROUTED M2 ( 370000 570000 ) VIA12 
  NEW M1 ( 370000 570000 ) ( 280000 * ) VIA12 ;
- net79
  ( AND2T_30_n45 b ) ( DFFT_45__FPB_n87 q )
+ ROUTED M2 ( 1620000 570000 ) ( * 700000 ) VIA12 
  NEW M1 ( 1620000 700000 ) ( 1490000 * ) VIA12 
  NEW M2 ( 1490000 700000 ) ( * 610000 ) ( 1480000 * ) ;
- net80
  ( DFFT_40__FPB_n82 a ) ( Split_62_state_obs0 q0 )
+ ROUTED M2 ( 340000 1230000 ) VIA12 
  NEW M1 ( 340000 1230000 ) ( 230000 * ) VIA12 ;
- net81
  ( OR2T_24_n39 a ) ( Split_63_state_obs1 q0 )
+ ROUTED M2 ( 690000 1060000 ) ( * 1090000 ) ( 680000 * ) ( * 1110000 ) VIA12 
  NEW M1 ( 680000 1110000 ) ( 1270000 * ) VIA12 
  NEW M2 ( 1270000 1110000 ) ( * 1060000 ) ( 1260000 * ) ;
- net82
  ( output1_Pad a ) ( Split_61_output1 q1 )
+ ROUTED M1 ( 1110000 80000 ) ( 1340000 * ) VIA12 
  NEW M2 ( 1340000 80000 ) ( * 380000 ) ;
- net83
  ( SplitCLK_0_102 q0 ) ( SplitCLK_0_58 a )
+ ROUTED M2 ( 890000 840000 ) ( * 830000 ) VIA12 
  NEW M1 ( 890000 830000 ) ( 1130000 * ) VIA12 
  NEW M2 ( 1130000 830000 ) ( * 800000 ) ;
- net84
  ( SplitCLK_0_102 q1 ) ( SplitCLK_2_76 a )
+ ROUTED M2 ( 870000 840000 ) VIA12 
  NEW M1 ( 870000 840000 ) ( 580000 * ) VIA12 ;
- net85
  ( SplitCLK_4_101 q0 ) ( NOTT_12_n27 clk )
+ ROUTED M2 ( 230000 380000 ) ( * 390000 ) VIA12 
  NEW M1 ( 230000 390000 ) ( 290000 * ) VIA12 
  NEW M2 ( 290000 390000 ) ( * 480000 ) ;
- net86
  ( SplitCLK_4_100 q0 ) ( DFFT_39__FPB_n81 clk )
+ ROUTED M2 ( 1040000 480000 ) ( * 420000 ) ;
- net87
  ( SplitCLK_4_99 q0 ) ( DFFT_38__FPB_n80 clk )
+ ROUTED M2 ( 800000 770000 ) ( * 800000 ) ( 810000 * ) ;
- net88
  ( SplitCLK_2_98 q0 ) ( DFFT_37__FPB_n79 clk )
+ ROUTED M2 ( 370000 650000 ) ( * 630000 ) VIA12 
  NEW M1 ( 370000 630000 ) ( 230000 * ) ( * 610000 ) VIA12 ;
- net89
  ( SplitCLK_2_97 q0 ) ( OR2T_24_n39 clk )
+ ROUTED M2 ( 1290000 1150000 ) ( * 1100000 ) VIA12 
  NEW M1 ( 1290000 1100000 ) ( 1330000 * ) VIA12 ;
- net90
  ( SplitCLK_4_96 q0 ) ( OR2T_15_n30 clk )
+ ROUTED M2 ( 1430000 480000 ) ( * 470000 ) VIA12 
  NEW M1 ( 1430000 470000 ) ( 1490000 * ) VIA12 
  NEW M2 ( 1490000 470000 ) ( * 420000 ) ( 1500000 * ) ;
- net91
  ( SplitCLK_2_95 q0 ) ( OR2T_13_n28 clk )
+ ROUTED M2 ( 680000 650000 ) ( * 610000 ) ( 690000 * ) ;
- net92
  ( SplitCLK_2_94 q0 ) ( DFFT_36__FBL_n78 clk )
+ ROUTED M2 ( 1270000 610000 ) ( * 620000 ) VIA12 
  NEW M1 ( 1270000 620000 ) ( 1320000 * ) VIA12 
  NEW M2 ( 1320000 620000 ) ( * 650000 ) ( 1330000 * ) ;
- net93
  ( SplitCLK_4_93 q0 ) ( OR2T_20_n35 clk )
+ ROUTED M2 ( 620000 970000 ) ( * 910000 ) VIA12 
  NEW M1 ( 620000 910000 ) ( 680000 * ) VIA12 ;
- net94
  ( SplitCLK_2_92 q0 ) ( OR2T_11_n26 clk )
+ ROUTED M2 ( 970000 800000 ) ( * 770000 ) VIA12 
  NEW M1 ( 970000 770000 ) ( 1010000 * ) VIA12 ;
- net95
  ( SplitCLK_2_91 q0 ) ( DFFT_43__FPB_n85 clk )
+ ROUTED M2 ( 390000 770000 ) ( * 790000 ) ( 410000 * ) ( * 800000 ) ( 420000 * ) ;
- net96
  ( SplitCLK_4_90 q0 ) ( DFFT_35__FBL_n77 clk )
+ ROUTED M2 ( 370000 610000 ) ( * 620000 ) VIA12 
  NEW M1 ( 370000 620000 ) ( 410000 * ) VIA12 
  NEW M2 ( 410000 620000 ) ( * 650000 ) ;
- net97
  ( SplitCLK_2_89 q0 ) ( DFFT_34__FBL_n76 clk )
+ ROUTED M2 ( 550000 1100000 ) ( * 1140000 ) ( 570000 * ) ( * 1150000 ) ( 580000 * ) ;
- net98
  ( SplitCLK_2_88 q0 ) ( DFFT_41__FPB_n83 clk )
+ ROUTED M2 ( 940000 1270000 ) ( * 1300000 ) VIA12 
  NEW M1 ( 940000 1300000 ) ( 970000 * ) VIA12 ;
- net99
  ( SplitCLK_2_87 q0 ) ( DFFT_40__FPB_n82 clk )
+ ROUTED M2 ( 340000 1270000 ) ( * 1290000 ) ( 360000 * ) ( * 1300000 ) ( 370000 * ) ;
- net100
  ( SplitCLK_4_86 q0 ) ( AND2T_28_n43 clk )
+ ROUTED M2 ( 1530000 800000 ) ( * 770000 ) ;
- net101
  ( SplitCLK_2_85 q0 ) ( AND2T_27_n42 clk )
+ ROUTED M2 ( 230000 770000 ) ( * 790000 ) ( 250000 * ) ( * 800000 ) ( 260000 * ) ;
- net102
  ( SplitCLK_2_84 q0 ) ( AND2T_17_n32 clk )
+ ROUTED M2 ( 880000 420000 ) ( * 470000 ) ( 900000 * ) ( * 480000 ) ( 910000 * ) ;
- net103
  ( SplitCLK_4_83 q0 ) ( AND2T_16_n31 clk )
+ ROUTED M2 ( 720000 420000 ) ( * 480000 ) ( 730000 * ) ;
- net104
  ( SplitCLK_2_82 q0 ) ( AND2T_23_n38 clk )
+ ROUTED M2 ( 620000 1270000 ) ( * 1290000 ) ( 640000 * ) ( * 1300000 ) ( 650000 * ) ;
- net105
  ( SplitCLK_2_81 q0 ) ( AND2T_22_n37 clk )
+ ROUTED M2 ( 230000 1100000 ) ( * 1140000 ) ( 250000 * ) ( * 1150000 ) ( 260000 * ) ;
- net106
  ( SplitCLK_4_80 q0 ) ( AND2T_21_n36 clk )
+ ROUTED M2 ( 1100000 970000 ) ( * 910000 ) ;
- net107
  ( SplitCLK_2_79 q0 ) ( AND2T_10_n25 clk )
+ ROUTED M2 ( 1260000 910000 ) ( * 960000 ) ( 1280000 * ) ( * 970000 ) ( 1290000 * ) ;
- net108
  ( SplitCLK_4_78 q0 ) ( NOTT_9_n24 clk )
+ ROUTED M2 ( 340000 870000 ) ( * 900000 ) ( 350000 * ) ( * 970000 ) ;
- net109
  ( SplitCLK_2_77 q0 ) ( NOTT_7_n22 clk )
+ ROUTED M2 ( 1370000 730000 ) ( 1380000 * ) ( * 740000 ) ( 1390000 * ) ( * 800000 ) ( 1400000 * ) ;
- net110
  ( SplitCLK_2_76 q1 ) ( SplitCLK_6_67 a )
+ ROUTED M2 ( 560000 800000 ) ( * 1130000 ) VIA12 
  NEW M1 ( 560000 1130000 ) ( 620000 * ) VIA12 
  NEW M2 ( 620000 1130000 ) ( * 1150000 ) ;
- net111
  ( SplitCLK_2_76 q0 ) ( SplitCLK_4_75 a )
+ ROUTED M2 ( 480000 690000 ) ( * 800000 ) VIA12 
  NEW M1 ( 480000 800000 ) ( 580000 * ) VIA12 ;
- net112
  ( SplitCLK_4_75 q1 ) ( SplitCLK_4_71 a )
+ ROUTED M2 ( 500000 650000 ) ( * 690000 ) VIA12 
  NEW M1 ( 500000 690000 ) ( 600000 * ) VIA12 ;
- net113
  ( SplitCLK_4_75 q0 ) ( SplitCLK_2_74 a )
+ ROUTED M2 ( 250000 690000 ) ( * 670000 ) VIA12 
  NEW M1 ( 250000 670000 ) ( 480000 * ) ( * 650000 ) VIA12 ;
- net114
  ( SplitCLK_2_74 q1 ) ( SplitCLK_0_72 a )
+ ROUTED M2 ( 310000 650000 ) VIA12 
  NEW M1 ( 310000 650000 ) ( 230000 * ) VIA12 ;
- net115
  ( SplitCLK_2_74 q0 ) ( SplitCLK_0_73 a )
+ ROUTED M2 ( 250000 480000 ) ( * 510000 ) ( 260000 * ) ( * 650000 ) ( 250000 * ) ;
- net116
  ( SplitCLK_0_73 q0 ) ( SplitCLK_2_98 a )
+ ROUTED M2 ( 250000 520000 ) ( 240000 * ) ( * 480000 ) VIA12 
  NEW M1 ( 240000 480000 ) ( 380000 * ) VIA12 
  NEW M2 ( 380000 480000 ) ( * 690000 ) ( 370000 * ) ;
- net117
  ( SplitCLK_0_73 q1 ) ( SplitCLK_4_101 a )
+ ROUTED M2 ( 290000 520000 ) VIA12 
  NEW M1 ( 290000 520000 ) ( 230000 * ) VIA12 ;
- net118
  ( SplitCLK_0_72 q0 ) ( SplitCLK_2_85 a )
+ ROUTED M2 ( 260000 840000 ) ( * 830000 ) VIA12 
  NEW M1 ( 260000 830000 ) ( 310000 * ) VIA12 
  NEW M2 ( 310000 830000 ) ( * 690000 ) ;
- net119
  ( SplitCLK_0_72 q1 ) ( SplitCLK_4_90 a )
+ ROUTED M2 ( 410000 690000 ) VIA12 
  NEW M1 ( 410000 690000 ) ( 290000 * ) VIA12 ;
- net120
  ( SplitCLK_4_71 q0 ) ( SplitCLK_6_69 a )
+ ROUTED M2 ( 600000 650000 ) VIA12 
  NEW M1 ( 600000 650000 ) ( 540000 * ) VIA12 ;
- net121
  ( SplitCLK_4_71 q1 ) ( SplitCLK_0_70 a )
+ ROUTED M2 ( 620000 650000 ) ( * 620000 ) VIA12 
  NEW M1 ( 620000 620000 ) ( 710000 * ) VIA12 
  NEW M2 ( 710000 620000 ) ( * 480000 ) ( 690000 * ) ;
- net122
  ( SplitCLK_0_70 q1 ) ( SplitCLK_4_83 a )
+ ROUTED M2 ( 730000 520000 ) VIA12 
  NEW M1 ( 730000 520000 ) ( 670000 * ) VIA12 ;
- net123
  ( SplitCLK_0_70 q0 ) ( SplitCLK_2_95 a )
+ ROUTED M2 ( 680000 690000 ) ( * 680000 ) ( 690000 * ) ( * 620000 ) ( 700000 * ) ( * 520000 ) ( 690000 * ) ;
- net124
  ( SplitCLK_6_69 q1 ) ( SplitCLK_2_91 a )
+ ROUTED M2 ( 420000 840000 ) ( * 830000 ) VIA12 
  NEW M1 ( 420000 830000 ) ( 570000 * ) VIA12 
  NEW M2 ( 570000 830000 ) ( * 690000 ) ( 560000 * ) ;
- net125
  ( SplitCLK_6_69 q0 ) ( SplitCLK_4_68 a )
+ ROUTED M2 ( 540000 690000 ) ( * 670000 ) VIA12 
  NEW M1 ( 540000 670000 ) ( 720000 * ) ( * 690000 ) VIA12 ;
- net126
  ( SplitCLK_4_68 q1 ) ( AND2T_14_n29 clk )
+ ROUTED M2 ( 740000 650000 ) ( * 610000 ) VIA12 
  NEW M1 ( 740000 610000 ) ( 780000 * ) VIA12 ;
- net127
  ( SplitCLK_4_68 q0 ) ( NOTT_31_n46 clk )
+ ROUTED M2 ( 640000 730000 ) ( * 650000 ) VIA12 
  NEW M1 ( 640000 650000 ) ( 720000 * ) VIA12 ;
- net128
  ( SplitCLK_6_67 q0 ) ( SplitCLK_4_62 a )
+ ROUTED M2 ( 740000 1190000 ) VIA12 
  NEW M1 ( 740000 1190000 ) ( 620000 * ) VIA12 ;
- net129
  ( SplitCLK_6_67 q1 ) ( SplitCLK_6_66 a )
+ ROUTED M2 ( 640000 1190000 ) ( * 1170000 ) VIA12 
  NEW M1 ( 640000 1170000 ) ( 410000 * ) ( * 1150000 ) VIA12 ;
- net130
  ( SplitCLK_6_66 q0 ) ( SplitCLK_2_64 a )
+ ROUTED M2 ( 410000 1190000 ) ( * 1290000 ) VIA12 
  NEW M1 ( 410000 1290000 ) ( 440000 * ) VIA12 
  NEW M2 ( 440000 1290000 ) ( * 1340000 ) VIA12 
  NEW M1 ( 440000 1340000 ) ( 490000 * ) VIA12 ;
- net131
  ( SplitCLK_6_66 q1 ) ( SplitCLK_2_65 a )
+ ROUTED M2 ( 430000 1190000 ) VIA12 
  NEW M1 ( 430000 1190000 ) ( 360000 * ) VIA12 ;
- net132
  ( SplitCLK_2_65 q0 ) ( SplitCLK_4_78 a )
+ ROUTED M2 ( 350000 1010000 ) ( * 1150000 ) ( 360000 * ) ;
- net133
  ( SplitCLK_2_65 q1 ) ( SplitCLK_2_81 a )
+ ROUTED M2 ( 260000 1190000 ) ( * 1180000 ) VIA12 
  NEW M1 ( 260000 1180000 ) ( 340000 * ) VIA12 
  NEW M2 ( 340000 1180000 ) ( * 1150000 ) ;
- net134
  ( SplitCLK_2_64 q0 ) ( SplitCLK_2_87 a )
+ ROUTED M2 ( 370000 1340000 ) ( * 1320000 ) VIA12 
  NEW M1 ( 370000 1320000 ) ( 490000 * ) VIA12 
  NEW M2 ( 490000 1320000 ) ( * 1300000 ) ;
- net135
  ( SplitCLK_2_64 q1 ) ( SplitCLK_4_63 a )
+ ROUTED M2 ( 410000 1340000 ) ( * 1330000 ) VIA12 
  NEW M1 ( 410000 1330000 ) ( 470000 * ) VIA12 
  NEW M2 ( 470000 1330000 ) ( * 1300000 ) ;
- net136
  ( SplitCLK_4_63 q0 ) ( AND2T_18_n33 clk )
+ ROUTED M2 ( 410000 1300000 ) VIA12 
  NEW M1 ( 410000 1300000 ) ( 500000 * ) VIA12 
  NEW M2 ( 500000 1300000 ) ( * 1100000 ) VIA12 
  NEW M1 ( 500000 1100000 ) ( 390000 * ) VIA12 ;
- net137
  ( SplitCLK_4_63 q1 ) ( DFFT_33__FBL_n75 clk )
+ ROUTED M2 ( 430000 1300000 ) ( * 1270000 ) VIA12 
  NEW M1 ( 430000 1270000 ) ( 480000 * ) VIA12 ;
- net138
  ( SplitCLK_4_62 q1 ) ( SplitCLK_0_60 a )
+ ROUTED M2 ( 820000 1150000 ) VIA12 
  NEW M1 ( 820000 1150000 ) ( 760000 * ) VIA12 ;
- net139
  ( SplitCLK_4_62 q0 ) ( SplitCLK_2_61 a )
+ ROUTED M2 ( 700000 1190000 ) ( * 1160000 ) VIA12 
  NEW M1 ( 700000 1160000 ) ( 740000 * ) ( * 1150000 ) VIA12 ;
- net140
  ( SplitCLK_2_61 q1 ) ( SplitCLK_2_89 a )
+ ROUTED M2 ( 680000 1150000 ) ( * 1270000 ) VIA12 
  NEW M1 ( 680000 1270000 ) ( 580000 * ) VIA12 
  NEW M2 ( 580000 1270000 ) ( * 1190000 ) ;
- net141
  ( SplitCLK_2_61 q0 ) ( SplitCLK_4_93 a )
+ ROUTED M2 ( 620000 1010000 ) ( * 1020000 ) VIA12 
  NEW M1 ( 620000 1020000 ) ( 700000 * ) VIA12 
  NEW M2 ( 700000 1020000 ) ( * 1150000 ) ;
- net142
  ( SplitCLK_0_60 q0 ) ( SplitCLK_2_82 a )
+ ROUTED M2 ( 650000 1340000 ) ( * 1330000 ) VIA12 
  NEW M1 ( 650000 1330000 ) ( 820000 * ) VIA12 
  NEW M2 ( 820000 1330000 ) ( * 1190000 ) ;
- net143
  ( SplitCLK_0_60 q1 ) ( SplitCLK_4_59 a )
+ ROUTED M2 ( 860000 1190000 ) VIA12 
  NEW M1 ( 860000 1190000 ) ( 800000 * ) VIA12 ;
- net144
  ( SplitCLK_4_59 q1 ) ( AND2T_26_n41 clk )
+ ROUTED M2 ( 800000 1100000 ) VIA12 
  NEW M1 ( 800000 1100000 ) ( 880000 * ) VIA12 
  NEW M2 ( 880000 1100000 ) ( * 1150000 ) ;
- net145
  ( SplitCLK_4_59 q0 ) ( OR2T_19_n34 clk )
+ ROUTED M2 ( 850000 1270000 ) VIA12 
  NEW M1 ( 850000 1270000 ) ( 830000 * ) VIA12 
  NEW M2 ( 830000 1270000 ) ( * 1150000 ) ( 860000 * ) ;
- net146
  ( SplitCLK_0_58 q0 ) ( SplitCLK_6_48 a )
+ ROUTED M2 ( 1130000 840000 ) ( * 970000 ) ( 1160000 * ) ;
- net147
  ( SplitCLK_0_58 q1 ) ( SplitCLK_4_57 a )
+ ROUTED M2 ( 1110000 840000 ) VIA12 
  NEW M1 ( 1110000 840000 ) ( 1190000 * ) VIA12 
  NEW M2 ( 1190000 840000 ) ( * 690000 ) ;
- net148
  ( SplitCLK_4_57 q1 ) ( SplitCLK_4_52 a )
+ ROUTED M2 ( 1390000 690000 ) ( * 710000 ) VIA12 
  NEW M1 ( 1390000 710000 ) ( 1210000 * ) VIA12 
  NEW M2 ( 1210000 710000 ) ( * 650000 ) ;
- net149
  ( SplitCLK_4_57 q0 ) ( SplitCLK_6_56 a )
+ ROUTED M2 ( 1070000 650000 ) ( * 670000 ) VIA12 
  NEW M1 ( 1070000 670000 ) ( 1190000 * ) ( * 650000 ) VIA12 ;
- net150
  ( SplitCLK_6_56 q0 ) ( SplitCLK_0_54 a )
+ ROUTED M2 ( 1070000 690000 ) ( * 680000 ) VIA12 
  NEW M1 ( 1070000 680000 ) ( 990000 * ) ( * 660000 ) ( 1150000 * ) ( * 650000 ) VIA12 ;
- net151
  ( SplitCLK_6_56 q1 ) ( SplitCLK_4_55 a )
+ ROUTED M2 ( 1090000 690000 ) ( * 550000 ) VIA12 
  NEW M1 ( 1090000 550000 ) ( 970000 * ) VIA12 
  NEW M2 ( 970000 550000 ) ( * 520000 ) ( 960000 * ) ;
- net152
  ( SplitCLK_4_55 q0 ) ( SplitCLK_2_84 a )
+ ROUTED M2 ( 910000 520000 ) ( * 510000 ) VIA12 
  NEW M1 ( 910000 510000 ) ( 960000 * ) VIA12 
  NEW M2 ( 960000 510000 ) ( * 480000 ) ;
- net153
  ( SplitCLK_4_55 q1 ) ( SplitCLK_4_100 a )
+ ROUTED M2 ( 980000 480000 ) ( * 520000 ) VIA12 
  NEW M1 ( 980000 520000 ) ( 1040000 * ) VIA12 ;
- net154
  ( SplitCLK_0_54 q0 ) ( SplitCLK_2_92 a )
+ ROUTED M2 ( 1150000 690000 ) ( * 810000 ) VIA12 
  NEW M1 ( 1150000 810000 ) ( 970000 * ) VIA12 
  NEW M2 ( 970000 810000 ) ( * 840000 ) ;
- net155
  ( SplitCLK_0_54 q1 ) ( SplitCLK_4_53 a )
+ ROUTED M2 ( 1250000 690000 ) VIA12 
  NEW M1 ( 1250000 690000 ) ( 1130000 * ) VIA12 ;
- net156
  ( SplitCLK_4_53 q0 ) ( DFFT_32__FBL_n74 clk )
+ ROUTED M2 ( 1250000 650000 ) ( * 640000 ) ( 1230000 * ) ( * 430000 ) VIA12 
  NEW M1 ( 1230000 430000 ) ( 1180000 * ) ( * 420000 ) VIA12 ;
- net157
  ( SplitCLK_4_53 q1 ) ( OR2T_29_n44 clk )
+ ROUTED M2 ( 1270000 650000 ) ( * 770000 ) ( 1280000 * ) ;
- net158
  ( SplitCLK_4_52 q0 ) ( SplitCLK_0_50 a )
+ ROUTED M2 ( 1470000 650000 ) VIA12 
  NEW M1 ( 1470000 650000 ) ( 1390000 * ) VIA12 ;
- net159
  ( SplitCLK_4_52 q1 ) ( SplitCLK_4_51 a )
+ ROUTED M2 ( 1510000 690000 ) ( 1500000 * ) ( * 660000 ) VIA12 
  NEW M1 ( 1500000 660000 ) ( 1410000 * ) VIA12 
  NEW M2 ( 1410000 660000 ) ( * 650000 ) ;
- net160
  ( SplitCLK_4_51 q0 ) ( SplitCLK_2_94 a )
+ ROUTED M2 ( 1330000 690000 ) ( * 670000 ) VIA12 
  NEW M1 ( 1330000 670000 ) ( 1510000 * ) ( * 650000 ) VIA12 ;
- net161
  ( SplitCLK_4_51 q1 ) ( SplitCLK_4_96 a )
+ ROUTED M2 ( 1430000 520000 ) ( * 530000 ) VIA12 
  NEW M1 ( 1430000 530000 ) ( 1530000 * ) VIA12 
  NEW M2 ( 1530000 530000 ) ( * 650000 ) ;
- net162
  ( SplitCLK_0_50 q0 ) ( SplitCLK_2_77 a )
+ ROUTED M2 ( 1400000 840000 ) ( * 830000 ) ( 1370000 * ) ( * 780000 ) ( 1360000 * ) ( * 630000 ) VIA12 
  NEW M1 ( 1360000 630000 ) ( 1460000 * ) VIA12 
  NEW M2 ( 1460000 630000 ) ( * 690000 ) ( 1470000 * ) ;
- net163
  ( SplitCLK_0_50 q1 ) ( SplitCLK_4_49 a )
+ ROUTED M2 ( 1570000 690000 ) VIA12 
  NEW M1 ( 1570000 690000 ) ( 1450000 * ) VIA12 ;
- net164
  ( SplitCLK_4_49 q0 ) ( AND2T_30_n45 clk )
+ ROUTED M2 ( 1570000 650000 ) ( * 640000 ) VIA12 
  NEW M1 ( 1570000 640000 ) ( 1420000 * ) VIA12 
  NEW M2 ( 1420000 640000 ) ( * 610000 ) ( 1410000 * ) ;
- net165
  ( SplitCLK_4_49 q1 ) ( DFFT_45__FPB_n87 clk )
+ ROUTED M2 ( 1570000 610000 ) ( * 620000 ) ( 1580000 * ) ( * 650000 ) ( 1590000 * ) ;
- net166
  ( SplitCLK_6_48 q0 ) ( SplitCLK_4_43 a )
+ ROUTED M2 ( 1410000 1010000 ) ( * 1090000 ) VIA12 
  NEW M1 ( 1410000 1090000 ) ( 1160000 * ) VIA12 
  NEW M2 ( 1160000 1090000 ) ( * 1010000 ) ;
- net167
  ( SplitCLK_6_48 q1 ) ( SplitCLK_6_47 a )
+ ROUTED M2 ( 1180000 1010000 ) ( * 1000000 ) VIA12 
  NEW M1 ( 1180000 1000000 ) ( 990000 * ) VIA12 
  NEW M2 ( 990000 1000000 ) ( * 970000 ) ( 980000 * ) ;
- net168
  ( SplitCLK_6_47 q0 ) ( SplitCLK_6_45 a )
+ ROUTED M2 ( 950000 1150000 ) ( * 1010000 ) VIA12 
  NEW M1 ( 950000 1010000 ) ( 980000 * ) VIA12 ;
- net169
  ( SplitCLK_6_47 q1 ) ( SplitCLK_6_46 a )
+ ROUTED M2 ( 920000 970000 ) ( * 980000 ) VIA12 
  NEW M1 ( 920000 980000 ) ( 1000000 * ) VIA12 
  NEW M2 ( 1000000 980000 ) ( * 1010000 ) ;
- net170
  ( SplitCLK_6_46 q0 ) ( SplitCLK_4_80 a )
+ ROUTED M2 ( 1100000 1010000 ) ( * 1090000 ) VIA12 
  NEW M1 ( 1100000 1090000 ) ( 920000 * ) VIA12 
  NEW M2 ( 920000 1090000 ) ( * 1010000 ) ;
- net171
  ( SplitCLK_6_46 q1 ) ( SplitCLK_4_99 a )
+ ROUTED M2 ( 810000 840000 ) ( * 1010000 ) VIA12 
  NEW M1 ( 810000 1010000 ) ( 940000 * ) VIA12 ;
- net172
  ( SplitCLK_6_45 q1 ) ( SplitCLK_2_88 a )
+ ROUTED M2 ( 970000 1340000 ) ( * 1310000 ) ( 960000 * ) ( * 1190000 ) ( 970000 * ) ;
- net173
  ( SplitCLK_6_45 q0 ) ( SplitCLK_4_44 a )
+ ROUTED M2 ( 1040000 1190000 ) VIA12 
  NEW M1 ( 1040000 1190000 ) ( 950000 * ) VIA12 ;
- net174
  ( SplitCLK_4_44 q0 ) ( AND2T_25_n40 clk )
+ ROUTED M2 ( 960000 1100000 ) ( * 1150000 ) VIA12 
  NEW M1 ( 960000 1150000 ) ( 1040000 * ) VIA12 ;
- net175
  ( SplitCLK_4_44 q1 ) ( DFFT_42__FPB_n84 clk )
+ ROUTED M2 ( 1060000 1150000 ) ( * 1100000 ) VIA12 
  NEW M1 ( 1060000 1100000 ) ( 1120000 * ) VIA12 ;
- net176
  ( SplitCLK_4_43 q0 ) ( SplitCLK_6_41 a )
+ ROUTED M2 ( 1410000 970000 ) VIA12 
  NEW M1 ( 1410000 970000 ) ( 1350000 * ) VIA12 ;
- net177
  ( SplitCLK_4_43 q1 ) ( SplitCLK_0_42 a )
+ ROUTED M2 ( 1430000 970000 ) ( * 800000 ) ( 1460000 * ) ;
- net178
  ( SplitCLK_0_42 q0 ) ( SplitCLK_2_79 a )
+ ROUTED M2 ( 1460000 840000 ) ( * 1070000 ) VIA12 
  NEW M1 ( 1460000 1070000 ) ( 1300000 * ) VIA12 
  NEW M2 ( 1300000 1070000 ) ( * 1010000 ) ( 1290000 * ) ;
- net179
  ( SplitCLK_0_42 q1 ) ( SplitCLK_4_86 a )
+ ROUTED M2 ( 1530000 840000 ) VIA12 
  NEW M1 ( 1530000 840000 ) ( 1440000 * ) VIA12 ;
- net180
  ( SplitCLK_6_41 q1 ) ( SplitCLK_2_97 a )
+ ROUTED M2 ( 1290000 1190000 ) ( * 1180000 ) VIA12 
  NEW M1 ( 1290000 1180000 ) ( 1360000 * ) VIA12 
  NEW M2 ( 1360000 1180000 ) ( * 1010000 ) ( 1370000 * ) ;
- net181
  ( SplitCLK_6_41 q0 ) ( SplitCLK_4_40 a )
+ ROUTED M2 ( 1470000 1010000 ) VIA12 
  NEW M1 ( 1470000 1010000 ) ( 1350000 * ) VIA12 ;
- net182
  ( SplitCLK_4_40 q0 ) ( NOTT_8_n23 clk )
+ ROUTED M2 ( 1470000 970000 ) ( * 870000 ) VIA12 
  NEW M1 ( 1470000 870000 ) ( 1530000 * ) VIA12 ;
- net183
  ( SplitCLK_4_40 q1 ) ( DFFT_44__FPB_n86 clk )
+ ROUTED M2 ( 1420000 1100000 ) ( * 1090000 ) VIA12 
  NEW M1 ( 1420000 1090000 ) ( 1490000 * ) VIA12 
  NEW M2 ( 1490000 1090000 ) ( * 970000 ) ;
- net184
  ( GCLK_Pad a ) ( SplitCLK_0_102 a )
+ ROUTED M1 ( 60000 80000 ) ( 200000 * ) VIA12 
  NEW M2 ( 200000 80000 ) ( * 500000 ) VIA12 
  NEW M1 ( 200000 500000 ) ( 340000 * ) ( * 520000 ) ( 660000 * ) ( * 530000 ) ( 890000 * ) VIA12 
  NEW M2 ( 890000 530000 ) ( * 800000 ) ;
END NETS

END DESIGN
