;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Estop
Estop__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Estop__0__MASK EQU 0x10
Estop__0__PC EQU CYREG_IO_PC_PRT15_PC4
Estop__0__PORT EQU 15
Estop__0__SHIFT EQU 4
Estop__AG EQU CYREG_PRT15_AG
Estop__AMUX EQU CYREG_PRT15_AMUX
Estop__BIE EQU CYREG_PRT15_BIE
Estop__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Estop__BYP EQU CYREG_PRT15_BYP
Estop__CTL EQU CYREG_PRT15_CTL
Estop__DM0 EQU CYREG_PRT15_DM0
Estop__DM1 EQU CYREG_PRT15_DM1
Estop__DM2 EQU CYREG_PRT15_DM2
Estop__DR EQU CYREG_PRT15_DR
Estop__INP_DIS EQU CYREG_PRT15_INP_DIS
Estop__INTSTAT EQU CYREG_PICU15_INTSTAT
Estop__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Estop__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Estop__LCD_EN EQU CYREG_PRT15_LCD_EN
Estop__MASK EQU 0x10
Estop__PORT EQU 15
Estop__PRT EQU CYREG_PRT15_PRT
Estop__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Estop__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Estop__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Estop__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Estop__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Estop__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Estop__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Estop__PS EQU CYREG_PRT15_PS
Estop__SHIFT EQU 4
Estop__SLW EQU CYREG_PRT15_SLW
Estop__SNAP EQU CYREG_PICU_15_SNAP_15
Estop_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Estop_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Estop_int__INTC_MASK EQU 0x1000
Estop_int__INTC_NUMBER EQU 12
Estop_int__INTC_PRIOR_NUM EQU 7
Estop_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
Estop_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Estop_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; I2C_1
I2C_1_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_1_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_1_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_1_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_1_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_1_I2C_FF__D EQU CYREG_I2C_D
I2C_1_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_1_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_1_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_1_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_1_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_1_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_1_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_1_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_1_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_1_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_1_I2C_IRQ__INTC_NUMBER EQU 15
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SCL_1
SCL_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
SCL_1__0__MASK EQU 0x02
SCL_1__0__PC EQU CYREG_PRT2_PC1
SCL_1__0__PORT EQU 2
SCL_1__0__SHIFT EQU 1
SCL_1__AG EQU CYREG_PRT2_AG
SCL_1__AMUX EQU CYREG_PRT2_AMUX
SCL_1__BIE EQU CYREG_PRT2_BIE
SCL_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SCL_1__BYP EQU CYREG_PRT2_BYP
SCL_1__CTL EQU CYREG_PRT2_CTL
SCL_1__DM0 EQU CYREG_PRT2_DM0
SCL_1__DM1 EQU CYREG_PRT2_DM1
SCL_1__DM2 EQU CYREG_PRT2_DM2
SCL_1__DR EQU CYREG_PRT2_DR
SCL_1__INP_DIS EQU CYREG_PRT2_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SCL_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SCL_1__LCD_EN EQU CYREG_PRT2_LCD_EN
SCL_1__MASK EQU 0x02
SCL_1__PORT EQU 2
SCL_1__PRT EQU CYREG_PRT2_PRT
SCL_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SCL_1__PS EQU CYREG_PRT2_PS
SCL_1__SHIFT EQU 1
SCL_1__SLW EQU CYREG_PRT2_SLW

; SDA_1
SDA_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
SDA_1__0__MASK EQU 0x01
SDA_1__0__PC EQU CYREG_PRT2_PC0
SDA_1__0__PORT EQU 2
SDA_1__0__SHIFT EQU 0
SDA_1__AG EQU CYREG_PRT2_AG
SDA_1__AMUX EQU CYREG_PRT2_AMUX
SDA_1__BIE EQU CYREG_PRT2_BIE
SDA_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SDA_1__BYP EQU CYREG_PRT2_BYP
SDA_1__CTL EQU CYREG_PRT2_CTL
SDA_1__DM0 EQU CYREG_PRT2_DM0
SDA_1__DM1 EQU CYREG_PRT2_DM1
SDA_1__DM2 EQU CYREG_PRT2_DM2
SDA_1__DR EQU CYREG_PRT2_DR
SDA_1__INP_DIS EQU CYREG_PRT2_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SDA_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SDA_1__LCD_EN EQU CYREG_PRT2_LCD_EN
SDA_1__MASK EQU 0x01
SDA_1__PORT EQU 2
SDA_1__PRT EQU CYREG_PRT2_PRT
SDA_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SDA_1__PS EQU CYREG_PRT2_PS
SDA_1__SHIFT EQU 0
SDA_1__SLW EQU CYREG_PRT2_SLW

; UPS_LBO
UPS_LBO__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
UPS_LBO__0__MASK EQU 0x04
UPS_LBO__0__PC EQU CYREG_PRT2_PC2
UPS_LBO__0__PORT EQU 2
UPS_LBO__0__SHIFT EQU 2
UPS_LBO__AG EQU CYREG_PRT2_AG
UPS_LBO__AMUX EQU CYREG_PRT2_AMUX
UPS_LBO__BIE EQU CYREG_PRT2_BIE
UPS_LBO__BIT_MASK EQU CYREG_PRT2_BIT_MASK
UPS_LBO__BYP EQU CYREG_PRT2_BYP
UPS_LBO__CTL EQU CYREG_PRT2_CTL
UPS_LBO__DM0 EQU CYREG_PRT2_DM0
UPS_LBO__DM1 EQU CYREG_PRT2_DM1
UPS_LBO__DM2 EQU CYREG_PRT2_DM2
UPS_LBO__DR EQU CYREG_PRT2_DR
UPS_LBO__INP_DIS EQU CYREG_PRT2_INP_DIS
UPS_LBO__INTSTAT EQU CYREG_PICU2_INTSTAT
UPS_LBO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
UPS_LBO__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
UPS_LBO__LCD_EN EQU CYREG_PRT2_LCD_EN
UPS_LBO__MASK EQU 0x04
UPS_LBO__PORT EQU 2
UPS_LBO__PRT EQU CYREG_PRT2_PRT
UPS_LBO__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
UPS_LBO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
UPS_LBO__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
UPS_LBO__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
UPS_LBO__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
UPS_LBO__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
UPS_LBO__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
UPS_LBO__PS EQU CYREG_PRT2_PS
UPS_LBO__SHIFT EQU 2
UPS_LBO__SLW EQU CYREG_PRT2_SLW
UPS_LBO__SNAP EQU CYREG_PICU2_SNAP
UPS_LBO_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UPS_LBO_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UPS_LBO_int__INTC_MASK EQU 0x40
UPS_LBO_int__INTC_NUMBER EQU 6
UPS_LBO_int__INTC_PRIOR_NUM EQU 7
UPS_LBO_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
UPS_LBO_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UPS_LBO_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Detect_5V
Detect_5V__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Detect_5V__0__MASK EQU 0x80
Detect_5V__0__PC EQU CYREG_PRT1_PC7
Detect_5V__0__PORT EQU 1
Detect_5V__0__SHIFT EQU 7
Detect_5V__AG EQU CYREG_PRT1_AG
Detect_5V__AMUX EQU CYREG_PRT1_AMUX
Detect_5V__BIE EQU CYREG_PRT1_BIE
Detect_5V__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Detect_5V__BYP EQU CYREG_PRT1_BYP
Detect_5V__CTL EQU CYREG_PRT1_CTL
Detect_5V__DM0 EQU CYREG_PRT1_DM0
Detect_5V__DM1 EQU CYREG_PRT1_DM1
Detect_5V__DM2 EQU CYREG_PRT1_DM2
Detect_5V__DR EQU CYREG_PRT1_DR
Detect_5V__INP_DIS EQU CYREG_PRT1_INP_DIS
Detect_5V__INTSTAT EQU CYREG_PICU1_INTSTAT
Detect_5V__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Detect_5V__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Detect_5V__LCD_EN EQU CYREG_PRT1_LCD_EN
Detect_5V__MASK EQU 0x80
Detect_5V__PORT EQU 1
Detect_5V__PRT EQU CYREG_PRT1_PRT
Detect_5V__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Detect_5V__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Detect_5V__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Detect_5V__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Detect_5V__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Detect_5V__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Detect_5V__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Detect_5V__PS EQU CYREG_PRT1_PS
Detect_5V__SHIFT EQU 7
Detect_5V__SLW EQU CYREG_PRT1_SLW
Detect_5V__SNAP EQU CYREG_PICU1_SNAP
Detect_5V_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Detect_5V_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Detect_5V_int__INTC_MASK EQU 0x20
Detect_5V_int__INTC_NUMBER EQU 5
Detect_5V_int__INTC_PRIOR_NUM EQU 7
Detect_5V_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
Detect_5V_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Detect_5V_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SDCardSPI
SDCardSPI_Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SDCardSPI_Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SDCardSPI_Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SDCardSPI_Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
SDCardSPI_Clock_1__INDEX EQU 0x00
SDCardSPI_Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SDCardSPI_Clock_1__PM_ACT_MSK EQU 0x01
SDCardSPI_Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SDCardSPI_Clock_1__PM_STBY_MSK EQU 0x01
SDCardSPI_miso0__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
SDCardSPI_miso0__0__MASK EQU 0x04
SDCardSPI_miso0__0__PC EQU CYREG_PRT12_PC2
SDCardSPI_miso0__0__PORT EQU 12
SDCardSPI_miso0__0__SHIFT EQU 2
SDCardSPI_miso0__AG EQU CYREG_PRT12_AG
SDCardSPI_miso0__BIE EQU CYREG_PRT12_BIE
SDCardSPI_miso0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDCardSPI_miso0__BYP EQU CYREG_PRT12_BYP
SDCardSPI_miso0__DM0 EQU CYREG_PRT12_DM0
SDCardSPI_miso0__DM1 EQU CYREG_PRT12_DM1
SDCardSPI_miso0__DM2 EQU CYREG_PRT12_DM2
SDCardSPI_miso0__DR EQU CYREG_PRT12_DR
SDCardSPI_miso0__INP_DIS EQU CYREG_PRT12_INP_DIS
SDCardSPI_miso0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDCardSPI_miso0__MASK EQU 0x04
SDCardSPI_miso0__PORT EQU 12
SDCardSPI_miso0__PRT EQU CYREG_PRT12_PRT
SDCardSPI_miso0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDCardSPI_miso0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDCardSPI_miso0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDCardSPI_miso0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDCardSPI_miso0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDCardSPI_miso0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDCardSPI_miso0__PS EQU CYREG_PRT12_PS
SDCardSPI_miso0__SHIFT EQU 2
SDCardSPI_miso0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDCardSPI_miso0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDCardSPI_miso0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDCardSPI_miso0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDCardSPI_miso0__SLW EQU CYREG_PRT12_SLW
SDCardSPI_mosi0__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
SDCardSPI_mosi0__0__MASK EQU 0x08
SDCardSPI_mosi0__0__PC EQU CYREG_PRT12_PC3
SDCardSPI_mosi0__0__PORT EQU 12
SDCardSPI_mosi0__0__SHIFT EQU 3
SDCardSPI_mosi0__AG EQU CYREG_PRT12_AG
SDCardSPI_mosi0__BIE EQU CYREG_PRT12_BIE
SDCardSPI_mosi0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDCardSPI_mosi0__BYP EQU CYREG_PRT12_BYP
SDCardSPI_mosi0__DM0 EQU CYREG_PRT12_DM0
SDCardSPI_mosi0__DM1 EQU CYREG_PRT12_DM1
SDCardSPI_mosi0__DM2 EQU CYREG_PRT12_DM2
SDCardSPI_mosi0__DR EQU CYREG_PRT12_DR
SDCardSPI_mosi0__INP_DIS EQU CYREG_PRT12_INP_DIS
SDCardSPI_mosi0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDCardSPI_mosi0__MASK EQU 0x08
SDCardSPI_mosi0__PORT EQU 12
SDCardSPI_mosi0__PRT EQU CYREG_PRT12_PRT
SDCardSPI_mosi0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDCardSPI_mosi0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDCardSPI_mosi0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDCardSPI_mosi0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDCardSPI_mosi0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDCardSPI_mosi0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDCardSPI_mosi0__PS EQU CYREG_PRT12_PS
SDCardSPI_mosi0__SHIFT EQU 3
SDCardSPI_mosi0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDCardSPI_mosi0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDCardSPI_mosi0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDCardSPI_mosi0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDCardSPI_mosi0__SLW EQU CYREG_PRT12_SLW
SDCardSPI_sclk0__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SDCardSPI_sclk0__0__MASK EQU 0x10
SDCardSPI_sclk0__0__PC EQU CYREG_PRT12_PC4
SDCardSPI_sclk0__0__PORT EQU 12
SDCardSPI_sclk0__0__SHIFT EQU 4
SDCardSPI_sclk0__AG EQU CYREG_PRT12_AG
SDCardSPI_sclk0__BIE EQU CYREG_PRT12_BIE
SDCardSPI_sclk0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDCardSPI_sclk0__BYP EQU CYREG_PRT12_BYP
SDCardSPI_sclk0__DM0 EQU CYREG_PRT12_DM0
SDCardSPI_sclk0__DM1 EQU CYREG_PRT12_DM1
SDCardSPI_sclk0__DM2 EQU CYREG_PRT12_DM2
SDCardSPI_sclk0__DR EQU CYREG_PRT12_DR
SDCardSPI_sclk0__INP_DIS EQU CYREG_PRT12_INP_DIS
SDCardSPI_sclk0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDCardSPI_sclk0__MASK EQU 0x10
SDCardSPI_sclk0__PORT EQU 12
SDCardSPI_sclk0__PRT EQU CYREG_PRT12_PRT
SDCardSPI_sclk0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDCardSPI_sclk0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDCardSPI_sclk0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDCardSPI_sclk0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDCardSPI_sclk0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDCardSPI_sclk0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDCardSPI_sclk0__PS EQU CYREG_PRT12_PS
SDCardSPI_sclk0__SHIFT EQU 4
SDCardSPI_sclk0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDCardSPI_sclk0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDCardSPI_sclk0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDCardSPI_sclk0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDCardSPI_sclk0__SLW EQU CYREG_PRT12_SLW
SDCardSPI_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
SDCardSPI_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
SDCardSPI_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
SDCardSPI_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
SDCardSPI_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
SDCardSPI_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
SDCardSPI_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
SDCardSPI_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
SDCardSPI_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
SDCardSPI_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
SDCardSPI_SPI0_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB02_CTL
SDCardSPI_SPI0_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
SDCardSPI_SPI0_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB02_CTL
SDCardSPI_SPI0_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
SDCardSPI_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
SDCardSPI_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
SDCardSPI_SPI0_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB02_MSK
SDCardSPI_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
SDCardSPI_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
SDCardSPI_SPI0_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB02_MSK
SDCardSPI_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
SDCardSPI_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
SDCardSPI_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
SDCardSPI_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
SDCardSPI_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
SDCardSPI_SPI0_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB02_ST
SDCardSPI_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SDCardSPI_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
SDCardSPI_SPI0_BSPIM_RxStsReg__4__MASK EQU 0x10
SDCardSPI_SPI0_BSPIM_RxStsReg__4__POS EQU 4
SDCardSPI_SPI0_BSPIM_RxStsReg__5__MASK EQU 0x20
SDCardSPI_SPI0_BSPIM_RxStsReg__5__POS EQU 5
SDCardSPI_SPI0_BSPIM_RxStsReg__6__MASK EQU 0x40
SDCardSPI_SPI0_BSPIM_RxStsReg__6__POS EQU 6
SDCardSPI_SPI0_BSPIM_RxStsReg__MASK EQU 0x70
SDCardSPI_SPI0_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB03_MSK
SDCardSPI_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SDCardSPI_SPI0_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB03_ST
SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB04_A0
SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB04_A1
SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB04_D0
SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB04_D1
SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB04_F0
SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB04_F1
SDCardSPI_SPI0_BSPIM_TxStsReg__0__MASK EQU 0x01
SDCardSPI_SPI0_BSPIM_TxStsReg__0__POS EQU 0
SDCardSPI_SPI0_BSPIM_TxStsReg__1__MASK EQU 0x02
SDCardSPI_SPI0_BSPIM_TxStsReg__1__POS EQU 1
SDCardSPI_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SDCardSPI_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
SDCardSPI_SPI0_BSPIM_TxStsReg__2__MASK EQU 0x04
SDCardSPI_SPI0_BSPIM_TxStsReg__2__POS EQU 2
SDCardSPI_SPI0_BSPIM_TxStsReg__3__MASK EQU 0x08
SDCardSPI_SPI0_BSPIM_TxStsReg__3__POS EQU 3
SDCardSPI_SPI0_BSPIM_TxStsReg__4__MASK EQU 0x10
SDCardSPI_SPI0_BSPIM_TxStsReg__4__POS EQU 4
SDCardSPI_SPI0_BSPIM_TxStsReg__MASK EQU 0x1F
SDCardSPI_SPI0_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB05_MSK
SDCardSPI_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SDCardSPI_SPI0_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB05_ST
SDCardSPI_SPI0_CS__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SDCardSPI_SPI0_CS__0__MASK EQU 0x01
SDCardSPI_SPI0_CS__0__PC EQU CYREG_PRT12_PC0
SDCardSPI_SPI0_CS__0__PORT EQU 12
SDCardSPI_SPI0_CS__0__SHIFT EQU 0
SDCardSPI_SPI0_CS__AG EQU CYREG_PRT12_AG
SDCardSPI_SPI0_CS__BIE EQU CYREG_PRT12_BIE
SDCardSPI_SPI0_CS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDCardSPI_SPI0_CS__BYP EQU CYREG_PRT12_BYP
SDCardSPI_SPI0_CS__DM0 EQU CYREG_PRT12_DM0
SDCardSPI_SPI0_CS__DM1 EQU CYREG_PRT12_DM1
SDCardSPI_SPI0_CS__DM2 EQU CYREG_PRT12_DM2
SDCardSPI_SPI0_CS__DR EQU CYREG_PRT12_DR
SDCardSPI_SPI0_CS__INP_DIS EQU CYREG_PRT12_INP_DIS
SDCardSPI_SPI0_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDCardSPI_SPI0_CS__MASK EQU 0x01
SDCardSPI_SPI0_CS__PORT EQU 12
SDCardSPI_SPI0_CS__PRT EQU CYREG_PRT12_PRT
SDCardSPI_SPI0_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDCardSPI_SPI0_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDCardSPI_SPI0_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDCardSPI_SPI0_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDCardSPI_SPI0_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDCardSPI_SPI0_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDCardSPI_SPI0_CS__PS EQU CYREG_PRT12_PS
SDCardSPI_SPI0_CS__SHIFT EQU 0
SDCardSPI_SPI0_CS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDCardSPI_SPI0_CS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDCardSPI_SPI0_CS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDCardSPI_SPI0_CS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDCardSPI_SPI0_CS__SLW EQU CYREG_PRT12_SLW

; Up_Button
Up_Button__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Up_Button__0__MASK EQU 0x20
Up_Button__0__PC EQU CYREG_PRT0_PC5
Up_Button__0__PORT EQU 0
Up_Button__0__SHIFT EQU 5
Up_Button__AG EQU CYREG_PRT0_AG
Up_Button__AMUX EQU CYREG_PRT0_AMUX
Up_Button__BIE EQU CYREG_PRT0_BIE
Up_Button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Up_Button__BYP EQU CYREG_PRT0_BYP
Up_Button__CTL EQU CYREG_PRT0_CTL
Up_Button__DM0 EQU CYREG_PRT0_DM0
Up_Button__DM1 EQU CYREG_PRT0_DM1
Up_Button__DM2 EQU CYREG_PRT0_DM2
Up_Button__DR EQU CYREG_PRT0_DR
Up_Button__INP_DIS EQU CYREG_PRT0_INP_DIS
Up_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Up_Button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Up_Button__LCD_EN EQU CYREG_PRT0_LCD_EN
Up_Button__MASK EQU 0x20
Up_Button__PORT EQU 0
Up_Button__PRT EQU CYREG_PRT0_PRT
Up_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Up_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Up_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Up_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Up_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Up_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Up_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Up_Button__PS EQU CYREG_PRT0_PS
Up_Button__SHIFT EQU 5
Up_Button__SLW EQU CYREG_PRT0_SLW

; Run_Button
Run_Button__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Run_Button__0__MASK EQU 0x08
Run_Button__0__PC EQU CYREG_PRT0_PC3
Run_Button__0__PORT EQU 0
Run_Button__0__SHIFT EQU 3
Run_Button__AG EQU CYREG_PRT0_AG
Run_Button__AMUX EQU CYREG_PRT0_AMUX
Run_Button__BIE EQU CYREG_PRT0_BIE
Run_Button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Run_Button__BYP EQU CYREG_PRT0_BYP
Run_Button__CTL EQU CYREG_PRT0_CTL
Run_Button__DM0 EQU CYREG_PRT0_DM0
Run_Button__DM1 EQU CYREG_PRT0_DM1
Run_Button__DM2 EQU CYREG_PRT0_DM2
Run_Button__DR EQU CYREG_PRT0_DR
Run_Button__INP_DIS EQU CYREG_PRT0_INP_DIS
Run_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Run_Button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Run_Button__LCD_EN EQU CYREG_PRT0_LCD_EN
Run_Button__MASK EQU 0x08
Run_Button__PORT EQU 0
Run_Button__PRT EQU CYREG_PRT0_PRT
Run_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Run_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Run_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Run_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Run_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Run_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Run_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Run_Button__PS EQU CYREG_PRT0_PS
Run_Button__SHIFT EQU 3
Run_Button__SLW EQU CYREG_PRT0_SLW

; Servo_En_1
Servo_En_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Servo_En_1__0__MASK EQU 0x01
Servo_En_1__0__PC EQU CYREG_PRT3_PC0
Servo_En_1__0__PORT EQU 3
Servo_En_1__0__SHIFT EQU 0
Servo_En_1__AG EQU CYREG_PRT3_AG
Servo_En_1__AMUX EQU CYREG_PRT3_AMUX
Servo_En_1__BIE EQU CYREG_PRT3_BIE
Servo_En_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Servo_En_1__BYP EQU CYREG_PRT3_BYP
Servo_En_1__CTL EQU CYREG_PRT3_CTL
Servo_En_1__DM0 EQU CYREG_PRT3_DM0
Servo_En_1__DM1 EQU CYREG_PRT3_DM1
Servo_En_1__DM2 EQU CYREG_PRT3_DM2
Servo_En_1__DR EQU CYREG_PRT3_DR
Servo_En_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Servo_En_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Servo_En_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Servo_En_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Servo_En_1__MASK EQU 0x01
Servo_En_1__PORT EQU 3
Servo_En_1__PRT EQU CYREG_PRT3_PRT
Servo_En_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Servo_En_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Servo_En_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Servo_En_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Servo_En_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Servo_En_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Servo_En_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Servo_En_1__PS EQU CYREG_PRT3_PS
Servo_En_1__SHIFT EQU 0
Servo_En_1__SLW EQU CYREG_PRT3_SLW

; Servo_En_2
Servo_En_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Servo_En_2__0__MASK EQU 0x02
Servo_En_2__0__PC EQU CYREG_PRT3_PC1
Servo_En_2__0__PORT EQU 3
Servo_En_2__0__SHIFT EQU 1
Servo_En_2__AG EQU CYREG_PRT3_AG
Servo_En_2__AMUX EQU CYREG_PRT3_AMUX
Servo_En_2__BIE EQU CYREG_PRT3_BIE
Servo_En_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Servo_En_2__BYP EQU CYREG_PRT3_BYP
Servo_En_2__CTL EQU CYREG_PRT3_CTL
Servo_En_2__DM0 EQU CYREG_PRT3_DM0
Servo_En_2__DM1 EQU CYREG_PRT3_DM1
Servo_En_2__DM2 EQU CYREG_PRT3_DM2
Servo_En_2__DR EQU CYREG_PRT3_DR
Servo_En_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Servo_En_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Servo_En_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Servo_En_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Servo_En_2__MASK EQU 0x02
Servo_En_2__PORT EQU 3
Servo_En_2__PRT EQU CYREG_PRT3_PRT
Servo_En_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Servo_En_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Servo_En_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Servo_En_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Servo_En_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Servo_En_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Servo_En_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Servo_En_2__PS EQU CYREG_PRT3_PS
Servo_En_2__SHIFT EQU 1
Servo_En_2__SLW EQU CYREG_PRT3_SLW

; Servo_En_3
Servo_En_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Servo_En_3__0__MASK EQU 0x04
Servo_En_3__0__PC EQU CYREG_PRT3_PC2
Servo_En_3__0__PORT EQU 3
Servo_En_3__0__SHIFT EQU 2
Servo_En_3__AG EQU CYREG_PRT3_AG
Servo_En_3__AMUX EQU CYREG_PRT3_AMUX
Servo_En_3__BIE EQU CYREG_PRT3_BIE
Servo_En_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Servo_En_3__BYP EQU CYREG_PRT3_BYP
Servo_En_3__CTL EQU CYREG_PRT3_CTL
Servo_En_3__DM0 EQU CYREG_PRT3_DM0
Servo_En_3__DM1 EQU CYREG_PRT3_DM1
Servo_En_3__DM2 EQU CYREG_PRT3_DM2
Servo_En_3__DR EQU CYREG_PRT3_DR
Servo_En_3__INP_DIS EQU CYREG_PRT3_INP_DIS
Servo_En_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Servo_En_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Servo_En_3__LCD_EN EQU CYREG_PRT3_LCD_EN
Servo_En_3__MASK EQU 0x04
Servo_En_3__PORT EQU 3
Servo_En_3__PRT EQU CYREG_PRT3_PRT
Servo_En_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Servo_En_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Servo_En_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Servo_En_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Servo_En_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Servo_En_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Servo_En_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Servo_En_3__PS EQU CYREG_PRT3_PS
Servo_En_3__SHIFT EQU 2
Servo_En_3__SLW EQU CYREG_PRT3_SLW

; Servo_En_4
Servo_En_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Servo_En_4__0__MASK EQU 0x08
Servo_En_4__0__PC EQU CYREG_PRT3_PC3
Servo_En_4__0__PORT EQU 3
Servo_En_4__0__SHIFT EQU 3
Servo_En_4__AG EQU CYREG_PRT3_AG
Servo_En_4__AMUX EQU CYREG_PRT3_AMUX
Servo_En_4__BIE EQU CYREG_PRT3_BIE
Servo_En_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Servo_En_4__BYP EQU CYREG_PRT3_BYP
Servo_En_4__CTL EQU CYREG_PRT3_CTL
Servo_En_4__DM0 EQU CYREG_PRT3_DM0
Servo_En_4__DM1 EQU CYREG_PRT3_DM1
Servo_En_4__DM2 EQU CYREG_PRT3_DM2
Servo_En_4__DR EQU CYREG_PRT3_DR
Servo_En_4__INP_DIS EQU CYREG_PRT3_INP_DIS
Servo_En_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Servo_En_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Servo_En_4__LCD_EN EQU CYREG_PRT3_LCD_EN
Servo_En_4__MASK EQU 0x08
Servo_En_4__PORT EQU 3
Servo_En_4__PRT EQU CYREG_PRT3_PRT
Servo_En_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Servo_En_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Servo_En_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Servo_En_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Servo_En_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Servo_En_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Servo_En_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Servo_En_4__PS EQU CYREG_PRT3_PS
Servo_En_4__SHIFT EQU 3
Servo_En_4__SLW EQU CYREG_PRT3_SLW

; Servo_En_5
Servo_En_5__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Servo_En_5__0__MASK EQU 0x10
Servo_En_5__0__PC EQU CYREG_PRT3_PC4
Servo_En_5__0__PORT EQU 3
Servo_En_5__0__SHIFT EQU 4
Servo_En_5__AG EQU CYREG_PRT3_AG
Servo_En_5__AMUX EQU CYREG_PRT3_AMUX
Servo_En_5__BIE EQU CYREG_PRT3_BIE
Servo_En_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Servo_En_5__BYP EQU CYREG_PRT3_BYP
Servo_En_5__CTL EQU CYREG_PRT3_CTL
Servo_En_5__DM0 EQU CYREG_PRT3_DM0
Servo_En_5__DM1 EQU CYREG_PRT3_DM1
Servo_En_5__DM2 EQU CYREG_PRT3_DM2
Servo_En_5__DR EQU CYREG_PRT3_DR
Servo_En_5__INP_DIS EQU CYREG_PRT3_INP_DIS
Servo_En_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Servo_En_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Servo_En_5__LCD_EN EQU CYREG_PRT3_LCD_EN
Servo_En_5__MASK EQU 0x10
Servo_En_5__PORT EQU 3
Servo_En_5__PRT EQU CYREG_PRT3_PRT
Servo_En_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Servo_En_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Servo_En_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Servo_En_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Servo_En_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Servo_En_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Servo_En_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Servo_En_5__PS EQU CYREG_PRT3_PS
Servo_En_5__SHIFT EQU 4
Servo_En_5__SLW EQU CYREG_PRT3_SLW

; Servo_En_6
Servo_En_6__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Servo_En_6__0__MASK EQU 0x20
Servo_En_6__0__PC EQU CYREG_PRT3_PC5
Servo_En_6__0__PORT EQU 3
Servo_En_6__0__SHIFT EQU 5
Servo_En_6__AG EQU CYREG_PRT3_AG
Servo_En_6__AMUX EQU CYREG_PRT3_AMUX
Servo_En_6__BIE EQU CYREG_PRT3_BIE
Servo_En_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Servo_En_6__BYP EQU CYREG_PRT3_BYP
Servo_En_6__CTL EQU CYREG_PRT3_CTL
Servo_En_6__DM0 EQU CYREG_PRT3_DM0
Servo_En_6__DM1 EQU CYREG_PRT3_DM1
Servo_En_6__DM2 EQU CYREG_PRT3_DM2
Servo_En_6__DR EQU CYREG_PRT3_DR
Servo_En_6__INP_DIS EQU CYREG_PRT3_INP_DIS
Servo_En_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Servo_En_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Servo_En_6__LCD_EN EQU CYREG_PRT3_LCD_EN
Servo_En_6__MASK EQU 0x20
Servo_En_6__PORT EQU 3
Servo_En_6__PRT EQU CYREG_PRT3_PRT
Servo_En_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Servo_En_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Servo_En_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Servo_En_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Servo_En_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Servo_En_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Servo_En_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Servo_En_6__PS EQU CYREG_PRT3_PS
Servo_En_6__SHIFT EQU 5
Servo_En_6__SLW EQU CYREG_PRT3_SLW

; Down_Button
Down_Button__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Down_Button__0__MASK EQU 0x40
Down_Button__0__PC EQU CYREG_PRT0_PC6
Down_Button__0__PORT EQU 0
Down_Button__0__SHIFT EQU 6
Down_Button__AG EQU CYREG_PRT0_AG
Down_Button__AMUX EQU CYREG_PRT0_AMUX
Down_Button__BIE EQU CYREG_PRT0_BIE
Down_Button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Down_Button__BYP EQU CYREG_PRT0_BYP
Down_Button__CTL EQU CYREG_PRT0_CTL
Down_Button__DM0 EQU CYREG_PRT0_DM0
Down_Button__DM1 EQU CYREG_PRT0_DM1
Down_Button__DM2 EQU CYREG_PRT0_DM2
Down_Button__DR EQU CYREG_PRT0_DR
Down_Button__INP_DIS EQU CYREG_PRT0_INP_DIS
Down_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Down_Button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Down_Button__LCD_EN EQU CYREG_PRT0_LCD_EN
Down_Button__MASK EQU 0x40
Down_Button__PORT EQU 0
Down_Button__PRT EQU CYREG_PRT0_PRT
Down_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Down_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Down_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Down_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Down_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Down_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Down_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Down_Button__PS EQU CYREG_PRT0_PS
Down_Button__SHIFT EQU 6
Down_Button__SLW EQU CYREG_PRT0_SLW

; Stop_Button
Stop_Button__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Stop_Button__0__MASK EQU 0x10
Stop_Button__0__PC EQU CYREG_PRT0_PC4
Stop_Button__0__PORT EQU 0
Stop_Button__0__SHIFT EQU 4
Stop_Button__AG EQU CYREG_PRT0_AG
Stop_Button__AMUX EQU CYREG_PRT0_AMUX
Stop_Button__BIE EQU CYREG_PRT0_BIE
Stop_Button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Stop_Button__BYP EQU CYREG_PRT0_BYP
Stop_Button__CTL EQU CYREG_PRT0_CTL
Stop_Button__DM0 EQU CYREG_PRT0_DM0
Stop_Button__DM1 EQU CYREG_PRT0_DM1
Stop_Button__DM2 EQU CYREG_PRT0_DM2
Stop_Button__DR EQU CYREG_PRT0_DR
Stop_Button__INP_DIS EQU CYREG_PRT0_INP_DIS
Stop_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Stop_Button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Stop_Button__LCD_EN EQU CYREG_PRT0_LCD_EN
Stop_Button__MASK EQU 0x10
Stop_Button__PORT EQU 0
Stop_Button__PRT EQU CYREG_PRT0_PRT
Stop_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Stop_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Stop_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Stop_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Stop_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Stop_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Stop_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Stop_Button__PS EQU CYREG_PRT0_PS
Stop_Button__SHIFT EQU 4
Stop_Button__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
