Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tapatil/CSE240C/SA1/ChampSim-master/ipc1_public/server_025.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3524967 heartbeat IPC: 2.83691 cumulative IPC: 2.83691 (Simulation time: 0 hr 0 min 35 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 7058824 heartbeat IPC: 2.82977 cumulative IPC: 2.83333 (Simulation time: 0 hr 1 min 10 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10585370 heartbeat IPC: 2.83564 cumulative IPC: 2.8341 (Simulation time: 0 hr 1 min 45 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14117727 heartbeat IPC: 2.83097 cumulative IPC: 2.83332 (Simulation time: 0 hr 2 min 20 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17648393 heartbeat IPC: 2.83233 cumulative IPC: 2.83312 (Simulation time: 0 hr 2 min 55 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17648393 (Simulation time: 0 hr 2 min 55 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 24433940 heartbeat IPC: 1.47372 cumulative IPC: 1.47372 (Simulation time: 0 hr 3 min 32 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 31330990 heartbeat IPC: 1.44989 cumulative IPC: 1.46171 (Simulation time: 0 hr 4 min 8 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 38144775 heartbeat IPC: 1.46761 cumulative IPC: 1.46367 (Simulation time: 0 hr 4 min 45 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 44622002 heartbeat IPC: 1.54387 cumulative IPC: 1.48293 (Simulation time: 0 hr 5 min 21 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 50818573 heartbeat IPC: 1.6138 cumulative IPC: 1.50738 (Simulation time: 0 hr 5 min 56 sec) 
Finished CPU 0 instructions: 50000002 cycles: 33170180 cumulative IPC: 1.50738 (Simulation time: 0 hr 5 min 56 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.50738 instructions: 50000002 cycles: 33170180
L1D TOTAL     ACCESS:   19970726  HIT:   18545357  MISS:    1425369
L1D LOAD      ACCESS:    6951322  HIT:    6332349  MISS:     618973
L1D RFO       ACCESS:    6379086  HIT:    6130957  MISS:     248129
L1D PREFETCH  ACCESS:    6640318  HIT:    6082051  MISS:     558267
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6991491  ISSUED:    6816381  USEFUL:     131023  USELESS:     427237
L1D AVERAGE MISS LATENCY: 23.1882 cycles
L1I TOTAL     ACCESS:   15275111  HIT:   12464856  MISS:    2810255
L1I LOAD      ACCESS:    9503127  HIT:    9456639  MISS:      46488
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    5771984  HIT:    3008217  MISS:    2763767
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    6077496  ISSUED:    6031659  USEFUL:    2425732  USELESS:     338025
L1I AVERAGE MISS LATENCY: 19.7067 cycles
L2C TOTAL     ACCESS:    5896207  HIT:    5166059  MISS:     730148
L2C LOAD      ACCESS:     632094  HIT:     514963  MISS:     117131
L2C RFO       ACCESS:     246679  HIT:     172710  MISS:      73969
L2C PREFETCH  ACCESS:    4520659  HIT:    3984425  MISS:     536234
L2C WRITEBACK ACCESS:     496775  HIT:     493961  MISS:       2814
L2C PREFETCH  REQUESTED:    4043061  ISSUED:    4036823  USEFUL:       9522  USELESS:     526557
L2C AVERAGE MISS LATENCY: 37.5814 cycles
LLC TOTAL     ACCESS:    1971186  HIT:    1940913  MISS:      30273
LLC LOAD      ACCESS:     117030  HIT:     113685  MISS:       3345
LLC RFO       ACCESS:      73963  HIT:      63099  MISS:      10864
LLC PREFETCH  ACCESS:    1650560  HIT:    1634726  MISS:      15834
LLC WRITEBACK ACCESS:     129633  HIT:     129403  MISS:        230
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1047  USELESS:      14864
LLC AVERAGE MISS LATENCY: 178.667 cycles
Major fault: 0 Minor fault: 2464
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       9629  ROW_BUFFER_MISS:      20411
 DBUS_CONGESTED:      18557
 WQ ROW_BUFFER_HIT:       1243  ROW_BUFFER_MISS:      11380  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8142% MPKI: 0.34676 Average ROB Occupancy at Mispredict: 202.035

Branch types
NOT_BRANCH: 40668925 81.3378%
BRANCH_DIRECT_JUMP: 531701 1.0634%
BRANCH_INDIRECT: 199025 0.39805%
BRANCH_CONDITIONAL: 6211500 12.423%
BRANCH_DIRECT_CALL: 1010912 2.02182%
BRANCH_INDIRECT_CALL: 183501 0.367002%
BRANCH_RETURN: 1194416 2.38883%
BRANCH_OTHER: 0 0%

