<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>cordiccart2pol</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.751</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>104</Best-caseLatency>
            <Average-caseLatency>104</Average-caseLatency>
            <Worst-caseLatency>104</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.040 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.040 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.040 us</Worst-caseRealTimeLatency>
            <Interval-min>105</Interval-min>
            <Interval-max>105</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>3</DSP>
            <FF>170</FF>
            <LUT>388</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>cordiccart2pol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>cordiccart2pol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>cordiccart2pol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>cordiccart2pol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>cordiccart2pol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>cordiccart2pol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>cordiccart2pol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>cordiccart2pol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>x</name>
            <Object>x</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y</name>
            <Object>y</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r</name>
            <Object>r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_ap_vld</name>
            <Object>r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>theta</name>
            <Object>theta</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>theta_ap_vld</name>
            <Object>theta</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>cordiccart2pol</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_cordiccart2pol_Pipeline_VITIS_LOOP_43_1_fu_86</InstName>
                    <ModuleName>cordiccart2pol_Pipeline_VITIS_LOOP_43_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>86</ID>
                    <BindInstances>add_ln43_fu_157_p2 sub_ln1171_fu_192_p2 mac_mulsub_14s_16s_28ns_28_4_1_U1 mac_mulsub_14s_16s_28ns_28_4_1_U1 mac_muladd_14s_16s_28ns_28_4_1_U2 mac_muladd_14s_16s_28ns_28_4_1_U2 sub_ln712_1_fu_228_p2 sub_ln712_fu_245_p2 Kvalues_V_U angles_V_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>x_V_fu_106_p2 y_V_fu_112_p2 theta mul_mul_16s_12ns_28_4_1_U11</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>cordiccart2pol_Pipeline_VITIS_LOOP_43_1</Name>
            <Loops>
                <VITIS_LOOP_43_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.751</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>99</Best-caseLatency>
                    <Average-caseLatency>99</Average-caseLatency>
                    <Worst-caseLatency>99</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.990 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.990 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.990 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>99</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_43_1>
                        <Name>VITIS_LOOP_43_1</Name>
                        <TripCount>32</TripCount>
                        <Latency>97</Latency>
                        <AbsoluteTimeLatency>0.970 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_43_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>131</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>236</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_157_p2" SOURCE="cordic_optimized1/solution1/cordiccart2pol.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1171_fu_192_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="sub_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_43_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_14s_16s_28ns_28_4_1_U1" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_43_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_14s_16s_28ns_28_4_1_U1" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_43_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_14s_16s_28ns_28_4_1_U2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_43_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_14s_16s_28ns_28_4_1_U2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln712_1_fu_228_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sub_ln712_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln712_fu_245_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sub_ln712"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="Kvalues_V_U" SOURCE="" URAM="0" VARIABLE="Kvalues_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="angles_V_U" SOURCE="" URAM="0" VARIABLE="angles_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cordiccart2pol</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.751</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>104</Best-caseLatency>
                    <Average-caseLatency>104</Average-caseLatency>
                    <Worst-caseLatency>104</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.040 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>170</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>388</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_V_fu_106_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="x_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="y_V_fu_112_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="y_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="theta" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_12ns_28_4_1_U11" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1168" URAM="0" VARIABLE="mul_ln1168"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="x" index="0" direction="in" srcType="ap_fixed&lt;16, 4, AP_TRN, AP_WRAP, 0&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="x" name="x" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y" index="1" direction="in" srcType="ap_fixed&lt;16, 4, AP_TRN, AP_WRAP, 0&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="y" name="y" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="r" index="2" direction="out" srcType="ap_fixed&lt;16, 4, AP_TRN, AP_WRAP, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="r" name="r" usage="data" direction="out"/>
                <hwRef type="port" interface="r_ap_vld" name="r_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="theta" index="3" direction="out" srcType="ap_fixed&lt;16, 4, AP_TRN, AP_WRAP, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="theta" name="theta" usage="data" direction="out"/>
                <hwRef type="port" interface="theta_ap_vld" name="theta_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="x" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="x">DATA</portMap>
            </portMaps>
            <ports>
                <port>x</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="y">DATA</portMap>
            </portMaps>
            <ports>
                <port>y</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="r" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="r">DATA</portMap>
            </portMaps>
            <ports>
                <port>r</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="theta" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="theta">DATA</portMap>
            </portMaps>
            <ports>
                <port>theta</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="theta"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="r">ap_none, 16</column>
                    <column name="theta">ap_none, 16</column>
                    <column name="x">ap_none, 16</column>
                    <column name="y">ap_none, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="x">in, ap_fixed&lt;16 4 AP_TRN AP_WRAP 0&gt;</column>
                    <column name="y">in, ap_fixed&lt;16 4 AP_TRN AP_WRAP 0&gt;</column>
                    <column name="r">out, ap_fixed&lt;16 4 AP_TRN AP_WRAP 0&gt;&amp;</column>
                    <column name="theta">out, ap_fixed&lt;16 4 AP_TRN AP_WRAP 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="x">x, port</column>
                    <column name="y">y, port</column>
                    <column name="r">r, port</column>
                    <column name="r">r_ap_vld, port</column>
                    <column name="theta">theta, port</column>
                    <column name="theta">theta_ap_vld, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

