

================================================================
== Vitis HLS Report for 'fft_Pipeline_Reverse_Operation'
================================================================
* Date:           Fri Dec 13 11:23:14 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      516|      516|  5.160 us|  5.160 us|  516|  516|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Reverse_Operation  |      514|      514|         4|          1|          1|   512|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     36|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     368|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     368|    192|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_21_32_1_1_U9   |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U10  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U11  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U12  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  36|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                       Module                       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |LUT_MAP_U  |fft_Pipeline_Reverse_Operation_LUT_MAP_ROM_AUTO_1R  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +-----------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                    |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +-----------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln98_fu_278_p2  |         +|   0|  0|  12|          11|           2|
    |or_ln104_fu_257_p2  |        or|   0|  0|  10|          10|           1|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  24|          22|           5|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6     |   9|          2|   11|         22|
    |i_fu_52                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_52                           |  11|   0|   11|          0|
    |lshr_ln106_1_reg_405              |   9|   0|    9|          0|
    |tmp_1_reg_472                     |  32|   0|   32|          0|
    |tmp_2_reg_477                     |  32|   0|   32|          0|
    |tmp_reg_462                       |  32|   0|   32|          0|
    |tmp_s_reg_467                     |  32|   0|   32|          0|
    |trunc_ln106_reg_420               |   1|   0|    1|          0|
    |trunc_ln108_reg_446               |   1|   0|    1|          0|
    |zext_ln102_reg_385                |  10|   0|   32|         22|
    |zext_ln104_reg_395                |   9|   0|   32|         23|
    |lshr_ln106_1_reg_405              |  64|  32|    9|          0|
    |zext_ln102_reg_385                |  64|  32|   32|         22|
    |zext_ln104_reg_395                |  64|  32|   32|         23|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 368|  96|  294|         90|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fft_Pipeline_Reverse_Operation|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fft_Pipeline_Reverse_Operation|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fft_Pipeline_Reverse_Operation|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fft_Pipeline_Reverse_Operation|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fft_Pipeline_Reverse_Operation|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fft_Pipeline_Reverse_Operation|  return value|
|Stage0_R_1_address0  |  out|    9|   ap_memory|                      Stage0_R_1|         array|
|Stage0_R_1_ce0       |  out|    1|   ap_memory|                      Stage0_R_1|         array|
|Stage0_R_1_we0       |  out|    1|   ap_memory|                      Stage0_R_1|         array|
|Stage0_R_1_d0        |  out|   32|   ap_memory|                      Stage0_R_1|         array|
|Stage0_R_address0    |  out|    9|   ap_memory|                        Stage0_R|         array|
|Stage0_R_ce0         |  out|    1|   ap_memory|                        Stage0_R|         array|
|Stage0_R_we0         |  out|    1|   ap_memory|                        Stage0_R|         array|
|Stage0_R_d0          |  out|   32|   ap_memory|                        Stage0_R|         array|
|in_R_address0        |  out|    9|   ap_memory|                            in_R|         array|
|in_R_ce0             |  out|    1|   ap_memory|                            in_R|         array|
|in_R_q0              |   in|   32|   ap_memory|                            in_R|         array|
|in_R_address1        |  out|    9|   ap_memory|                            in_R|         array|
|in_R_ce1             |  out|    1|   ap_memory|                            in_R|         array|
|in_R_q1              |   in|   32|   ap_memory|                            in_R|         array|
|in_R_1_address0      |  out|    9|   ap_memory|                          in_R_1|         array|
|in_R_1_ce0           |  out|    1|   ap_memory|                          in_R_1|         array|
|in_R_1_q0            |   in|   32|   ap_memory|                          in_R_1|         array|
|in_R_1_address1      |  out|    9|   ap_memory|                          in_R_1|         array|
|in_R_1_ce1           |  out|    1|   ap_memory|                          in_R_1|         array|
|in_R_1_q1            |   in|   32|   ap_memory|                          in_R_1|         array|
|in_I_address0        |  out|    9|   ap_memory|                            in_I|         array|
|in_I_ce0             |  out|    1|   ap_memory|                            in_I|         array|
|in_I_q0              |   in|   32|   ap_memory|                            in_I|         array|
|in_I_address1        |  out|    9|   ap_memory|                            in_I|         array|
|in_I_ce1             |  out|    1|   ap_memory|                            in_I|         array|
|in_I_q1              |   in|   32|   ap_memory|                            in_I|         array|
|in_I_1_address0      |  out|    9|   ap_memory|                          in_I_1|         array|
|in_I_1_ce0           |  out|    1|   ap_memory|                          in_I_1|         array|
|in_I_1_q0            |   in|   32|   ap_memory|                          in_I_1|         array|
|in_I_1_address1      |  out|    9|   ap_memory|                          in_I_1|         array|
|in_I_1_ce1           |  out|    1|   ap_memory|                          in_I_1|         array|
|in_I_1_q1            |   in|   32|   ap_memory|                          in_I_1|         array|
|Stage0_I_address0    |  out|   10|   ap_memory|                        Stage0_I|         array|
|Stage0_I_ce0         |  out|    1|   ap_memory|                        Stage0_I|         array|
|Stage0_I_we0         |  out|    1|   ap_memory|                        Stage0_I|         array|
|Stage0_I_d0          |  out|   32|   ap_memory|                        Stage0_I|         array|
|Stage0_I_address1    |  out|   10|   ap_memory|                        Stage0_I|         array|
|Stage0_I_ce1         |  out|    1|   ap_memory|                        Stage0_I|         array|
|Stage0_I_we1         |  out|    1|   ap_memory|                        Stage0_I|         array|
|Stage0_I_d1          |  out|   32|   ap_memory|                        Stage0_I|         array|
+---------------------+-----+-----+------------+--------------------------------+--------------+

