+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                                                      blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[23]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[24]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[23]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[22]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[21]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[19]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[17]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[18]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[13]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                       blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[9]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[14]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[10]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[20]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                       blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[19]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[13]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                  blk_diag1_i/oscillator_0/U0/wav/voice_inverted_reg[17]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[16]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                       blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[9]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                       blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[6]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[14]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[12]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
