// Seed: 4250555004
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri0 module_0,
    output tri id_4,
    input tri id_5,
    input uwire id_6,
    output uwire id_7,
    output tri1 id_8
);
  logic id_10;
  logic [1 : -1  ==  1] id_11;
endmodule
module module_1 #(
    parameter id_7 = 32'd26
) (
    output uwire id_0
    , id_18,
    output uwire id_1,
    output wor id_2,
    output wor id_3,
    input uwire id_4,
    output uwire id_5,
    output tri id_6,
    input uwire _id_7,
    input supply0 id_8
    , id_19,
    output tri id_9
    , id_20, id_21,
    input tri id_10,
    input supply1 id_11,
    input wire id_12,
    input wire id_13,
    input tri1 id_14,
    output supply1 id_15,
    input wand id_16
);
  wire  [  1  !=  id_7  :  1  ==  -1  ]  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ,  id_71  ,  id_72  ,  id_73  ,  id_74  ,  id_75  ,  id_76  ,  id_77  ;
  logic id_78;
  module_0 modCall_1 (
      id_16,
      id_11,
      id_8,
      id_16,
      id_15,
      id_13,
      id_4,
      id_5,
      id_2
  );
endmodule
