// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.436600,HLS_SYN_LAT=32903,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=5,HLS_SYN_FF=1911,HLS_SYN_LUT=2668}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_Addr_A,
        a_EN_A,
        a_WEN_A,
        a_Din_A,
        a_Dout_A,
        a_Clk_A,
        a_Rst_A,
        b_Addr_A,
        b_EN_A,
        b_WEN_A,
        b_Din_A,
        b_Dout_A,
        b_Clk_A,
        b_Rst_A,
        c_Addr_A,
        c_EN_A,
        c_WEN_A,
        c_Din_A,
        c_Dout_A,
        c_Clk_A,
        c_Rst_A
);

parameter    ap_ST_fsm_state1 = 34'b1;
parameter    ap_ST_fsm_pp0_stage0 = 34'b10;
parameter    ap_ST_fsm_pp0_stage1 = 34'b100;
parameter    ap_ST_fsm_pp0_stage2 = 34'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 34'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 34'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 34'b1000000;
parameter    ap_ST_fsm_pp0_stage6 = 34'b10000000;
parameter    ap_ST_fsm_pp0_stage7 = 34'b100000000;
parameter    ap_ST_fsm_pp0_stage8 = 34'b1000000000;
parameter    ap_ST_fsm_pp0_stage9 = 34'b10000000000;
parameter    ap_ST_fsm_pp0_stage10 = 34'b100000000000;
parameter    ap_ST_fsm_pp0_stage11 = 34'b1000000000000;
parameter    ap_ST_fsm_pp0_stage12 = 34'b10000000000000;
parameter    ap_ST_fsm_pp0_stage13 = 34'b100000000000000;
parameter    ap_ST_fsm_pp0_stage14 = 34'b1000000000000000;
parameter    ap_ST_fsm_pp0_stage15 = 34'b10000000000000000;
parameter    ap_ST_fsm_pp0_stage16 = 34'b100000000000000000;
parameter    ap_ST_fsm_pp0_stage17 = 34'b1000000000000000000;
parameter    ap_ST_fsm_pp0_stage18 = 34'b10000000000000000000;
parameter    ap_ST_fsm_pp0_stage19 = 34'b100000000000000000000;
parameter    ap_ST_fsm_pp0_stage20 = 34'b1000000000000000000000;
parameter    ap_ST_fsm_pp0_stage21 = 34'b10000000000000000000000;
parameter    ap_ST_fsm_pp0_stage22 = 34'b100000000000000000000000;
parameter    ap_ST_fsm_pp0_stage23 = 34'b1000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage24 = 34'b10000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage25 = 34'b100000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage26 = 34'b1000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage27 = 34'b10000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage28 = 34'b100000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage29 = 34'b1000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage30 = 34'b10000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage31 = 34'b100000000000000000000000000000000;
parameter    ap_ST_fsm_state168 = 34'b1000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv11_400 = 11'b10000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv53_0 = 53'b00000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv7_20 = 7'b100000;
parameter    ap_const_lv11_2 = 11'b10;
parameter    ap_const_lv58_1 = 58'b1;
parameter    ap_const_lv11_3 = 11'b11;
parameter    ap_const_lv8_60 = 8'b1100000;
parameter    ap_const_lv11_4 = 11'b100;
parameter    ap_const_lv58_2 = 58'b10;
parameter    ap_const_lv11_5 = 11'b101;
parameter    ap_const_lv8_A0 = 8'b10100000;
parameter    ap_const_lv11_6 = 11'b110;
parameter    ap_const_lv58_3 = 58'b11;
parameter    ap_const_lv11_7 = 11'b111;
parameter    ap_const_lv9_E0 = 9'b11100000;
parameter    ap_const_lv11_8 = 11'b1000;
parameter    ap_const_lv58_4 = 58'b100;
parameter    ap_const_lv11_9 = 11'b1001;
parameter    ap_const_lv9_120 = 9'b100100000;
parameter    ap_const_lv11_A = 11'b1010;
parameter    ap_const_lv58_5 = 58'b101;
parameter    ap_const_lv11_B = 11'b1011;
parameter    ap_const_lv9_160 = 9'b101100000;
parameter    ap_const_lv11_C = 11'b1100;
parameter    ap_const_lv58_6 = 58'b110;
parameter    ap_const_lv11_D = 11'b1101;
parameter    ap_const_lv11_E = 11'b1110;
parameter    ap_const_lv58_7 = 58'b111;
parameter    ap_const_lv11_F = 11'b1111;
parameter    ap_const_lv10_1E0 = 10'b111100000;
parameter    ap_const_lv11_10 = 11'b10000;
parameter    ap_const_lv58_8 = 58'b1000;
parameter    ap_const_lv11_11 = 11'b10001;
parameter    ap_const_lv10_220 = 10'b1000100000;
parameter    ap_const_lv11_12 = 11'b10010;
parameter    ap_const_lv58_9 = 58'b1001;
parameter    ap_const_lv11_13 = 11'b10011;
parameter    ap_const_lv10_260 = 10'b1001100000;
parameter    ap_const_lv11_14 = 11'b10100;
parameter    ap_const_lv58_A = 58'b1010;
parameter    ap_const_lv11_15 = 11'b10101;
parameter    ap_const_lv10_2A0 = 10'b1010100000;
parameter    ap_const_lv11_16 = 11'b10110;
parameter    ap_const_lv58_B = 58'b1011;
parameter    ap_const_lv11_17 = 11'b10111;
parameter    ap_const_lv10_2E0 = 10'b1011100000;
parameter    ap_const_lv11_18 = 11'b11000;
parameter    ap_const_lv58_C = 58'b1100;
parameter    ap_const_lv11_19 = 11'b11001;
parameter    ap_const_lv11_1A = 11'b11010;
parameter    ap_const_lv58_D = 58'b1101;
parameter    ap_const_lv11_1B = 11'b11011;
parameter    ap_const_lv11_1C = 11'b11100;
parameter    ap_const_lv58_E = 58'b1110;
parameter    ap_const_lv11_1D = 11'b11101;
parameter    ap_const_lv11_1E = 11'b11110;
parameter    ap_const_lv58_F = 58'b1111;
parameter    ap_const_lv11_1F = 11'b11111;
parameter    ap_const_lv11_3E0 = 11'b1111100000;
parameter    ap_const_lv32_21 = 32'b100001;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_Addr_A;
output   a_EN_A;
output  [3:0] a_WEN_A;
output  [31:0] a_Din_A;
input  [31:0] a_Dout_A;
output   a_Clk_A;
output   a_Rst_A;
output  [31:0] b_Addr_A;
output   b_EN_A;
output  [3:0] b_WEN_A;
output  [31:0] b_Din_A;
input  [31:0] b_Dout_A;
output   b_Clk_A;
output   b_Rst_A;
output  [31:0] c_Addr_A;
output   c_EN_A;
output  [3:0] c_WEN_A;
output  [31:0] c_Din_A;
input  [31:0] c_Dout_A;
output   c_Clk_A;
output   c_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_EN_A;
reg b_EN_A;
reg c_EN_A;
reg[3:0] c_WEN_A;

(* fsm_encoding = "none" *) reg   [33:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [10:0] indvar_flatten_reg_718;
reg   [5:0] i_reg_729;
reg   [5:0] j_reg_740;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_1629;
wire   [0:0] ap_CS_fsm_pp0_stage4;
wire   [0:0] ap_CS_fsm_pp0_stage7;
wire   [0:0] ap_CS_fsm_pp0_stage10;
wire   [0:0] ap_CS_fsm_pp0_stage13;
wire   [0:0] ap_CS_fsm_pp0_stage16;
wire   [0:0] ap_CS_fsm_pp0_stage19;
wire   [0:0] ap_CS_fsm_pp0_stage22;
wire   [0:0] ap_CS_fsm_pp0_stage25;
wire   [0:0] ap_CS_fsm_pp0_stage28;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] ap_CS_fsm_pp0_stage5;
wire   [0:0] ap_CS_fsm_pp0_stage8;
wire   [0:0] ap_CS_fsm_pp0_stage11;
wire   [0:0] ap_CS_fsm_pp0_stage14;
wire   [0:0] ap_CS_fsm_pp0_stage17;
wire   [0:0] ap_CS_fsm_pp0_stage20;
wire   [0:0] ap_CS_fsm_pp0_stage23;
wire   [0:0] ap_CS_fsm_pp0_stage26;
wire   [0:0] ap_CS_fsm_pp0_stage29;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [0:0] ap_CS_fsm_pp0_stage6;
wire   [0:0] ap_CS_fsm_pp0_stage9;
wire   [0:0] ap_CS_fsm_pp0_stage12;
wire   [0:0] ap_CS_fsm_pp0_stage15;
wire   [0:0] ap_CS_fsm_pp0_stage18;
wire   [0:0] ap_CS_fsm_pp0_stage21;
wire   [0:0] ap_CS_fsm_pp0_stage24;
wire   [0:0] ap_CS_fsm_pp0_stage27;
wire   [0:0] ap_CS_fsm_pp0_stage30;
wire   [31:0] grp_fu_756_p2;
reg   [31:0] reg_792;
wire   [31:0] grp_fu_751_p2;
reg   [31:0] reg_798;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1629;
reg   [31:0] reg_803;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] reg_808;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1629;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1629;
reg   [31:0] reg_814;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1629;
reg   [31:0] reg_819;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1629;
wire   [0:0] exitcond_flatten_fu_824_p2;
wire   [10:0] indvar_flatten_next_fu_830_p2;
reg   [10:0] indvar_flatten_next_reg_1633;
wire   [5:0] j_mid2_fu_848_p3;
reg   [5:0] j_mid2_reg_1638;
wire   [5:0] tmp_mid2_v_fu_856_p3;
reg   [5:0] tmp_mid2_v_reg_1664;
wire   [10:0] tmp_fu_864_p3;
reg   [10:0] tmp_reg_1669;
wire   [7:0] tmp_2_cast5_cast1_fu_946_p1;
reg   [7:0] tmp_2_cast5_cast1_reg_1740;
wire   [7:0] tmp_71_fu_996_p2;
reg   [7:0] tmp_71_reg_1765;
reg   [31:0] tmp_6_1_reg_1776;
reg   [31:0] tmp_6_2_reg_1791;
wire   [8:0] tmp_2_cast5_cast_fu_1042_p1;
reg   [8:0] tmp_2_cast5_cast_reg_1801;
reg   [31:0] tmp_6_3_reg_1812;
reg   [31:0] tmp_6_4_reg_1827;
wire   [8:0] tmp_75_fu_1092_p2;
reg   [8:0] tmp_75_reg_1837;
reg   [31:0] tmp_6_6_reg_1857;
wire   [8:0] tmp_77_fu_1138_p2;
reg   [8:0] tmp_77_reg_1867;
reg   [31:0] tmp_6_7_reg_1877;
reg   [31:0] tmp_6_8_reg_1892;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1892;
reg   [31:0] tmp_6_9_reg_1907;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1907;
reg   [31:0] tmp_6_s_reg_1922;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1922;
wire   [9:0] tmp_2_cast5_fu_1228_p1;
reg   [9:0] tmp_2_cast5_reg_1932;
reg   [31:0] tmp_6_10_reg_1945;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1945;
reg   [31:0] tmp_6_11_reg_1960;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_11_reg_1960;
reg   [31:0] tmp_6_12_reg_1975;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_12_reg_1975;
reg   [31:0] tmp_6_13_reg_1990;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_13_reg_1990;
reg   [31:0] tmp_6_14_reg_2005;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_14_reg_2005;
reg   [31:0] tmp_6_15_reg_2020;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_15_reg_2020;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_15_reg_2020;
reg   [31:0] tmp_6_16_reg_2035;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_16_reg_2035;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_16_reg_2035;
reg   [31:0] tmp_6_17_reg_2050;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_17_reg_2050;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_17_reg_2050;
reg   [31:0] tmp_6_18_reg_2065;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_18_reg_2065;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_18_reg_2065;
reg   [31:0] tmp_6_19_reg_2080;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_19_reg_2080;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_19_reg_2080;
reg   [31:0] tmp_6_20_reg_2095;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_20_reg_2095;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_20_reg_2095;
reg   [31:0] tmp_6_21_reg_2110;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_21_reg_2110;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_21_reg_2110;
reg   [31:0] tmp_6_22_reg_2125;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_22_reg_2125;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_22_reg_2125;
reg   [31:0] tmp_6_23_reg_2140;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_23_reg_2140;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_23_reg_2140;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_23_reg_2140;
reg   [31:0] tmp_6_24_reg_2155;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_24_reg_2155;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_24_reg_2155;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_24_reg_2155;
reg   [31:0] tmp_6_25_reg_2170;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_25_reg_2170;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_25_reg_2170;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_25_reg_2170;
wire   [0:0] ap_CS_fsm_pp0_stage31;
wire   [11:0] tmp_94_fu_1614_p2;
reg   [11:0] tmp_94_reg_2185;
reg   [11:0] ap_pipeline_reg_pp0_iter1_tmp_94_reg_2185;
reg   [11:0] ap_pipeline_reg_pp0_iter2_tmp_94_reg_2185;
reg   [11:0] ap_pipeline_reg_pp0_iter3_tmp_94_reg_2185;
reg   [11:0] ap_pipeline_reg_pp0_iter4_tmp_94_reg_2185;
reg   [31:0] tmp_6_26_reg_2190;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_26_reg_2190;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_26_reg_2190;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_26_reg_2190;
wire   [5:0] j_1_fu_1620_p2;
reg   [5:0] j_1_reg_2205;
reg   [31:0] tmp_6_27_reg_2210;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_27_reg_2210;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_27_reg_2210;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_27_reg_2210;
reg   [31:0] tmp_6_28_reg_2225;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_28_reg_2225;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_28_reg_2225;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_28_reg_2225;
reg   [31:0] tmp_6_29_reg_2230;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_29_reg_2230;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_29_reg_2230;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_29_reg_2230;
reg   [31:0] tmp_6_30_reg_2235;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_30_reg_2235;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_30_reg_2235;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_30_reg_2235;
reg   [31:0] tmp_1_29_reg_2240;
reg   [10:0] indvar_flatten_phi_fu_722_p4;
reg   [5:0] i_phi_fu_733_p4;
reg   [5:0] j_phi_fu_744_p4;
wire   [63:0] tmp_3_fu_872_p1;
wire   [63:0] tmp_2_fu_877_p1;
wire   [63:0] tmp_5_fu_887_p3;
wire   [63:0] tmp_67_cast_fu_905_p1;
wire   [63:0] tmp_8_fu_915_p3;
wire   [63:0] tmp_68_fu_924_p3;
wire   [63:0] tmp_10_fu_937_p3;
wire   [63:0] tmp_69_cast_fu_955_p1;
wire   [63:0] tmp_12_fu_965_p3;
wire   [63:0] tmp_70_fu_974_p3;
wire   [63:0] tmp_14_fu_987_p3;
wire   [63:0] tmp_71_cast_fu_1001_p1;
wire   [63:0] tmp_16_fu_1011_p3;
wire   [63:0] tmp_72_fu_1020_p3;
wire   [63:0] tmp_18_fu_1033_p3;
wire   [63:0] tmp_73_cast_fu_1051_p1;
wire   [63:0] tmp_20_fu_1061_p3;
wire   [63:0] tmp_74_fu_1070_p3;
wire   [63:0] tmp_22_fu_1083_p3;
wire   [63:0] tmp_75_cast_fu_1097_p1;
wire   [63:0] tmp_24_fu_1107_p3;
wire   [63:0] tmp_76_fu_1116_p3;
wire   [63:0] tmp_26_fu_1129_p3;
wire   [63:0] tmp_77_cast_fu_1143_p1;
wire   [63:0] tmp_28_fu_1153_p3;
wire   [63:0] tmp_78_fu_1162_p3;
wire   [63:0] tmp_30_fu_1175_p3;
wire   [63:0] tmp_79_cast_fu_1187_p1;
wire   [63:0] tmp_32_fu_1197_p3;
wire   [63:0] tmp_79_fu_1206_p3;
wire   [63:0] tmp_34_fu_1219_p3;
wire   [63:0] tmp_81_cast_fu_1237_p1;
wire   [63:0] tmp_36_fu_1247_p3;
wire   [63:0] tmp_81_fu_1256_p3;
wire   [63:0] tmp_38_fu_1269_p3;
wire   [63:0] tmp_83_cast_fu_1283_p1;
wire   [63:0] tmp_40_fu_1293_p3;
wire   [63:0] tmp_83_fu_1302_p3;
wire   [63:0] tmp_42_fu_1315_p3;
wire   [63:0] tmp_85_cast_fu_1329_p1;
wire   [63:0] tmp_44_fu_1339_p3;
wire   [63:0] tmp_85_fu_1348_p3;
wire   [63:0] tmp_46_fu_1361_p3;
wire   [63:0] tmp_87_cast_fu_1375_p1;
wire   [63:0] tmp_48_fu_1385_p3;
wire   [63:0] tmp_87_fu_1394_p3;
wire   [63:0] tmp_50_fu_1407_p3;
wire   [63:0] tmp_89_cast_fu_1421_p1;
wire   [63:0] tmp_52_fu_1431_p3;
wire   [63:0] tmp_89_fu_1440_p3;
wire   [63:0] tmp_54_fu_1453_p3;
wire   [63:0] tmp_91_cast_fu_1465_p1;
wire   [63:0] tmp_56_fu_1475_p3;
wire   [63:0] tmp_90_fu_1484_p3;
wire   [63:0] tmp_58_fu_1497_p3;
wire   [63:0] tmp_93_cast_fu_1509_p1;
wire   [63:0] tmp_60_fu_1519_p3;
wire   [63:0] tmp_91_fu_1528_p3;
wire   [63:0] tmp_62_fu_1541_p3;
wire   [63:0] tmp_95_cast_fu_1553_p1;
wire   [63:0] tmp_64_fu_1563_p3;
wire   [63:0] tmp_92_fu_1572_p3;
wire   [63:0] tmp_66_fu_1588_p3;
wire   [63:0] tmp_97_cast_fu_1609_p1;
wire   [63:0] tmp_98_cast_fu_1625_p1;
reg   [31:0] a_Addr_A_orig;
reg   [31:0] b_Addr_A_orig;
wire   [31:0] c_Addr_A_orig;
reg   [31:0] grp_fu_751_p0;
reg   [31:0] grp_fu_751_p1;
wire   [0:0] exitcond_fu_842_p2;
wire   [5:0] i_1_fu_836_p2;
wire   [10:0] tmp_4_fu_882_p2;
wire   [6:0] tmp_2_cast_fu_896_p1;
wire   [6:0] tmp_67_fu_899_p2;
wire   [10:0] tmp_7_fu_910_p2;
wire   [10:0] tmp_9_fu_932_p2;
wire   [7:0] tmp_69_fu_949_p2;
wire   [10:0] tmp_11_fu_960_p2;
wire   [10:0] tmp_13_fu_982_p2;
wire   [10:0] tmp_15_fu_1006_p2;
wire   [10:0] tmp_17_fu_1028_p2;
wire   [8:0] tmp_73_fu_1045_p2;
wire   [10:0] tmp_19_fu_1056_p2;
wire   [10:0] tmp_21_fu_1078_p2;
wire   [10:0] tmp_23_fu_1102_p2;
wire   [10:0] tmp_25_fu_1124_p2;
wire   [10:0] tmp_27_fu_1148_p2;
wire   [10:0] tmp_29_fu_1170_p2;
wire  signed [8:0] tmp_79_cast1_fu_1184_p1;
wire   [10:0] tmp_31_fu_1192_p2;
wire   [10:0] tmp_33_fu_1214_p2;
wire   [9:0] tmp_80_fu_1231_p2;
wire   [10:0] tmp_35_fu_1242_p2;
wire   [10:0] tmp_37_fu_1264_p2;
wire   [9:0] tmp_82_fu_1278_p2;
wire   [10:0] tmp_39_fu_1288_p2;
wire   [10:0] tmp_41_fu_1310_p2;
wire   [9:0] tmp_84_fu_1324_p2;
wire   [10:0] tmp_43_fu_1334_p2;
wire   [10:0] tmp_45_fu_1356_p2;
wire   [9:0] tmp_86_fu_1370_p2;
wire   [10:0] tmp_47_fu_1380_p2;
wire   [10:0] tmp_49_fu_1402_p2;
wire   [9:0] tmp_88_fu_1416_p2;
wire   [10:0] tmp_51_fu_1426_p2;
wire   [10:0] tmp_53_fu_1448_p2;
wire  signed [9:0] tmp_91_cast1_fu_1462_p1;
wire   [10:0] tmp_55_fu_1470_p2;
wire   [10:0] tmp_57_fu_1492_p2;
wire  signed [9:0] tmp_93_cast9_fu_1506_p1;
wire   [10:0] tmp_59_fu_1514_p2;
wire   [10:0] tmp_61_fu_1536_p2;
wire  signed [9:0] tmp_95_cast8_fu_1550_p1;
wire   [10:0] tmp_63_fu_1558_p2;
wire   [10:0] tmp_65_fu_1583_p2;
wire   [10:0] tmp_2_cast6_fu_1600_p1;
wire   [10:0] tmp_93_fu_1603_p2;
wire   [11:0] tmp_3_cast_fu_1580_p1;
wire   [11:0] tmp_2_cast7_fu_1597_p1;
wire   [0:0] ap_CS_fsm_state168;
reg   [33:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 34'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

matmul_hw_fadd_32bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_751_p0),
    .din1(grp_fu_751_p1),
    .ce(1'b1),
    .dout(grp_fu_751_p2)
);

matmul_hw_fmul_32cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32cud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_Dout_A),
    .din1(b_Dout_A),
    .ce(1'b1),
    .dout(grp_fu_756_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_824_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage31) & ~(exitcond_flatten_reg_1629 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_729 <= tmp_mid2_v_reg_1664;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_729 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_718 <= indvar_flatten_next_reg_1633;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_718 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_740 <= j_1_reg_2205;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_740 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1629 <= exitcond_flatten_reg_1629;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1629 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1629;
        ap_pipeline_reg_pp0_iter2_tmp_6_27_reg_2210 <= tmp_6_27_reg_2210;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1629 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1629;
        ap_pipeline_reg_pp0_iter3_tmp_6_27_reg_2210 <= ap_pipeline_reg_pp0_iter2_tmp_6_27_reg_2210;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1629 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1629;
        ap_pipeline_reg_pp0_iter4_tmp_6_27_reg_2210 <= ap_pipeline_reg_pp0_iter3_tmp_6_27_reg_2210;
        ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1629 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1629;
        exitcond_flatten_reg_1629 <= exitcond_flatten_fu_824_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1945 <= tmp_6_10_reg_1945;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage16)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_11_reg_1960 <= tmp_6_11_reg_1960;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage17)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_12_reg_1975 <= tmp_6_12_reg_1975;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage18)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_13_reg_1990 <= tmp_6_13_reg_1990;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage19)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_14_reg_2005 <= tmp_6_14_reg_2005;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage20)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_15_reg_2020 <= tmp_6_15_reg_2020;
        ap_pipeline_reg_pp0_iter2_tmp_6_15_reg_2020 <= ap_pipeline_reg_pp0_iter1_tmp_6_15_reg_2020;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage21)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_16_reg_2035 <= tmp_6_16_reg_2035;
        ap_pipeline_reg_pp0_iter2_tmp_6_16_reg_2035 <= ap_pipeline_reg_pp0_iter1_tmp_6_16_reg_2035;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage22)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_17_reg_2050 <= tmp_6_17_reg_2050;
        ap_pipeline_reg_pp0_iter2_tmp_6_17_reg_2050 <= ap_pipeline_reg_pp0_iter1_tmp_6_17_reg_2050;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage23)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_18_reg_2065 <= tmp_6_18_reg_2065;
        ap_pipeline_reg_pp0_iter2_tmp_6_18_reg_2065 <= ap_pipeline_reg_pp0_iter1_tmp_6_18_reg_2065;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage24)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_19_reg_2080 <= tmp_6_19_reg_2080;
        ap_pipeline_reg_pp0_iter2_tmp_6_19_reg_2080 <= ap_pipeline_reg_pp0_iter1_tmp_6_19_reg_2080;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage25)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_20_reg_2095 <= tmp_6_20_reg_2095;
        ap_pipeline_reg_pp0_iter2_tmp_6_20_reg_2095 <= ap_pipeline_reg_pp0_iter1_tmp_6_20_reg_2095;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage26)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_21_reg_2110 <= tmp_6_21_reg_2110;
        ap_pipeline_reg_pp0_iter2_tmp_6_21_reg_2110 <= ap_pipeline_reg_pp0_iter1_tmp_6_21_reg_2110;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage27)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_22_reg_2125 <= tmp_6_22_reg_2125;
        ap_pipeline_reg_pp0_iter2_tmp_6_22_reg_2125 <= ap_pipeline_reg_pp0_iter1_tmp_6_22_reg_2125;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage28)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_23_reg_2140 <= tmp_6_23_reg_2140;
        ap_pipeline_reg_pp0_iter2_tmp_6_23_reg_2140 <= ap_pipeline_reg_pp0_iter1_tmp_6_23_reg_2140;
        ap_pipeline_reg_pp0_iter3_tmp_6_23_reg_2140 <= ap_pipeline_reg_pp0_iter2_tmp_6_23_reg_2140;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage29)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_24_reg_2155 <= tmp_6_24_reg_2155;
        ap_pipeline_reg_pp0_iter2_tmp_6_24_reg_2155 <= ap_pipeline_reg_pp0_iter1_tmp_6_24_reg_2155;
        ap_pipeline_reg_pp0_iter3_tmp_6_24_reg_2155 <= ap_pipeline_reg_pp0_iter2_tmp_6_24_reg_2155;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage30)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_25_reg_2170 <= tmp_6_25_reg_2170;
        ap_pipeline_reg_pp0_iter2_tmp_6_25_reg_2170 <= ap_pipeline_reg_pp0_iter1_tmp_6_25_reg_2170;
        ap_pipeline_reg_pp0_iter3_tmp_6_25_reg_2170 <= ap_pipeline_reg_pp0_iter2_tmp_6_25_reg_2170;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_26_reg_2190 <= tmp_6_26_reg_2190;
        ap_pipeline_reg_pp0_iter1_tmp_94_reg_2185 <= tmp_94_reg_2185;
        ap_pipeline_reg_pp0_iter2_tmp_6_26_reg_2190 <= ap_pipeline_reg_pp0_iter1_tmp_6_26_reg_2190;
        ap_pipeline_reg_pp0_iter2_tmp_94_reg_2185 <= ap_pipeline_reg_pp0_iter1_tmp_94_reg_2185;
        ap_pipeline_reg_pp0_iter3_tmp_6_26_reg_2190 <= ap_pipeline_reg_pp0_iter2_tmp_6_26_reg_2190;
        ap_pipeline_reg_pp0_iter3_tmp_94_reg_2185 <= ap_pipeline_reg_pp0_iter2_tmp_94_reg_2185;
        ap_pipeline_reg_pp0_iter4_tmp_94_reg_2185 <= ap_pipeline_reg_pp0_iter3_tmp_94_reg_2185;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1892 <= tmp_6_8_reg_1892;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1907 <= tmp_6_9_reg_1907;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1922 <= tmp_6_s_reg_1922;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_28_reg_2225 <= tmp_6_28_reg_2225;
        ap_pipeline_reg_pp0_iter3_tmp_6_28_reg_2225 <= ap_pipeline_reg_pp0_iter2_tmp_6_28_reg_2225;
        ap_pipeline_reg_pp0_iter4_tmp_6_28_reg_2225 <= ap_pipeline_reg_pp0_iter3_tmp_6_28_reg_2225;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_29_reg_2230 <= tmp_6_29_reg_2230;
        ap_pipeline_reg_pp0_iter3_tmp_6_29_reg_2230 <= ap_pipeline_reg_pp0_iter2_tmp_6_29_reg_2230;
        ap_pipeline_reg_pp0_iter4_tmp_6_29_reg_2230 <= ap_pipeline_reg_pp0_iter3_tmp_6_29_reg_2230;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_30_reg_2235 <= tmp_6_30_reg_2235;
        ap_pipeline_reg_pp0_iter3_tmp_6_30_reg_2235 <= ap_pipeline_reg_pp0_iter2_tmp_6_30_reg_2235;
        ap_pipeline_reg_pp0_iter4_tmp_6_30_reg_2235 <= ap_pipeline_reg_pp0_iter3_tmp_6_30_reg_2235;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_1633 <= indvar_flatten_next_fu_830_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        j_1_reg_2205 <= j_1_fu_1620_p2;
        tmp_6_26_reg_2190 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_824_p2))) begin
        j_mid2_reg_1638 <= j_mid2_fu_848_p3;
        tmp_reg_1669[10 : 5] <= tmp_fu_864_p3[10 : 5];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_792 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1629)))) begin
        reg_798 <= grp_fu_751_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1629)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1629) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2)))) begin
        reg_803 <= grp_fu_751_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1629)))) begin
        reg_808 <= grp_fu_751_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage28) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1629)))) begin
        reg_814 <= grp_fu_751_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1629)))) begin
        reg_819 <= grp_fu_751_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1629) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        tmp_1_29_reg_2240 <= grp_fu_751_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_2_cast5_cast1_reg_1740[5 : 0] <= tmp_2_cast5_cast1_fu_946_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_2_cast5_cast_reg_1801[5 : 0] <= tmp_2_cast5_cast_fu_1042_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_2_cast5_reg_1932[5 : 0] <= tmp_2_cast5_fu_1228_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_6_10_reg_1945 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        tmp_6_11_reg_1960 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        tmp_6_12_reg_1975 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        tmp_6_13_reg_1990 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        tmp_6_14_reg_2005 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        tmp_6_15_reg_2020 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        tmp_6_16_reg_2035 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        tmp_6_17_reg_2050 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        tmp_6_18_reg_2065 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        tmp_6_19_reg_2080 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_6_1_reg_1776 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        tmp_6_20_reg_2095 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        tmp_6_21_reg_2110 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        tmp_6_22_reg_2125 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        tmp_6_23_reg_2140 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        tmp_6_24_reg_2155 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        tmp_6_25_reg_2170 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_6_27_reg_2210 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1629))) begin
        tmp_6_28_reg_2225 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1629))) begin
        tmp_6_29_reg_2230 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_6_2_reg_1791 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1629))) begin
        tmp_6_30_reg_2235 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_6_3_reg_1812 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_6_4_reg_1827 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_6_6_reg_1857 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_6_7_reg_1877 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_6_8_reg_1892 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_6_9_reg_1907 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_6_s_reg_1922 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_71_reg_1765 <= tmp_71_fu_996_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_75_reg_1837 <= tmp_75_fu_1092_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_77_reg_1867 <= tmp_77_fu_1138_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        tmp_94_reg_2185 <= tmp_94_fu_1614_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_824_p2))) begin
        tmp_mid2_v_reg_1664 <= tmp_mid2_v_fu_856_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            a_Addr_A_orig = tmp_66_fu_1588_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage30)) begin
            a_Addr_A_orig = tmp_64_fu_1563_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage29)) begin
            a_Addr_A_orig = tmp_62_fu_1541_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage28)) begin
            a_Addr_A_orig = tmp_60_fu_1519_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage27)) begin
            a_Addr_A_orig = tmp_58_fu_1497_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage26)) begin
            a_Addr_A_orig = tmp_56_fu_1475_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage25)) begin
            a_Addr_A_orig = tmp_54_fu_1453_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage24)) begin
            a_Addr_A_orig = tmp_52_fu_1431_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage23)) begin
            a_Addr_A_orig = tmp_50_fu_1407_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage22)) begin
            a_Addr_A_orig = tmp_48_fu_1385_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage21)) begin
            a_Addr_A_orig = tmp_46_fu_1361_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage20)) begin
            a_Addr_A_orig = tmp_44_fu_1339_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage19)) begin
            a_Addr_A_orig = tmp_42_fu_1315_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage18)) begin
            a_Addr_A_orig = tmp_40_fu_1293_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage17)) begin
            a_Addr_A_orig = tmp_38_fu_1269_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage16)) begin
            a_Addr_A_orig = tmp_36_fu_1247_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            a_Addr_A_orig = tmp_34_fu_1219_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            a_Addr_A_orig = tmp_32_fu_1197_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            a_Addr_A_orig = tmp_30_fu_1175_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            a_Addr_A_orig = tmp_28_fu_1153_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            a_Addr_A_orig = tmp_26_fu_1129_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            a_Addr_A_orig = tmp_24_fu_1107_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            a_Addr_A_orig = tmp_22_fu_1083_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            a_Addr_A_orig = tmp_20_fu_1061_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_Addr_A_orig = tmp_18_fu_1033_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_Addr_A_orig = tmp_16_fu_1011_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_Addr_A_orig = tmp_14_fu_987_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_Addr_A_orig = tmp_12_fu_965_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_Addr_A_orig = tmp_10_fu_937_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_Addr_A_orig = tmp_8_fu_915_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_Addr_A_orig = tmp_5_fu_887_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_Addr_A_orig = tmp_3_fu_872_p1;
        end else begin
            a_Addr_A_orig = 'bx;
        end
    end else begin
        a_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31)))) begin
        a_EN_A = 1'b1;
    end else begin
        a_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state168)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state168)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            b_Addr_A_orig = tmp_97_cast_fu_1609_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage30)) begin
            b_Addr_A_orig = tmp_92_fu_1572_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage29)) begin
            b_Addr_A_orig = tmp_95_cast_fu_1553_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage28)) begin
            b_Addr_A_orig = tmp_91_fu_1528_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage27)) begin
            b_Addr_A_orig = tmp_93_cast_fu_1509_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage26)) begin
            b_Addr_A_orig = tmp_90_fu_1484_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage25)) begin
            b_Addr_A_orig = tmp_91_cast_fu_1465_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage24)) begin
            b_Addr_A_orig = tmp_89_fu_1440_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage23)) begin
            b_Addr_A_orig = tmp_89_cast_fu_1421_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage22)) begin
            b_Addr_A_orig = tmp_87_fu_1394_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage21)) begin
            b_Addr_A_orig = tmp_87_cast_fu_1375_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage20)) begin
            b_Addr_A_orig = tmp_85_fu_1348_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage19)) begin
            b_Addr_A_orig = tmp_85_cast_fu_1329_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage18)) begin
            b_Addr_A_orig = tmp_83_fu_1302_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage17)) begin
            b_Addr_A_orig = tmp_83_cast_fu_1283_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage16)) begin
            b_Addr_A_orig = tmp_81_fu_1256_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_Addr_A_orig = tmp_81_cast_fu_1237_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_Addr_A_orig = tmp_79_fu_1206_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_Addr_A_orig = tmp_79_cast_fu_1187_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_Addr_A_orig = tmp_78_fu_1162_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_Addr_A_orig = tmp_77_cast_fu_1143_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_Addr_A_orig = tmp_76_fu_1116_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_Addr_A_orig = tmp_75_cast_fu_1097_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_Addr_A_orig = tmp_74_fu_1070_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_Addr_A_orig = tmp_73_cast_fu_1051_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_Addr_A_orig = tmp_72_fu_1020_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_Addr_A_orig = tmp_71_cast_fu_1001_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_Addr_A_orig = tmp_70_fu_974_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_Addr_A_orig = tmp_69_cast_fu_955_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_Addr_A_orig = tmp_68_fu_924_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_Addr_A_orig = tmp_67_cast_fu_905_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_Addr_A_orig = tmp_2_fu_877_p1;
        end else begin
            b_Addr_A_orig = 'bx;
        end
    end else begin
        b_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31)))) begin
        b_EN_A = 1'b1;
    end else begin
        b_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        c_EN_A = 1'b1;
    end else begin
        c_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1629))) begin
        c_WEN_A = ap_const_lv4_F;
    end else begin
        c_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_751_p0 = tmp_1_29_reg_2240;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b1 == ap_enable_reg_pp0_iter4)))) begin
        grp_fu_751_p0 = reg_819;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        grp_fu_751_p0 = reg_814;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_CS_fsm_pp0_stage31)))) begin
        grp_fu_751_p0 = reg_808;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage28) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter2)))) begin
        grp_fu_751_p0 = reg_803;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_751_p0 = reg_798;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_751_p0 = reg_792;
    end else begin
        grp_fu_751_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_30_reg_2235;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_29_reg_2230;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_28_reg_2225;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_27_reg_2210;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter3_tmp_6_26_reg_2190;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter3_tmp_6_25_reg_2170;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter3_tmp_6_24_reg_2155;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter3_tmp_6_23_reg_2140;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_22_reg_2125;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_21_reg_2110;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_20_reg_2095;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_19_reg_2080;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_18_reg_2065;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_17_reg_2050;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_16_reg_2035;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_15_reg_2020;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_14_reg_2005;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_13_reg_1990;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_12_reg_1975;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_11_reg_1960;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage28) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1945;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1922;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1907;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_751_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1892;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_751_p1 = tmp_6_7_reg_1877;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_751_p1 = tmp_6_6_reg_1857;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_fu_751_p1 = reg_792;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_fu_751_p1 = tmp_6_4_reg_1827;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_751_p1 = tmp_6_3_reg_1812;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_751_p1 = tmp_6_2_reg_1791;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_751_p1 = tmp_6_1_reg_1776;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_751_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_751_p1 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_phi_fu_733_p4 = tmp_mid2_v_reg_1664;
    end else begin
        i_phi_fu_733_p4 = i_reg_729;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_phi_fu_722_p4 = indvar_flatten_next_reg_1633;
    end else begin
        indvar_flatten_phi_fu_722_p4 = indvar_flatten_reg_718;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1629 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_phi_fu_744_p4 = j_1_reg_2205;
    end else begin
        j_phi_fu_744_p4 = j_reg_740;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_824_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state168;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b1 == ap_enable_reg_pp0_iter4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state168;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage7;
        end
        ap_ST_fsm_pp0_stage7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage8;
        end
        ap_ST_fsm_pp0_stage8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage9;
        end
        ap_ST_fsm_pp0_stage9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage10;
        end
        ap_ST_fsm_pp0_stage10 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage11;
        end
        ap_ST_fsm_pp0_stage11 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage12;
        end
        ap_ST_fsm_pp0_stage12 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage13;
        end
        ap_ST_fsm_pp0_stage13 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage14;
        end
        ap_ST_fsm_pp0_stage14 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage15;
        end
        ap_ST_fsm_pp0_stage15 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage16;
        end
        ap_ST_fsm_pp0_stage16 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage17;
        end
        ap_ST_fsm_pp0_stage17 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage18;
        end
        ap_ST_fsm_pp0_stage18 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage19;
        end
        ap_ST_fsm_pp0_stage19 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage20;
        end
        ap_ST_fsm_pp0_stage20 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage21;
        end
        ap_ST_fsm_pp0_stage21 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage22;
        end
        ap_ST_fsm_pp0_stage22 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage23;
        end
        ap_ST_fsm_pp0_stage23 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage24;
        end
        ap_ST_fsm_pp0_stage24 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage25;
        end
        ap_ST_fsm_pp0_stage25 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage26;
        end
        ap_ST_fsm_pp0_stage26 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage27;
        end
        ap_ST_fsm_pp0_stage27 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage28;
        end
        ap_ST_fsm_pp0_stage28 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage29;
        end
        ap_ST_fsm_pp0_stage29 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage30;
        end
        ap_ST_fsm_pp0_stage30 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage31;
        end
        ap_ST_fsm_pp0_stage31 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state168 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_Addr_A = a_Addr_A_orig << ap_const_lv32_2;

assign a_Clk_A = ap_clk;

assign a_Din_A = ap_const_lv32_0;

assign a_Rst_A = ap_rst;

assign a_WEN_A = ap_const_lv4_0;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[ap_const_lv32_11];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[ap_const_lv32_12];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[ap_const_lv32_13];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[ap_const_lv32_14];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[ap_const_lv32_15];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[ap_const_lv32_16];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[ap_const_lv32_17];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[ap_const_lv32_18];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[ap_const_lv32_19];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[ap_const_lv32_1A];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[ap_const_lv32_1B];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[ap_const_lv32_1C];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[ap_const_lv32_1D];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[ap_const_lv32_1E];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[ap_const_lv32_1F];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[ap_const_lv32_20];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state168 = ap_CS_fsm[ap_const_lv32_21];

assign b_Addr_A = b_Addr_A_orig << ap_const_lv32_2;

assign b_Clk_A = ap_clk;

assign b_Din_A = ap_const_lv32_0;

assign b_Rst_A = ap_rst;

assign b_WEN_A = ap_const_lv4_0;

assign c_Addr_A = c_Addr_A_orig << ap_const_lv32_2;

assign c_Addr_A_orig = tmp_98_cast_fu_1625_p1;

assign c_Clk_A = ap_clk;

assign c_Din_A = reg_808;

assign c_Rst_A = ap_rst;

assign exitcond_flatten_fu_824_p2 = ((indvar_flatten_phi_fu_722_p4 == ap_const_lv11_400) ? 1'b1 : 1'b0);

assign exitcond_fu_842_p2 = ((j_phi_fu_744_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign i_1_fu_836_p2 = (i_phi_fu_733_p4 + ap_const_lv6_1);

assign indvar_flatten_next_fu_830_p2 = (indvar_flatten_phi_fu_722_p4 + ap_const_lv11_1);

assign j_1_fu_1620_p2 = (j_mid2_reg_1638 + ap_const_lv6_1);

assign j_mid2_fu_848_p3 = ((exitcond_fu_842_p2[0:0] === 1'b1) ? ap_const_lv6_0 : j_phi_fu_744_p4);

assign tmp_10_fu_937_p3 = {{ap_const_lv53_0}, {tmp_9_fu_932_p2}};

assign tmp_11_fu_960_p2 = (tmp_reg_1669 | ap_const_lv11_4);

assign tmp_12_fu_965_p3 = {{ap_const_lv53_0}, {tmp_11_fu_960_p2}};

assign tmp_13_fu_982_p2 = (tmp_reg_1669 | ap_const_lv11_5);

assign tmp_14_fu_987_p3 = {{ap_const_lv53_0}, {tmp_13_fu_982_p2}};

assign tmp_15_fu_1006_p2 = (tmp_reg_1669 | ap_const_lv11_6);

assign tmp_16_fu_1011_p3 = {{ap_const_lv53_0}, {tmp_15_fu_1006_p2}};

assign tmp_17_fu_1028_p2 = (tmp_reg_1669 | ap_const_lv11_7);

assign tmp_18_fu_1033_p3 = {{ap_const_lv53_0}, {tmp_17_fu_1028_p2}};

assign tmp_19_fu_1056_p2 = (tmp_reg_1669 | ap_const_lv11_8);

assign tmp_20_fu_1061_p3 = {{ap_const_lv53_0}, {tmp_19_fu_1056_p2}};

assign tmp_21_fu_1078_p2 = (tmp_reg_1669 | ap_const_lv11_9);

assign tmp_22_fu_1083_p3 = {{ap_const_lv53_0}, {tmp_21_fu_1078_p2}};

assign tmp_23_fu_1102_p2 = (tmp_reg_1669 | ap_const_lv11_A);

assign tmp_24_fu_1107_p3 = {{ap_const_lv53_0}, {tmp_23_fu_1102_p2}};

assign tmp_25_fu_1124_p2 = (tmp_reg_1669 | ap_const_lv11_B);

assign tmp_26_fu_1129_p3 = {{ap_const_lv53_0}, {tmp_25_fu_1124_p2}};

assign tmp_27_fu_1148_p2 = (tmp_reg_1669 | ap_const_lv11_C);

assign tmp_28_fu_1153_p3 = {{ap_const_lv53_0}, {tmp_27_fu_1148_p2}};

assign tmp_29_fu_1170_p2 = (tmp_reg_1669 | ap_const_lv11_D);

assign tmp_2_cast5_cast1_fu_946_p1 = j_mid2_reg_1638;

assign tmp_2_cast5_cast_fu_1042_p1 = j_mid2_reg_1638;

assign tmp_2_cast5_fu_1228_p1 = j_mid2_reg_1638;

assign tmp_2_cast6_fu_1600_p1 = j_mid2_reg_1638;

assign tmp_2_cast7_fu_1597_p1 = j_mid2_reg_1638;

assign tmp_2_cast_fu_896_p1 = j_mid2_reg_1638;

assign tmp_2_fu_877_p1 = j_mid2_fu_848_p3;

assign tmp_30_fu_1175_p3 = {{ap_const_lv53_0}, {tmp_29_fu_1170_p2}};

assign tmp_31_fu_1192_p2 = (tmp_reg_1669 | ap_const_lv11_E);

assign tmp_32_fu_1197_p3 = {{ap_const_lv53_0}, {tmp_31_fu_1192_p2}};

assign tmp_33_fu_1214_p2 = (tmp_reg_1669 | ap_const_lv11_F);

assign tmp_34_fu_1219_p3 = {{ap_const_lv53_0}, {tmp_33_fu_1214_p2}};

assign tmp_35_fu_1242_p2 = (tmp_reg_1669 | ap_const_lv11_10);

assign tmp_36_fu_1247_p3 = {{ap_const_lv53_0}, {tmp_35_fu_1242_p2}};

assign tmp_37_fu_1264_p2 = (tmp_reg_1669 | ap_const_lv11_11);

assign tmp_38_fu_1269_p3 = {{ap_const_lv53_0}, {tmp_37_fu_1264_p2}};

assign tmp_39_fu_1288_p2 = (tmp_reg_1669 | ap_const_lv11_12);

assign tmp_3_cast_fu_1580_p1 = tmp_reg_1669;

assign tmp_3_fu_872_p1 = tmp_fu_864_p3;

assign tmp_40_fu_1293_p3 = {{ap_const_lv53_0}, {tmp_39_fu_1288_p2}};

assign tmp_41_fu_1310_p2 = (tmp_reg_1669 | ap_const_lv11_13);

assign tmp_42_fu_1315_p3 = {{ap_const_lv53_0}, {tmp_41_fu_1310_p2}};

assign tmp_43_fu_1334_p2 = (tmp_reg_1669 | ap_const_lv11_14);

assign tmp_44_fu_1339_p3 = {{ap_const_lv53_0}, {tmp_43_fu_1334_p2}};

assign tmp_45_fu_1356_p2 = (tmp_reg_1669 | ap_const_lv11_15);

assign tmp_46_fu_1361_p3 = {{ap_const_lv53_0}, {tmp_45_fu_1356_p2}};

assign tmp_47_fu_1380_p2 = (tmp_reg_1669 | ap_const_lv11_16);

assign tmp_48_fu_1385_p3 = {{ap_const_lv53_0}, {tmp_47_fu_1380_p2}};

assign tmp_49_fu_1402_p2 = (tmp_reg_1669 | ap_const_lv11_17);

assign tmp_4_fu_882_p2 = (tmp_reg_1669 | ap_const_lv11_1);

assign tmp_50_fu_1407_p3 = {{ap_const_lv53_0}, {tmp_49_fu_1402_p2}};

assign tmp_51_fu_1426_p2 = (tmp_reg_1669 | ap_const_lv11_18);

assign tmp_52_fu_1431_p3 = {{ap_const_lv53_0}, {tmp_51_fu_1426_p2}};

assign tmp_53_fu_1448_p2 = (tmp_reg_1669 | ap_const_lv11_19);

assign tmp_54_fu_1453_p3 = {{ap_const_lv53_0}, {tmp_53_fu_1448_p2}};

assign tmp_55_fu_1470_p2 = (tmp_reg_1669 | ap_const_lv11_1A);

assign tmp_56_fu_1475_p3 = {{ap_const_lv53_0}, {tmp_55_fu_1470_p2}};

assign tmp_57_fu_1492_p2 = (tmp_reg_1669 | ap_const_lv11_1B);

assign tmp_58_fu_1497_p3 = {{ap_const_lv53_0}, {tmp_57_fu_1492_p2}};

assign tmp_59_fu_1514_p2 = (tmp_reg_1669 | ap_const_lv11_1C);

assign tmp_5_fu_887_p3 = {{ap_const_lv53_0}, {tmp_4_fu_882_p2}};

assign tmp_60_fu_1519_p3 = {{ap_const_lv53_0}, {tmp_59_fu_1514_p2}};

assign tmp_61_fu_1536_p2 = (tmp_reg_1669 | ap_const_lv11_1D);

assign tmp_62_fu_1541_p3 = {{ap_const_lv53_0}, {tmp_61_fu_1536_p2}};

assign tmp_63_fu_1558_p2 = (tmp_reg_1669 | ap_const_lv11_1E);

assign tmp_64_fu_1563_p3 = {{ap_const_lv53_0}, {tmp_63_fu_1558_p2}};

assign tmp_65_fu_1583_p2 = (tmp_reg_1669 | ap_const_lv11_1F);

assign tmp_66_fu_1588_p3 = {{ap_const_lv53_0}, {tmp_65_fu_1583_p2}};

assign tmp_67_cast_fu_905_p1 = tmp_67_fu_899_p2;

assign tmp_67_fu_899_p2 = (tmp_2_cast_fu_896_p1 + ap_const_lv7_20);

assign tmp_68_fu_924_p3 = {{ap_const_lv58_1}, {j_mid2_reg_1638}};

assign tmp_69_cast_fu_955_p1 = tmp_69_fu_949_p2;

assign tmp_69_fu_949_p2 = (tmp_2_cast5_cast1_fu_946_p1 + ap_const_lv8_60);

assign tmp_70_fu_974_p3 = {{ap_const_lv58_2}, {j_mid2_reg_1638}};

assign tmp_71_cast_fu_1001_p1 = tmp_71_fu_996_p2;

assign tmp_71_fu_996_p2 = ($signed(tmp_2_cast5_cast1_reg_1740) + $signed(ap_const_lv8_A0));

assign tmp_72_fu_1020_p3 = {{ap_const_lv58_3}, {j_mid2_reg_1638}};

assign tmp_73_cast_fu_1051_p1 = tmp_73_fu_1045_p2;

assign tmp_73_fu_1045_p2 = (tmp_2_cast5_cast_fu_1042_p1 + ap_const_lv9_E0);

assign tmp_74_fu_1070_p3 = {{ap_const_lv58_4}, {j_mid2_reg_1638}};

assign tmp_75_cast_fu_1097_p1 = tmp_75_fu_1092_p2;

assign tmp_75_fu_1092_p2 = ($signed(tmp_2_cast5_cast_reg_1801) + $signed(ap_const_lv9_120));

assign tmp_76_fu_1116_p3 = {{ap_const_lv58_5}, {j_mid2_reg_1638}};

assign tmp_77_cast_fu_1143_p1 = tmp_77_fu_1138_p2;

assign tmp_77_fu_1138_p2 = ($signed(tmp_2_cast5_cast_reg_1801) + $signed(ap_const_lv9_160));

assign tmp_78_fu_1162_p3 = {{ap_const_lv58_6}, {j_mid2_reg_1638}};

assign tmp_79_cast1_fu_1184_p1 = $signed(tmp_71_reg_1765);

assign tmp_79_cast_fu_1187_p1 = $unsigned(tmp_79_cast1_fu_1184_p1);

assign tmp_79_fu_1206_p3 = {{ap_const_lv58_7}, {j_mid2_reg_1638}};

assign tmp_7_fu_910_p2 = (tmp_reg_1669 | ap_const_lv11_2);

assign tmp_80_fu_1231_p2 = (tmp_2_cast5_fu_1228_p1 + ap_const_lv10_1E0);

assign tmp_81_cast_fu_1237_p1 = tmp_80_fu_1231_p2;

assign tmp_81_fu_1256_p3 = {{ap_const_lv58_8}, {j_mid2_reg_1638}};

assign tmp_82_fu_1278_p2 = ($signed(tmp_2_cast5_reg_1932) + $signed(ap_const_lv10_220));

assign tmp_83_cast_fu_1283_p1 = tmp_82_fu_1278_p2;

assign tmp_83_fu_1302_p3 = {{ap_const_lv58_9}, {j_mid2_reg_1638}};

assign tmp_84_fu_1324_p2 = ($signed(tmp_2_cast5_reg_1932) + $signed(ap_const_lv10_260));

assign tmp_85_cast_fu_1329_p1 = tmp_84_fu_1324_p2;

assign tmp_85_fu_1348_p3 = {{ap_const_lv58_A}, {j_mid2_reg_1638}};

assign tmp_86_fu_1370_p2 = ($signed(tmp_2_cast5_reg_1932) + $signed(ap_const_lv10_2A0));

assign tmp_87_cast_fu_1375_p1 = tmp_86_fu_1370_p2;

assign tmp_87_fu_1394_p3 = {{ap_const_lv58_B}, {j_mid2_reg_1638}};

assign tmp_88_fu_1416_p2 = ($signed(tmp_2_cast5_reg_1932) + $signed(ap_const_lv10_2E0));

assign tmp_89_cast_fu_1421_p1 = tmp_88_fu_1416_p2;

assign tmp_89_fu_1440_p3 = {{ap_const_lv58_C}, {j_mid2_reg_1638}};

assign tmp_8_fu_915_p3 = {{ap_const_lv53_0}, {tmp_7_fu_910_p2}};

assign tmp_90_fu_1484_p3 = {{ap_const_lv58_D}, {j_mid2_reg_1638}};

assign tmp_91_cast1_fu_1462_p1 = $signed(tmp_75_reg_1837);

assign tmp_91_cast_fu_1465_p1 = $unsigned(tmp_91_cast1_fu_1462_p1);

assign tmp_91_fu_1528_p3 = {{ap_const_lv58_E}, {j_mid2_reg_1638}};

assign tmp_92_fu_1572_p3 = {{ap_const_lv58_F}, {j_mid2_reg_1638}};

assign tmp_93_cast9_fu_1506_p1 = $signed(tmp_77_reg_1867);

assign tmp_93_cast_fu_1509_p1 = $unsigned(tmp_93_cast9_fu_1506_p1);

assign tmp_93_fu_1603_p2 = (tmp_2_cast6_fu_1600_p1 + ap_const_lv11_3E0);

assign tmp_94_fu_1614_p2 = (tmp_3_cast_fu_1580_p1 + tmp_2_cast7_fu_1597_p1);

assign tmp_95_cast8_fu_1550_p1 = $signed(tmp_71_reg_1765);

assign tmp_95_cast_fu_1553_p1 = $unsigned(tmp_95_cast8_fu_1550_p1);

assign tmp_97_cast_fu_1609_p1 = tmp_93_fu_1603_p2;

assign tmp_98_cast_fu_1625_p1 = ap_pipeline_reg_pp0_iter4_tmp_94_reg_2185;

assign tmp_9_fu_932_p2 = (tmp_reg_1669 | ap_const_lv11_3);

assign tmp_fu_864_p3 = {{tmp_mid2_v_fu_856_p3}, {ap_const_lv5_0}};

assign tmp_mid2_v_fu_856_p3 = ((exitcond_fu_842_p2[0:0] === 1'b1) ? i_1_fu_836_p2 : i_phi_fu_733_p4);

always @ (posedge ap_clk) begin
    tmp_reg_1669[4:0] <= 5'b00000;
    tmp_2_cast5_cast1_reg_1740[7:6] <= 2'b00;
    tmp_2_cast5_cast_reg_1801[8:6] <= 3'b000;
    tmp_2_cast5_reg_1932[9:6] <= 4'b0000;
end

endmodule //matmul_hw
