Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0a32509e83774c9a8e9b3caa8c2210c7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ConvBlock_SIC_behav xil_defaultlib.ConvBlock_SIC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FP_Multiplier(GUARD=1'b1)
Compiling module xil_defaultlib.FP_Adder(DATA_WIDTH=32,GUARD=1'b...
Compiling module xil_defaultlib.FP_Adder(DATA_WIDTH=33,GUARD=1'b...
Compiling module xil_defaultlib.FP_Adder(DATA_WIDTH=34,GUARD=1'b...
Compiling module xil_defaultlib.FP_Adder(DATA_WIDTH=35,GUARD=1'b...
Compiling module xil_defaultlib.ConvBlock_SIC
Compiling module xil_defaultlib.glbl
Built simulation snapshot ConvBlock_SIC_behav
