Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 18 17:42:59 2023
| Host         : Bobbys-Surface running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sccpu_control_sets_placed.rpt
| Design       : sccpu
| Device       : xc7z014s
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    45 |
|    Minimum number of control sets                        |    45 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    45 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    33 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              43 |           23 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             992 |          481 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+--------------------------------------+----------------------------------+------------------+----------------+--------------+
|            Clock Signal           |             Enable Signal            |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+--------------------------------------+----------------------------------+------------------+----------------+--------------+
|  control_reg/aluc_reg[1]_i_2_n_1  |                                      | control_reg/aluc_reg[1]_i_3_n_1  |                1 |              1 |         1.00 |
|  alu_reg/E[0]                     |                                      | alu_reg/AR[0]                    |                1 |              1 |         1.00 |
|  alu_reg/z_reg_i_1_n_1            |                                      | alu_reg/z_reg_i_2_n_1            |                1 |              1 |         1.00 |
|  control_reg/aluc_reg[0]_i_2_n_1  |                                      | control_reg/aluc_reg[0]_i_3_n_1  |                1 |              1 |         1.00 |
|  control_reg/aluc_reg[2]_i_2_n_1  |                                      | control_reg/aluc_reg[2]_i_3_n_1  |                1 |              1 |         1.00 |
|  control_reg/m2reg_reg_i_2_n_1    |                                      | control_reg/m2reg_reg_i_3_n_1    |                1 |              1 |         1.00 |
|  control_reg/aluc_reg[3]_i_2_n_1  |                                      | control_reg/aluc_reg[3]_i_3_n_1  |                1 |              1 |         1.00 |
|  control_reg/pcsrc_reg[1]_i_2_n_1 |                                      | control_reg/pcsrc_reg[1]_i_3_n_1 |                1 |              1 |         1.00 |
|  control_reg/shift_reg_i_2_n_1    |                                      | control_reg/shift_reg_i_3_n_1    |                1 |              1 |         1.00 |
|  control_reg/wreg_reg_i_2_n_1     |                                      |                                  |                1 |              1 |         1.00 |
|  control_reg/regrt_reg_i_2_n_1    |                                      | control_reg/shift_reg_i_1_n_1    |                1 |              2 |         2.00 |
|  control_reg/wmem_reg_i_2_n_1     |                                      |                                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_6_3[0] | reggi/p_0_in                     |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_6_2[0] | reggi/p_0_in                     |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_7_1[0] | reggi/p_0_in                     |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_8_4[0] | reggi/p_0_in                     |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_8_2[0] | reggi/p_0_in                     |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_8_0[0] | reggi/p_0_in                     |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_8_3[0] | reggi/p_0_in                     |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_5_3[0] | reggi/p_0_in                     |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_6_4[0] | reggi/p_0_in                     |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_6_5[0] | reggi/p_0_in                     |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_8_1[0] | reggi/p_0_in                     |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_7_6[0] | reggi/p_0_in                     |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_8_5[0] | reggi/p_0_in                     |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_5_2[0] | reggi/p_0_in                     |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_6_1[0] | reggi/p_0_in                     |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_5_4[0] | reggi/p_0_in                     |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_4_2[0] | reggi/p_0_in                     |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_7_5[0] | reggi/p_0_in                     |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_6_0[0] | reggi/p_0_in                     |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                    | control_reg/E[0]                     | reggi/p_0_in                     |               14 |             32 |         2.29 |
|  n_0_1428_BUFG                    |                                      |                                  |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                    |                                      | reggi/p_0_in                     |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_4_0[0] | reggi/p_0_in                     |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_5_1[0] | reggi/p_0_in                     |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_5_5[0] | reggi/p_0_in                     |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_5_6[0] | reggi/p_0_in                     |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_7_2[0] | reggi/p_0_in                     |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_7_4[0] | reggi/p_0_in                     |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_7_0[0] | reggi/p_0_in                     |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_7_3[0] | reggi/p_0_in                     |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_6_6[0] | reggi/p_0_in                     |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_5_0[0] | reggi/p_0_in                     |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                    | control_reg/register[1][31]_i_4_1[0] | reggi/p_0_in                     |               11 |             32 |         2.91 |
+-----------------------------------+--------------------------------------+----------------------------------+------------------+----------------+--------------+


