-- VHDL for IBM SMS ALD group IOEFCycles
-- Title: IOEFCycles
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 6/29/2020 2:11:23 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity IOEFCycles is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_M_OR_L_OP_CODES: in STD_LOGIC;
		PS_E_CH_FORMS_CTRL_OP_CODE: in STD_LOGIC;
		PS_1401_MODE: in STD_LOGIC;
		PS_I_O_PERCENT_OR_LOZENGE: in STD_LOGIC;
		PS_FORMS_OR_1403_PRT_BUFF_BUSY: in STD_LOGIC;
		MS_FORMS_STACKER_GO: in STD_LOGIC;
		MS_F_CH_TAPE_CALL: in STD_LOGIC;
		MS_1401_CARD_PRINT_IN_PROC: in STD_LOGIC;
		MS_FORMS_STACK_GO_F_CH_STAR_1414_STAR: in STD_LOGIC;
		PS_E_CH_IN_PROCESS: in STD_LOGIC;
		PS_BRANCH_ON_STATUS_CH_1: in STD_LOGIC;
		MS_E_CH_IN_PROCESS: in STD_LOGIC;
		MS_F_CH_IN_PROCESS: in STD_LOGIC;
		PS_SPECIAL_STOP_LATCH: in STD_LOGIC;
		MS_E_CH_OVLP_IN_PROCESS: in STD_LOGIC;
		MS_F_CH_OVLP_IN_PROCESS: in STD_LOGIC;
		MS_E_CH_UNOVLP_IN_PROCESS: in STD_LOGIC;
		MS_E_CH_TAPE_CALL: in STD_LOGIC;
		PS_E_CH_BUSY_BUS: in STD_LOGIC;
		MS_UNIT_CONTROL_INST_RO_DELAY: in STD_LOGIC;
		PS_FILE_OP: in STD_LOGIC;
		MS_E_CH_DIGIT_ADVANCE: in STD_LOGIC;
		PS_E_CH_SELECT_TAPE_DATA: in STD_LOGIC;
		PS_PERCENT_TYPE_OP_CODES: in STD_LOGIC;
		MS_1401_UNIT_CTRL_DELAY: in STD_LOGIC;
		MS_E2_REG_FULL: in STD_LOGIC;
		MS_1401_M_OR_L_TAPE_DELAY: in STD_LOGIC;
		PS_COMP_DISABLE_CYCLE_STAR_1412_19: in STD_LOGIC;
		PS_COMP_DISABLE_CYCLE_JRJ: in STD_LOGIC;
		MS_E_CH_INT_END_OF_XFER_DELAYED: in STD_LOGIC;
		PS_E_CH_OUTPUT_MODE: in STD_LOGIC;
		PS_E_CH_OVLP_IN_PROCESS: in STD_LOGIC;
		PS_E1_REG_FULL: in STD_LOGIC;
		PS_E_CH_INPUT_MODE: in STD_LOGIC;
		MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH: in STD_LOGIC;
		PS_E_CH_2ND_ADDR_TRF: in STD_LOGIC;
		PS_Q_OR_V_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		MS_COMP_DSBLE_E_CH: in STD_LOGIC;
		PS_ANY_LAST_GATE: in STD_LOGIC;
		MS_E_CH_INT_END_OF_TRANSFER: in STD_LOGIC;
		MS_E1_REG_FULL: in STD_LOGIC;
		PS_E2_REG_FULL: in STD_LOGIC;
		MS_E1_REG_WORD_SEPARATOR: in STD_LOGIC;
		PS_E_CH_EXT_END_OF_TRANSFER: in STD_LOGIC;
		PS_F_CH_OUTPUT_MODE: in STD_LOGIC;
		MS_F2_REG_FULL: in STD_LOGIC;
		PS_F_CH_IN_PROCESS: in STD_LOGIC;
		MS_F_CH_INT_END_OF_TRANSFER: in STD_LOGIC;
		MS_F1_REG_WORD_SEPARATOR: in STD_LOGIC;
		PS_F_CH_INPUT_MODE: in STD_LOGIC;
		PS_F1_REG_FULL: in STD_LOGIC;
		PS_F_CH_EXT_END_OF_TRANSFER: in STD_LOGIC;
		MS_F1_REG_FULL: in STD_LOGIC;
		PS_F2_REG_FULL: in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_2: in STD_LOGIC;
		PS_LOGIC_GATE_Z: in STD_LOGIC;
		PS_LOGIC_GATE_B_OR_S: in STD_LOGIC;
		MS_LOGIC_GATE_D_OR_U: in STD_LOGIC;
		MS_PROGRAM_RESET_2: in STD_LOGIC;
		MS_F_CH_FILE_OP: in STD_LOGIC;
		PS_FILE_OP_DLY_EXTENSION: in STD_LOGIC;
		PS_I_RING_HDL_BUS: in STD_LOGIC_VECTOR (12 downTo 0);
		PS_COMP_DISABLE_CYCLE: out STD_LOGIC;
		MS_E_CYCLE_DOT_ANY_LAST_GATE: out STD_LOGIC;
		PS_E_CYCLE_REQUIRED: out STD_LOGIC;
		MS_E_CYCLE_REQUIRED: out STD_LOGIC;
		MS_F_CYCLE_DOT_ANY_LAST_GATE: out STD_LOGIC;
		PS_F_CYCLE_REQUIRED: out STD_LOGIC;
		MS_F_CYCLE_REQUIRED: out STD_LOGIC;
		MS_E_CYCLE_CTRL: out STD_LOGIC;
		MS_E_CYCLE: out STD_LOGIC;
		PS_E_CYCLE_CTRL: out STD_LOGIC;
		PS_E_CYCLE: out STD_LOGIC;
		PS_OVERLAPPED_CYCLE_CTRL: out STD_LOGIC;
		PS_E_CYCLE_CTRL_STAR_1311: out STD_LOGIC;
		MS_F_CYCLE_CTRL: out STD_LOGIC;
		MS_F_CYCLE: out STD_LOGIC;
		PS_F_CYCLE_CTRL: out STD_LOGIC;
		PS_F_CYCLE: out STD_LOGIC;
		LAMP_15A1E10: out STD_LOGIC;
		LAMP_11C8E15: out STD_LOGIC;
		LAMP_15A1F10: out STD_LOGIC;
		LAMP_11C8F15: out STD_LOGIC);
end IOEFCycles;


ARCHITECTURE structural of IOEFCycles is

	 signal MS_E_CH_READY_C: STD_LOGIC;
	 signal MS_E_CH_READY_A: STD_LOGIC;
	 signal MS_E_CH_READY_B: STD_LOGIC;
	 signal MS_F_CH_OUTPUT_DOT_NOT_F2_REG_FULL: STD_LOGIC;
	 signal MS_F_CH_INPUT_DOT_F2_REG_FULL: STD_LOGIC;

	 signal XX_MS_E_CYCLE_REQUIRED: STD_LOGIC;
	 signal XX_PS_E_CYCLE: STD_LOGIC;
	 signal XX_MS_E_CYCLE_DOT_ANY_LAST_GATE: STD_LOGIC;
	 signal XX_PS_F_CYCLE: STD_LOGIC;
	 signal XX_MS_F_CYCLE_DOT_ANY_LAST_GATE: STD_LOGIC;
	 signal XX_PS_E_CYCLE_REQUIRED: STD_LOGIC;
	 signal XX_MS_F_CYCLE_REQUIRED: STD_LOGIC;
	 signal XX_MS_F_CYCLE_CTRL: STD_LOGIC;
	 signal XX_PS_F_CYCLE_REQUIRED: STD_LOGIC;

BEGIN

	MS_E_CYCLE_REQUIRED <= 
		XX_MS_E_CYCLE_REQUIRED;
	PS_E_CYCLE <= 
		XX_PS_E_CYCLE;
	MS_E_CYCLE_DOT_ANY_LAST_GATE <= 
		XX_MS_E_CYCLE_DOT_ANY_LAST_GATE;
	PS_F_CYCLE <= 
		XX_PS_F_CYCLE;
	MS_F_CYCLE_DOT_ANY_LAST_GATE <= 
		XX_MS_F_CYCLE_DOT_ANY_LAST_GATE;
	PS_E_CYCLE_REQUIRED <= 
		XX_PS_E_CYCLE_REQUIRED;
	MS_F_CYCLE_REQUIRED <= 
		XX_MS_F_CYCLE_REQUIRED;
	MS_F_CYCLE_CTRL <= 
		XX_MS_F_CYCLE_CTRL;
	PS_F_CYCLE_REQUIRED <= 
		XX_PS_F_CYCLE_REQUIRED;

Page_12_12_60_1: ENTITY ALD_12_12_60_1_COMPUTE_DISABLE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1401_MODE =>
		PS_1401_MODE,
	PS_I_RING_10_TIME =>
		PS_I_RING_HDL_BUS(10),
	PS_M_OR_L_OP_CODES =>
		PS_M_OR_L_OP_CODES,
	PS_E_CH_FORMS_CTRL_OP_CODE =>
		PS_E_CH_FORMS_CTRL_OP_CODE,
	PS_I_O_PERCENT_OR_LOZENGE =>
		PS_I_O_PERCENT_OR_LOZENGE,
	PS_I_RING_3_TIME =>
		PS_I_RING_HDL_BUS(3),
	PS_FORMS_OR_1403_PRT_BUFF_BUSY =>
		PS_FORMS_OR_1403_PRT_BUFF_BUSY,
	MS_FORMS_STACKER_GO =>
		MS_FORMS_STACKER_GO,
	MS_F_CH_TAPE_CALL =>
		MS_F_CH_TAPE_CALL,
	MS_1401_CARD_PRINT_IN_PROC =>
		MS_1401_CARD_PRINT_IN_PROC,
	MS_FORMS_STACK_GO_F_CH_STAR_1414_STAR =>
		MS_FORMS_STACK_GO_F_CH_STAR_1414_STAR,
	PS_I_RING_5_TIME =>
		PS_I_RING_HDL_BUS(5),
	PS_E_CH_IN_PROCESS =>
		PS_E_CH_IN_PROCESS,
	PS_BRANCH_ON_STATUS_CH_1 =>
		PS_BRANCH_ON_STATUS_CH_1,
	MS_E_CH_IN_PROCESS =>
		MS_E_CH_IN_PROCESS,
	MS_F_CH_IN_PROCESS =>
		MS_F_CH_IN_PROCESS,
	PS_SPECIAL_STOP_LATCH =>
		PS_SPECIAL_STOP_LATCH,
	MS_E_CH_OVLP_IN_PROCESS =>
		MS_E_CH_OVLP_IN_PROCESS,
	MS_F_CH_OVLP_IN_PROCESS =>
		MS_F_CH_OVLP_IN_PROCESS,
	MS_E_CH_UNOVLP_IN_PROCESS =>
		MS_E_CH_UNOVLP_IN_PROCESS,
	MS_E_CH_TAPE_CALL =>
		MS_E_CH_TAPE_CALL,
	PS_E_CH_BUSY_BUS =>
		PS_E_CH_BUSY_BUS,
	MS_UNIT_CONTROL_INST_RO_DELAY =>
		MS_UNIT_CONTROL_INST_RO_DELAY,
	MS_E_CYCLE_REQUIRED =>
		XX_MS_E_CYCLE_REQUIRED,
	PS_FILE_OP =>
		PS_FILE_OP,
	MS_E_CH_DIGIT_ADVANCE =>
		MS_E_CH_DIGIT_ADVANCE,
	PS_E_CH_SELECT_TAPE_DATA =>
		PS_E_CH_SELECT_TAPE_DATA,
	PS_PERCENT_TYPE_OP_CODES =>
		PS_PERCENT_TYPE_OP_CODES,
	MS_1401_UNIT_CTRL_DELAY =>
		MS_1401_UNIT_CTRL_DELAY,
	MS_E2_REG_FULL =>
		MS_E2_REG_FULL,
	MS_1401_M_OR_L_TAPE_DELAY =>
		MS_1401_M_OR_L_TAPE_DELAY,
	PS_COMP_DISABLE_CYCLE_STAR_1412_19 =>
		PS_COMP_DISABLE_CYCLE_STAR_1412_19,
	PS_COMP_DISABLE_CYCLE_JRJ =>
		PS_COMP_DISABLE_CYCLE_JRJ,
	MS_E_CH_INT_END_OF_XFER_DELAYED =>
		MS_E_CH_INT_END_OF_XFER_DELAYED,
	PS_E_CH_OUTPUT_MODE =>
		PS_E_CH_OUTPUT_MODE,
	PS_E_CH_OVLP_IN_PROCESS =>
		PS_E_CH_OVLP_IN_PROCESS,
	PS_E1_REG_FULL =>
		PS_E1_REG_FULL,
	PS_E_CH_INPUT_MODE =>
		PS_E_CH_INPUT_MODE,
	MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH =>
		MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH,
	PS_E_CH_2ND_ADDR_TRF =>
		PS_E_CH_2ND_ADDR_TRF,
	PS_Q_OR_V_SYMBOL_OP_MODIFIER =>
		PS_Q_OR_V_SYMBOL_OP_MODIFIER,
	MS_COMP_DSBLE_E_CH =>
		MS_COMP_DSBLE_E_CH,
	PS_COMP_DISABLE_CYCLE =>
		PS_COMP_DISABLE_CYCLE
	);

Page_12_12_61_1: ENTITY ALD_12_12_61_1_E_CYCLE_REQUIRED
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	PS_ANY_LAST_GATE =>
		PS_ANY_LAST_GATE,
	MS_E_CYCLE_DOT_ANY_LAST_GATE =>
		XX_MS_E_CYCLE_DOT_ANY_LAST_GATE
	);

Page_12_12_62_1: ENTITY ALD_12_12_62_1_E_CYCLE_REQUIRED
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_OUTPUT_MODE =>
		PS_E_CH_OUTPUT_MODE,
	MS_E_CH_INT_END_OF_TRANSFER =>
		MS_E_CH_INT_END_OF_TRANSFER,
	MS_E1_REG_FULL =>
		MS_E1_REG_FULL,
	MS_E_CYCLE_DOT_ANY_LAST_GATE =>
		XX_MS_E_CYCLE_DOT_ANY_LAST_GATE,
	PS_E_CH_IN_PROCESS =>
		PS_E_CH_IN_PROCESS,
	MS_E_CH_READY_C =>
		MS_E_CH_READY_C,
	PS_E_CH_INPUT_MODE =>
		PS_E_CH_INPUT_MODE,
	MS_E_CH_READY_A =>
		MS_E_CH_READY_A,
	PS_E2_REG_FULL =>
		PS_E2_REG_FULL,
	MS_E_CH_READY_B =>
		MS_E_CH_READY_B,
	PS_E_CYCLE_REQUIRED =>
		XX_PS_E_CYCLE_REQUIRED,
	MS_E_CYCLE_REQUIRED =>
		XX_MS_E_CYCLE_REQUIRED
	);

Page_12_12_63_1: ENTITY ALD_12_12_63_1_E_CYCLE_REQUESTED
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_OUTPUT_MODE =>
		PS_E_CH_OUTPUT_MODE,
	PS_E_CH_IN_PROCESS =>
		PS_E_CH_IN_PROCESS,
	MS_E1_REG_WORD_SEPARATOR =>
		MS_E1_REG_WORD_SEPARATOR,
	MS_E_CH_INT_END_OF_TRANSFER =>
		MS_E_CH_INT_END_OF_TRANSFER,
	MS_E2_REG_FULL =>
		MS_E2_REG_FULL,
	PS_E_CH_INPUT_MODE =>
		PS_E_CH_INPUT_MODE,
	PS_E1_REG_FULL =>
		PS_E1_REG_FULL,
	PS_E_CH_EXT_END_OF_TRANSFER =>
		PS_E_CH_EXT_END_OF_TRANSFER,
	MS_E1_REG_FULL =>
		MS_E1_REG_FULL,
	MS_E_CH_READY_A =>
		MS_E_CH_READY_A,
	MS_E_CH_READY_B =>
		MS_E_CH_READY_B,
	MS_E_CH_READY_C =>
		MS_E_CH_READY_C
	);

Page_12_12_64_1: ENTITY ALD_12_12_64_1_F_CYCLE_REQUIRED
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CH_OUTPUT_MODE =>
		PS_F_CH_OUTPUT_MODE,
	MS_F2_REG_FULL =>
		MS_F2_REG_FULL,
	PS_F_CYCLE =>
		XX_PS_F_CYCLE,
	PS_ANY_LAST_GATE =>
		PS_ANY_LAST_GATE,
	PS_F_CH_IN_PROCESS =>
		PS_F_CH_IN_PROCESS,
	MS_F_CH_INT_END_OF_TRANSFER =>
		MS_F_CH_INT_END_OF_TRANSFER,
	MS_F1_REG_WORD_SEPARATOR =>
		MS_F1_REG_WORD_SEPARATOR,
	PS_F_CH_INPUT_MODE =>
		PS_F_CH_INPUT_MODE,
	PS_F1_REG_FULL =>
		PS_F1_REG_FULL,
	MS_F_CH_OUTPUT_DOT_NOT_F2_REG_FULL =>
		MS_F_CH_OUTPUT_DOT_NOT_F2_REG_FULL,
	MS_F_CYCLE_DOT_ANY_LAST_GATE =>
		XX_MS_F_CYCLE_DOT_ANY_LAST_GATE,
	MS_F_CH_INPUT_DOT_F2_REG_FULL =>
		MS_F_CH_INPUT_DOT_F2_REG_FULL
	);

Page_12_12_65_1: ENTITY ALD_12_12_65_1_F_CYCLE_REQUIRED
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CH_EXT_END_OF_TRANSFER =>
		PS_F_CH_EXT_END_OF_TRANSFER,
	PS_F_CH_OUTPUT_MODE =>
		PS_F_CH_OUTPUT_MODE,
	MS_F1_REG_FULL =>
		MS_F1_REG_FULL,
	MS_F2_REG_FULL =>
		MS_F2_REG_FULL,
	MS_F_CYCLE_DOT_ANY_LAST_GATE =>
		XX_MS_F_CYCLE_DOT_ANY_LAST_GATE,
	PS_F_CH_IN_PROCESS =>
		PS_F_CH_IN_PROCESS,
	MS_F_CH_OUTPUT_DOT_NOT_F2_REG_FULL =>
		MS_F_CH_OUTPUT_DOT_NOT_F2_REG_FULL,
	MS_F_CH_INPUT_DOT_F2_REG_FULL =>
		MS_F_CH_INPUT_DOT_F2_REG_FULL,
	MS_F_CH_INT_END_OF_TRANSFER =>
		MS_F_CH_INT_END_OF_TRANSFER,
	PS_F_CH_INPUT_MODE =>
		PS_F_CH_INPUT_MODE,
	PS_F2_REG_FULL =>
		PS_F2_REG_FULL,
	PS_F_CYCLE_REQUIRED =>
		XX_PS_F_CYCLE_REQUIRED,
	MS_F_CYCLE_REQUIRED =>
		XX_MS_F_CYCLE_REQUIRED
	);

Page_12_12_66_1: ENTITY ALD_12_12_66_1_E_CYCLE_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F_CYCLE_CTRL =>
		XX_MS_F_CYCLE_CTRL,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	PS_E_CYCLE_REQUIRED =>
		XX_PS_E_CYCLE_REQUIRED,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	MS_E_CH_INT_END_OF_TRANSFER =>
		MS_E_CH_INT_END_OF_TRANSFER,
	PS_LOGIC_GATE_B_OR_S =>
		PS_LOGIC_GATE_B_OR_S,
	MS_F_CYCLE_REQUIRED =>
		XX_MS_F_CYCLE_REQUIRED,
	MS_PROGRAM_RESET_2 =>
		MS_PROGRAM_RESET_2,
	MS_LOGIC_GATE_D_OR_U =>
		MS_LOGIC_GATE_D_OR_U,
	PS_E_CYCLE_CTRL =>
		PS_E_CYCLE_CTRL,
	MS_E_CYCLE_CTRL =>
		MS_E_CYCLE_CTRL,
	PS_OVERLAPPED_CYCLE_CTRL =>
		PS_OVERLAPPED_CYCLE_CTRL,
	PS_E_CYCLE_CTRL_STAR_1311 =>
		PS_E_CYCLE_CTRL_STAR_1311,
	MS_E_CYCLE =>
		MS_E_CYCLE,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	LAMP_15A1E10 =>
		LAMP_15A1E10,
	LAMP_11C8E15 =>
		LAMP_11C8E15
	);

Page_12_12_67_1: ENTITY ALD_12_12_67_1_F_CYCLE_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_D_OR_U =>
		MS_LOGIC_GATE_D_OR_U,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	MS_PROGRAM_RESET_2 =>
		MS_PROGRAM_RESET_2,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	PS_F_CYCLE_REQUIRED =>
		XX_PS_F_CYCLE_REQUIRED,
	MS_F_CH_FILE_OP =>
		MS_F_CH_FILE_OP,
	PS_FILE_OP_DLY_EXTENSION =>
		PS_FILE_OP_DLY_EXTENSION,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	MS_F_CH_INT_END_OF_TRANSFER =>
		MS_F_CH_INT_END_OF_TRANSFER,
	PS_E_CH_IN_PROCESS =>
		PS_E_CH_IN_PROCESS,
	PS_LOGIC_GATE_B_OR_S =>
		PS_LOGIC_GATE_B_OR_S,
	MS_E_CYCLE_REQUIRED =>
		XX_MS_E_CYCLE_REQUIRED,
	PS_F_CYCLE_CTRL =>
		PS_F_CYCLE_CTRL,
	MS_F_CYCLE_CTRL =>
		XX_MS_F_CYCLE_CTRL,
	PS_F_CYCLE =>
		XX_PS_F_CYCLE,
	MS_F_CYCLE =>
		MS_F_CYCLE,
	LAMP_15A1F10 =>
		LAMP_15A1F10,
	LAMP_11C8F15 =>
		LAMP_11C8F15
	);


END;
