library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity aula10 is
	 generic(
		w: natural := 4
	 );
    port (
		  x   : in   std_logic_vector((w-1) downto 0);

        y   : out   unsigned(w-1 downto 0)
    );
end aula10;                            


architecture arch of aula10 is
signal nx : unsigned ((w-1) downto 0);
signal produto : unsigned ((3*w)-1 downto 0);
signal concat : unsigned (w-1 downto 0);
begin
      nx <= unsigned(not(x));
		produto <= nx * unsigned(x) * "0010";
			concat <= produto(3 downto 0); -- pegando os menos significativos
			y <= concat;
end arch;