# System_Verilog
Testbench file written while studying system Verilog verification

<img width="1119" height="933" alt="image" src="https://github.com/user-attachments/assets/9e152d0d-66a4-442e-bd4c-f5faf9183026" />


<br><br><br>

============================================================================================
<br>

## [FIFO](https://github.com/J-HanRyang/System_Verilog/tree/main/FIFO)
- FIFO verification with System Verilog

## [UART_FIFO](https://github.com/J-HanRyang/System_Verilog/tree/main/UART_FIFO)
- UART_FIFO verification with System Verilog
<br>
  
============================================================================================
