	component NiosII is
		port (
			clk_clk                             : in    std_logic                     := 'X';             -- clk
			port_gpio_0_export                  : inout std_logic_vector(31 downto 0) := (others => 'X'); -- export
			port_key_export                     : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			port_led_export                     : out   std_logic_vector(7 downto 0);                     -- export
			port_sw_export                      : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			ram_clk_clk                         : out   std_logic;                                        -- clk
			reset_reset_n                       : in    std_logic                     := 'X';             -- reset_n
			sdram_addr                          : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ba                            : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n                         : out   std_logic;                                        -- cas_n
			sdram_cke                           : out   std_logic;                                        -- cke
			sdram_cs_n                          : out   std_logic;                                        -- cs_n
			sdram_dq                            : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_dqm                           : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_ras_n                         : out   std_logic;                                        -- ras_n
			sdram_we_n                          : out   std_logic;                                        -- we_n
			tse_mac_mdio_connection_mdc         : out   std_logic;                                        -- mdc
			tse_mac_mdio_connection_mdio_in     : in    std_logic                     := 'X';             -- mdio_in
			tse_mac_mdio_connection_mdio_out    : out   std_logic;                                        -- mdio_out
			tse_mac_mdio_connection_mdio_oen    : out   std_logic;                                        -- mdio_oen
			tse_mac_rgmii_connection_rgmii_in   : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- rgmii_in
			tse_mac_rgmii_connection_rgmii_out  : out   std_logic_vector(3 downto 0);                     -- rgmii_out
			tse_mac_rgmii_connection_rx_control : in    std_logic                     := 'X';             -- rx_control
			tse_mac_rgmii_connection_tx_control : out   std_logic;                                        -- tx_control
			tse_mac_status_connection_set_10    : in    std_logic                     := 'X';             -- set_10
			tse_mac_status_connection_set_1000  : in    std_logic                     := 'X';             -- set_1000
			tse_mac_status_connection_eth_mode  : out   std_logic;                                        -- eth_mode
			tse_mac_status_connection_ena_10    : out   std_logic;                                        -- ena_10
			tse_pcs_mac_rx_clock_connection_clk : in    std_logic                     := 'X';             -- clk
			tse_pcs_mac_tx_clock_connection_clk : in    std_logic                     := 'X';             -- clk
			uart_rxd                            : in    std_logic                     := 'X';             -- rxd
			uart_txd                            : out   std_logic                                         -- txd
		);
	end component NiosII;

