#ifndef VHDL_SYNTAXE_H
#define VHDL_SYNTAXE_H


#define VP_VHDL_SX_SEP_CAR_COMMENTARY         "--"
#define VP_VHDL_SX_SEP_CAR_DOT                "."
#define VP_VHDL_SX_SEP_CAR_COLON              ":"
#define VP_VHDL_SX_SEP_CAR_SEMICOLON          ";"
#define VP_VHDL_SX_SEP_CAR_COMMA              ","
#define VP_VHDL_SX_SEP_CAR_SIGNAL_ASSIGNEMENT "<="
#define VP_VHDL_SX_SEP_CAR_VAR_ASSIGNEMENT    ":="
#define VP_VHDL_SX_SEP_CAR_PORT_ASSIGNEMENT   "=>"
#define VP_VHDL_SX_SEP_CAR_OPEN_BRACKET       "("
#define VP_VHDL_SX_SEP_CAR_CLOSE_BRACKET      ")"
#define VP_VHDL_SX_SEP_CAR_COMPARE_EQUAL      "="
#define VP_VHDL_SX_SEP_CAR_COMPARE_UNEQUAL    "/="
#define VP_VHDL_SX_SEP_CAR_COMPARE_MORE       ">"
#define VP_VHDL_SX_SEP_CAR_COMPARE_LESS       "<"
#define VP_VHDL_SX_SEP_CAR_COMPARE_MORE_EQUAL ">="
#define VP_VHDL_SX_SEP_CAR_COMPARE_EQUAL_LESS "=<"
#define VP_VHDL_SX_SEP_CAR_OPERATOR_PLUS      "+"
#define VP_VHDL_SX_SEP_CAR_OPERATOR_MINUS     "-"
#define VP_VHDL_SX_SEP_CAR_OPERATOR_MULTIPLY  "*"
#define VP_VHDL_SX_SEP_CAR_OPERATOR_DIVIDE    "/"
#define VP_VHDL_SX_SEP_CAR_OPERATOR_EXPO      "**"
#define VP_VHDL_SX_SEP_CAR_OPERATOR_CONCAT    "&"

#define VP_VHDL_SX_KEYWORD_LIBRARY          "library"
#define VP_VHDL_SX_KEYWORD_USE              "use"
#define VP_VHDL_SX_KEYWORD_ALL              "all"
#define VP_VHDL_SX_KEYWORD_ENTITY           "entity"
#define VP_VHDL_SX_KEYWORD_PACKAGE          "package"
#define VP_VHDL_SX_KEYWORD_BODY             "body"
#define VP_VHDL_SX_KEYWORD_IS               "is"
#define VP_VHDL_SX_KEYWORD_END              "end"
#define VP_VHDL_SX_KEYWORD_IN               "in"
#define VP_VHDL_SX_KEYWORD_OUT              "out"
#define VP_VHDL_SX_KEYWORD_INOUT            "inout"
#define VP_VHDL_SX_KEYWORD_STD_LOGIC        "std_logic"
#define VP_VHDL_SX_KEYWORD_STD_LOGIC_VECTOR "std_logic_vector"
#define VP_VHDL_SX_KEYWORD_TO               "to"
#define VP_VHDL_SX_KEYWORD_DOWNTO           "downto"
#define VP_VHDL_SX_KEYWORD_ARCHITECTURE     "architecture"
#define VP_VHDL_SX_KEYWORD_OF               "of"
#define VP_VHDL_SX_KEYWORD_COMPONENT        "component"
#define VP_VHDL_SX_KEYWORD_GENERIC          "generic"
#define VP_VHDL_SX_KEYWORD_PORT             "port"
#define VP_VHDL_SX_KEYWORD_MAP              "map"
#define VP_VHDL_SX_KEYWORD_CONSTANT         "constant"
#define VP_VHDL_SX_KEYWORD_TYPE             "type"
#define VP_VHDL_SX_KEYWORD_ARRAY            "array"
#define VP_VHDL_SX_KEYWORD_SIGNAL           "signal"
#define VP_VHDL_SX_KEYWORD_ALIAS            "alias"
#define VP_VHDL_SX_KEYWORD_BEGIN            "begin"
#define VP_VHDL_SX_KEYWORD_IF               "if"
#define VP_VHDL_SX_KEYWORD_THEN             "then
#define VP_VHDL_SX_KEYWORD_CASE             "case"
#define VP_VHDL_SX_KEYWORD_WHEN             "when"


//#define




#endif // VHDL_SYNTAXE_H
