Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Feb 21 07:24:31 2025
| Host         : Prokopias running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file multiplier_toplevel_timing_summary_routed.rpt -pb multiplier_toplevel_timing_summary_routed.pb -rpx multiplier_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : multiplier_toplevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.512        0.000                      0                  632        0.153        0.000                      0                  632        4.500        0.000                       0                   254  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 5.512        0.000                      0                  632        0.153        0.000                      0                  632        4.500        0.000                       0                   254  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        5.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerB/Data_Out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.856ns (21.382%)  route 3.147ns (78.618%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.618     5.126    control_unit/Clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  control_unit/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=2, routed)           0.836     6.418    control_unit/FSM_onehot_curr_state_reg_n_0_[4]
    SLICE_X5Y85          LUT4 (Prop_lut4_I1_O)        0.124     6.542 r  control_unit/FSM_onehot_curr_state[18]_i_4/O
                         net (fo=1, routed)           0.670     7.212    control_unit/FSM_onehot_curr_state[18]_i_4_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.336 r  control_unit/FSM_onehot_curr_state[18]_i_2/O
                         net (fo=3, routed)           0.967     8.304    control_unit/FSM_onehot_curr_state[18]_i_2_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I1_O)        0.152     8.456 r  control_unit/Data_Out[7]_i_1/O
                         net (fo=16, routed)          0.674     9.129    registerB/Data_Out_reg[7]_0
    SLICE_X1Y80          FDRE                                         r  registerB/Data_Out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.498    14.827    registerB/Clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  registerB/Data_Out_reg[2]/C
                         clock pessimism              0.257    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X1Y80          FDRE (Setup_fdre_C_CE)      -0.407    14.641    registerB/Data_Out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerB/Data_Out_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.856ns (21.382%)  route 3.147ns (78.618%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.618     5.126    control_unit/Clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  control_unit/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=2, routed)           0.836     6.418    control_unit/FSM_onehot_curr_state_reg_n_0_[4]
    SLICE_X5Y85          LUT4 (Prop_lut4_I1_O)        0.124     6.542 r  control_unit/FSM_onehot_curr_state[18]_i_4/O
                         net (fo=1, routed)           0.670     7.212    control_unit/FSM_onehot_curr_state[18]_i_4_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.336 r  control_unit/FSM_onehot_curr_state[18]_i_2/O
                         net (fo=3, routed)           0.967     8.304    control_unit/FSM_onehot_curr_state[18]_i_2_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I1_O)        0.152     8.456 r  control_unit/Data_Out[7]_i_1/O
                         net (fo=16, routed)          0.674     9.129    registerB/Data_Out_reg[7]_0
    SLICE_X1Y80          FDRE                                         r  registerB/Data_Out_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.498    14.827    registerB/Clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  registerB/Data_Out_reg[2]_lopt_replica/C
                         clock pessimism              0.257    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X1Y80          FDRE (Setup_fdre_C_CE)      -0.407    14.641    registerB/Data_Out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_curr_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerX/D_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.952ns (21.260%)  route 3.526ns (78.740%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.618     5.126    control_unit/Clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  control_unit/FSM_onehot_curr_state_reg[17]/Q
                         net (fo=15, routed)          1.842     7.423    switch_sync[3]/Q[1]
    SLICE_X3Y79          LUT3 (Prop_lut3_I1_O)        0.124     7.547 r  switch_sync[3]/D_Out_i_8/O
                         net (fo=1, routed)           0.807     8.355    registerA/D_Out_i_2_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124     8.479 r  registerA/D_Out_i_5/O
                         net (fo=1, routed)           0.571     9.050    registerA/D_Out_i_5_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I1_O)        0.124     9.174 r  registerA/D_Out_i_2/O
                         net (fo=1, routed)           0.306     9.480    control_unit/D_Out_reg_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I2_O)        0.124     9.604 r  control_unit/D_Out_i_1/O
                         net (fo=1, routed)           0.000     9.604    registerX/D_Out_reg_0
    SLICE_X2Y81          FDRE                                         r  registerX/D_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.499    14.828    registerX/Clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  registerX/D_Out_reg/C
                         clock pessimism              0.257    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.081    15.130    registerX/D_Out_reg
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_curr_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerA/Data_Out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 1.196ns (28.736%)  route 2.966ns (71.264%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.618     5.126    control_unit/Clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.419     5.545 r  control_unit/FSM_onehot_curr_state_reg[5]/Q
                         net (fo=2, routed)           0.819     6.364    control_unit/FSM_onehot_curr_state_reg_n_0_[5]
    SLICE_X3Y85          LUT4 (Prop_lut4_I2_O)        0.327     6.691 r  control_unit/FSM_onehot_curr_state[18]_i_5/O
                         net (fo=2, routed)           0.481     7.171    control_unit/FSM_onehot_curr_state[18]_i_5_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I1_O)        0.326     7.497 r  control_unit/Data_Out[7]_i_4/O
                         net (fo=10, routed)          1.091     8.589    control_unit/Load0
    SLICE_X4Y82          LUT2 (Prop_lut2_I1_O)        0.124     8.713 r  control_unit/Data_Out[7]_i_2/O
                         net (fo=8, routed)           0.575     9.288    registerA/E[0]
    SLICE_X3Y81          FDRE                                         r  registerA/Data_Out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.499    14.828    registerA/Clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  registerA/Data_Out_reg[2]/C
                         clock pessimism              0.257    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X3Y81          FDRE (Setup_fdre_C_CE)      -0.205    14.844    registerA/Data_Out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_curr_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerA/Data_Out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 1.196ns (28.736%)  route 2.966ns (71.264%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.618     5.126    control_unit/Clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.419     5.545 r  control_unit/FSM_onehot_curr_state_reg[5]/Q
                         net (fo=2, routed)           0.819     6.364    control_unit/FSM_onehot_curr_state_reg_n_0_[5]
    SLICE_X3Y85          LUT4 (Prop_lut4_I2_O)        0.327     6.691 r  control_unit/FSM_onehot_curr_state[18]_i_5/O
                         net (fo=2, routed)           0.481     7.171    control_unit/FSM_onehot_curr_state[18]_i_5_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I1_O)        0.326     7.497 r  control_unit/Data_Out[7]_i_4/O
                         net (fo=10, routed)          1.091     8.589    control_unit/Load0
    SLICE_X4Y82          LUT2 (Prop_lut2_I1_O)        0.124     8.713 r  control_unit/Data_Out[7]_i_2/O
                         net (fo=8, routed)           0.575     9.288    registerA/E[0]
    SLICE_X3Y81          FDRE                                         r  registerA/Data_Out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.499    14.828    registerA/Clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  registerA/Data_Out_reg[3]/C
                         clock pessimism              0.257    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X3Y81          FDRE (Setup_fdre_C_CE)      -0.205    14.844    registerA/Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerB/Data_Out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.856ns (21.439%)  route 3.137ns (78.561%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.618     5.126    control_unit/Clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  control_unit/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=2, routed)           0.836     6.418    control_unit/FSM_onehot_curr_state_reg_n_0_[4]
    SLICE_X5Y85          LUT4 (Prop_lut4_I1_O)        0.124     6.542 r  control_unit/FSM_onehot_curr_state[18]_i_4/O
                         net (fo=1, routed)           0.670     7.212    control_unit/FSM_onehot_curr_state[18]_i_4_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.336 r  control_unit/FSM_onehot_curr_state[18]_i_2/O
                         net (fo=3, routed)           0.967     8.304    control_unit/FSM_onehot_curr_state[18]_i_2_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I1_O)        0.152     8.456 r  control_unit/Data_Out[7]_i_1/O
                         net (fo=16, routed)          0.663     9.119    registerB/Data_Out_reg[7]_0
    SLICE_X2Y79          FDRE                                         r  registerB/Data_Out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.498    14.827    registerB/Clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  registerB/Data_Out_reg[3]/C
                         clock pessimism              0.257    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X2Y79          FDRE (Setup_fdre_C_CE)      -0.371    14.677    registerB/Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerB/Data_Out_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.856ns (21.439%)  route 3.137ns (78.561%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.618     5.126    control_unit/Clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  control_unit/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=2, routed)           0.836     6.418    control_unit/FSM_onehot_curr_state_reg_n_0_[4]
    SLICE_X5Y85          LUT4 (Prop_lut4_I1_O)        0.124     6.542 r  control_unit/FSM_onehot_curr_state[18]_i_4/O
                         net (fo=1, routed)           0.670     7.212    control_unit/FSM_onehot_curr_state[18]_i_4_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.336 r  control_unit/FSM_onehot_curr_state[18]_i_2/O
                         net (fo=3, routed)           0.967     8.304    control_unit/FSM_onehot_curr_state[18]_i_2_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I1_O)        0.152     8.456 r  control_unit/Data_Out[7]_i_1/O
                         net (fo=16, routed)          0.663     9.119    registerB/Data_Out_reg[7]_0
    SLICE_X2Y79          FDRE                                         r  registerB/Data_Out_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.498    14.827    registerB/Clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  registerB/Data_Out_reg[3]_lopt_replica/C
                         clock pessimism              0.257    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X2Y79          FDRE (Setup_fdre_C_CE)      -0.371    14.677    registerB/Data_Out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerB/Data_Out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.856ns (21.439%)  route 3.137ns (78.561%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.618     5.126    control_unit/Clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  control_unit/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=2, routed)           0.836     6.418    control_unit/FSM_onehot_curr_state_reg_n_0_[4]
    SLICE_X5Y85          LUT4 (Prop_lut4_I1_O)        0.124     6.542 r  control_unit/FSM_onehot_curr_state[18]_i_4/O
                         net (fo=1, routed)           0.670     7.212    control_unit/FSM_onehot_curr_state[18]_i_4_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.336 r  control_unit/FSM_onehot_curr_state[18]_i_2/O
                         net (fo=3, routed)           0.967     8.304    control_unit/FSM_onehot_curr_state[18]_i_2_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I1_O)        0.152     8.456 r  control_unit/Data_Out[7]_i_1/O
                         net (fo=16, routed)          0.663     9.119    registerB/Data_Out_reg[7]_0
    SLICE_X2Y79          FDRE                                         r  registerB/Data_Out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.498    14.827    registerB/Clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  registerB/Data_Out_reg[5]/C
                         clock pessimism              0.257    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X2Y79          FDRE (Setup_fdre_C_CE)      -0.371    14.677    registerB/Data_Out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerB/Data_Out_reg[5]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.856ns (21.439%)  route 3.137ns (78.561%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.618     5.126    control_unit/Clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  control_unit/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=2, routed)           0.836     6.418    control_unit/FSM_onehot_curr_state_reg_n_0_[4]
    SLICE_X5Y85          LUT4 (Prop_lut4_I1_O)        0.124     6.542 r  control_unit/FSM_onehot_curr_state[18]_i_4/O
                         net (fo=1, routed)           0.670     7.212    control_unit/FSM_onehot_curr_state[18]_i_4_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.336 r  control_unit/FSM_onehot_curr_state[18]_i_2/O
                         net (fo=3, routed)           0.967     8.304    control_unit/FSM_onehot_curr_state[18]_i_2_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I1_O)        0.152     8.456 r  control_unit/Data_Out[7]_i_1/O
                         net (fo=16, routed)          0.663     9.119    registerB/Data_Out_reg[7]_0
    SLICE_X2Y79          FDRE                                         r  registerB/Data_Out_reg[5]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.498    14.827    registerB/Clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  registerB/Data_Out_reg[5]_lopt_replica/C
                         clock pessimism              0.257    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X2Y79          FDRE (Setup_fdre_C_CE)      -0.371    14.677    registerB/Data_Out_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_curr_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerA/Data_Out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 1.196ns (29.011%)  route 2.927ns (70.989%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.618     5.126    control_unit/Clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.419     5.545 r  control_unit/FSM_onehot_curr_state_reg[5]/Q
                         net (fo=2, routed)           0.819     6.364    control_unit/FSM_onehot_curr_state_reg_n_0_[5]
    SLICE_X3Y85          LUT4 (Prop_lut4_I2_O)        0.327     6.691 r  control_unit/FSM_onehot_curr_state[18]_i_5/O
                         net (fo=2, routed)           0.481     7.171    control_unit/FSM_onehot_curr_state[18]_i_5_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I1_O)        0.326     7.497 r  control_unit/Data_Out[7]_i_4/O
                         net (fo=10, routed)          1.091     8.589    control_unit/Load0
    SLICE_X4Y82          LUT2 (Prop_lut2_I1_O)        0.124     8.713 r  control_unit/Data_Out[7]_i_2/O
                         net (fo=8, routed)           0.536     9.248    registerA/E[0]
    SLICE_X3Y80          FDRE                                         r  registerA/Data_Out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.498    14.827    registerA/Clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  registerA/Data_Out_reg[5]/C
                         clock pessimism              0.257    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X3Y80          FDRE (Setup_fdre_C_CE)      -0.205    14.843    registerA/Data_Out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_curr_state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_curr_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.629%)  route 0.071ns (33.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.587     1.455    control_unit/Clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  control_unit/FSM_onehot_curr_state_reg[15]/Q
                         net (fo=2, routed)           0.071     1.667    control_unit/FSM_onehot_curr_state_reg_n_0_[15]
    SLICE_X4Y85          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.856     1.970    control_unit/Clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[16]/C
                         clock pessimism             -0.502     1.468    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.046     1.514    control_unit/FSM_onehot_curr_state_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 switch_sync[3]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switch_sync[3]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.554     1.422    switch_sync[3]/Clk_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  switch_sync[3]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     1.563 r  switch_sync[3]/ff1_reg/Q
                         net (fo=3, routed)           0.110     1.674    switch_sync[3]/ff1
    SLICE_X8Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.719 r  switch_sync[3]/q_i_1__2/O
                         net (fo=1, routed)           0.000     1.719    switch_sync[3]/q_i_1__2_n_0
    SLICE_X8Y78          FDRE                                         r  switch_sync[3]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.822     1.935    switch_sync[3]/Clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  switch_sync[3]/q_reg/C
                         clock pessimism             -0.500     1.435    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.120     1.555    switch_sync[3]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 registerA/Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerA/Data_Out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.227%)  route 0.133ns (41.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.585     1.453    registerA/Clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  registerA/Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  registerA/Data_Out_reg[5]/Q
                         net (fo=12, routed)          0.133     1.728    registerA/Q[5]
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.773 r  registerA/Data_Out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.773    registerA/Data_Out_d[4]
    SLICE_X2Y80          FDRE                                         r  registerA/Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.853     1.967    registerA/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  registerA/Data_Out_reg[4]/C
                         clock pessimism             -0.501     1.466    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.120     1.586    registerA/Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_curr_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_curr_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.302%)  route 0.134ns (48.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.587     1.455    control_unit/Clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  control_unit/FSM_onehot_curr_state_reg[17]/Q
                         net (fo=15, routed)          0.134     1.730    control_unit/Q[1]
    SLICE_X4Y84          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.855     1.969    control_unit/Clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[18]/C
                         clock pessimism             -0.500     1.469    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.066     1.535    control_unit/FSM_onehot_curr_state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_curr_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.114%)  route 0.130ns (47.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.587     1.455    control_unit/Clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  control_unit/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=2, routed)           0.130     1.726    control_unit/FSM_onehot_curr_state_reg_n_0_[4]
    SLICE_X4Y85          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.856     1.970    control_unit/Clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[5]/C
                         clock pessimism             -0.515     1.455    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.075     1.530    control_unit/FSM_onehot_curr_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 run_once/prev_in_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_once/out_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.587     1.455    run_once/Clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  run_once/prev_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.128     1.583 r  run_once/prev_in_reg/Q
                         net (fo=1, routed)           0.062     1.645    run_once/prev_in
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.099     1.744 r  run_once/out_i_1/O
                         net (fo=1, routed)           0.000     1.744    run_once/out_d
    SLICE_X4Y86          FDRE                                         r  run_once/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.856     1.970    run_once/Clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  run_once/out_reg/C
                         clock pessimism             -0.515     1.455    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.091     1.546    run_once/out_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Run_sync/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_once/prev_in_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.129%)  route 0.146ns (50.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.589     1.457    Run_sync/Clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  Run_sync/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  Run_sync/q_reg/Q
                         net (fo=3, routed)           0.146     1.744    run_once/Run_debounce
    SLICE_X4Y86          FDRE                                         r  run_once/prev_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.856     1.970    run_once/Clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  run_once/prev_in_reg/C
                         clock pessimism             -0.500     1.470    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.075     1.545    run_once/prev_in_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Reset_sync/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Reset_sync/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.588     1.456    Reset_sync/Clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  Reset_sync/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.148     1.604 r  Reset_sync/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.678    Reset_sync/ff2
    SLICE_X6Y87          LUT4 (Prop_lut4_I1_O)        0.098     1.776 r  Reset_sync/q_i_1__8/O
                         net (fo=1, routed)           0.000     1.776    Reset_sync/q_i_1__8_n_0
    SLICE_X6Y87          FDRE                                         r  Reset_sync/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.858     1.971    Reset_sync/Clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  Reset_sync/q_reg/C
                         clock pessimism             -0.515     1.456    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.120     1.576    Reset_sync/q_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 switch_sync[2]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switch_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.583     1.451    switch_sync[2]/Clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  switch_sync[2]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.148     1.599 r  switch_sync[2]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.673    switch_sync[2]/ff2
    SLICE_X6Y80          LUT4 (Prop_lut4_I1_O)        0.098     1.771 r  switch_sync[2]/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.771    switch_sync[2]/q_i_1__1_n_0
    SLICE_X6Y80          FDRE                                         r  switch_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.851     1.965    switch_sync[2]/Clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  switch_sync[2]/q_reg/C
                         clock pessimism             -0.514     1.451    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.120     1.571    switch_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 switch_sync[7]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switch_sync[7]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.584     1.452    switch_sync[7]/Clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  switch_sync[7]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.128     1.580 r  switch_sync[7]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.649    switch_sync[7]/ff2
    SLICE_X5Y81          LUT4 (Prop_lut4_I1_O)        0.099     1.748 r  switch_sync[7]/q_i_1__6/O
                         net (fo=1, routed)           0.000     1.748    switch_sync[7]/q_i_1__6_n_0
    SLICE_X5Y81          FDRE                                         r  switch_sync[7]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.853     1.966    switch_sync[7]/Clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  switch_sync[7]/q_reg/C
                         clock pessimism             -0.514     1.452    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.091     1.543    switch_sync[7]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y89    Reset_sync/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y91    Reset_sync/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y91    Reset_sync/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y92    Reset_sync/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y92    Reset_sync/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y92    Reset_sync/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y92    Reset_sync/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y89    Reset_sync/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y89    Reset_sync/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89    Reset_sync/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89    Reset_sync/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91    Reset_sync/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91    Reset_sync/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91    Reset_sync/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91    Reset_sync/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y92    Reset_sync/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y92    Reset_sync/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y92    Reset_sync/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y92    Reset_sync/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89    Reset_sync/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89    Reset_sync/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91    Reset_sync/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91    Reset_sync/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91    Reset_sync/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91    Reset_sync/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y92    Reset_sync/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y92    Reset_sync/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y92    Reset_sync/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y92    Reset_sync/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.278ns  (logic 4.087ns (39.762%)  route 6.191ns (60.237%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.619     5.127    hex/Clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  hex/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  hex/counter_reg[15]/Q
                         net (fo=21, routed)          1.138     6.721    hex/p_0_in[0]
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.152     6.873 r  hex/hex_seg_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.672     7.546    registerA/hex_seg_OBUF[5]_inst_i_3
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.326     7.872 r  registerA/hex_seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.303     8.175    registerB/hex_seg_OBUF[5]_inst_i_1_1
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     8.299 r  registerB/hex_seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.508     8.807    registerB/hex_seg_OBUF[5]_inst_i_3_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.124     8.931 r  registerB/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.569    12.500    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    15.404 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.404    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.088ns  (logic 3.620ns (35.882%)  route 6.468ns (64.118%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.619     5.127    hex/Clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  hex/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  hex/counter_reg[15]/Q
                         net (fo=21, routed)          1.960     7.543    registerB/p_0_in[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.667 r  registerB/hex_seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.872     8.539    registerB/hex_seg_OBUF[4]_inst_i_2_n_0
    SLICE_X5Y80          LUT4 (Prop_lut4_I0_O)        0.124     8.663 r  registerB/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.636    12.299    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    15.214 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.214    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerA/Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.012ns  (logic 4.222ns (42.164%)  route 5.791ns (57.836%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.614     5.122    registerA/Clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  registerA/Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.578 r  registerA/Data_Out_reg[5]/Q
                         net (fo=12, routed)          1.188     6.766    registerA/Q[5]
    SLICE_X1Y80          LUT4 (Prop_lut4_I2_O)        0.152     6.918 r  registerA/hex_seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.822     7.740    registerB/hex_seg_OBUF[0]_inst_i_1_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I5_O)        0.332     8.072 r  registerB/hex_seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.072    registerB/hex_seg_OBUF[0]_inst_i_2_n_0
    SLICE_X2Y79          MUXF7 (Prop_muxf7_I0_O)      0.209     8.281 r  registerB/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.781    12.062    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.073    15.134 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.134    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerA/Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.589ns  (logic 4.300ns (44.845%)  route 5.289ns (55.155%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.614     5.122    registerA/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  registerA/Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.640 r  registerA/Data_Out_reg[0]/Q
                         net (fo=12, routed)          1.161     6.801    registerA/Q[0]
    SLICE_X2Y81          LUT4 (Prop_lut4_I3_O)        0.148     6.949 r  registerA/hex_seg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.594     7.542    registerB/hex_seg_OBUF[6]_inst_i_1_1
    SLICE_X4Y81          LUT6 (Prop_lut6_I5_O)        0.328     7.870 r  registerB/hex_seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.870    registerB/hex_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y81          MUXF7 (Prop_muxf7_I1_O)      0.217     8.087 r  registerB/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.535    11.622    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         3.089    14.711 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.711    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerA/Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.476ns  (logic 4.299ns (45.368%)  route 5.177ns (54.632%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.614     5.122    registerA/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  registerA/Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.640 f  registerA/Data_Out_reg[0]/Q
                         net (fo=12, routed)          0.847     6.487    registerA/Q[0]
    SLICE_X1Y81          LUT4 (Prop_lut4_I3_O)        0.153     6.640 r  registerA/hex_seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.639     7.278    registerB/hex_seg_OBUF[2]_inst_i_1_1
    SLICE_X1Y82          LUT6 (Prop_lut6_I5_O)        0.327     7.605 r  registerB/hex_seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.605    registerB/hex_seg_OBUF[2]_inst_i_3_n_0
    SLICE_X1Y82          MUXF7 (Prop_muxf7_I1_O)      0.217     7.822 r  registerB/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.691    11.514    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         3.084    14.598 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.598    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerA/Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.460ns  (logic 3.674ns (38.836%)  route 5.786ns (61.164%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.614     5.122    registerA/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  registerA/Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.640 r  registerA/Data_Out_reg[0]/Q
                         net (fo=12, routed)          1.313     6.953    registerA/Q[0]
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.124     7.077 r  registerA/hex_seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.012     8.089    registerA/hex_seg_OBUF[3]_inst_i_5_n_0
    SLICE_X1Y79          LUT4 (Prop_lut4_I3_O)        0.124     8.213 r  registerA/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.461    11.674    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    14.581 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.581    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerA/Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.261ns  (logic 4.008ns (43.282%)  route 5.253ns (56.718%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.614     5.122    registerA/Clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  registerA/Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.578 r  registerA/Data_Out_reg[5]/Q
                         net (fo=12, routed)          1.186     6.764    registerA/Q[5]
    SLICE_X1Y80          LUT4 (Prop_lut4_I2_O)        0.124     6.888 r  registerA/hex_seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.639     7.527    registerB/hex_seg_OBUF[1]_inst_i_1_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.651 r  registerB/hex_seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.651    registerB/hex_seg_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y81          MUXF7 (Prop_muxf7_I0_O)      0.212     7.863 r  registerB/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.427    11.290    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.092    14.383 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.383    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.153ns  (logic 3.487ns (38.101%)  route 5.665ns (61.899%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.619     5.127    hex/Clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  hex/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  hex/counter_reg[15]/Q
                         net (fo=21, routed)          1.603     7.186    hex/p_0_in[0]
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.124     7.310 r  hex/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.062    11.372    hex_grid_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         2.907    14.279 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.279    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.717ns  (logic 3.480ns (39.929%)  route 5.236ns (60.071%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.619     5.127    hex/Clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  hex/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.583 f  hex/counter_reg[15]/Q
                         net (fo=21, routed)          1.138     6.721    hex/p_0_in[0]
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.124     6.845 r  hex/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.098    10.943    hex_grid_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         2.900    13.843 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.843    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.989ns  (logic 3.496ns (43.766%)  route 4.493ns (56.234%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.619     5.127    hex/Clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  hex/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.583 f  hex/counter_reg[15]/Q
                         net (fo=21, routed)          0.998     6.581    hex/p_0_in[0]
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.124     6.705 r  hex/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.494    10.199    hex_grid_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         2.916    13.116 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.116    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 registerB/Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.356ns (79.720%)  route 0.345ns (20.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.587     1.455    registerB/Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  registerB/Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  registerB/Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.345     1.941    lopt_1
    C14                  OBUF (Prop_obuf_I_O)         1.215     3.156 r  Bval_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.156    Bval[1]
    C14                                                               r  Bval[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerB/Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.388ns (80.679%)  route 0.332ns (19.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.586     1.454    registerB/Clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  registerB/Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  registerB/Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.332     1.928    lopt_7
    D17                  OBUF (Prop_obuf_I_O)         1.247     3.174 r  Bval_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.174    Bval[7]
    D17                                                               r  Bval[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerB/Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.389ns (80.251%)  route 0.342ns (19.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.583     1.451    registerB/Clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  registerB/Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  registerB/Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.342     1.934    lopt_4
    D16                  OBUF (Prop_obuf_I_O)         1.248     3.183 r  Bval_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.183    Bval[4]
    D16                                                               r  Bval[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerB/Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 1.390ns (79.943%)  route 0.349ns (20.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.584     1.452    registerB/Clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  registerB/Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.616 r  registerB/Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.349     1.965    lopt_3
    D15                  OBUF (Prop_obuf_I_O)         1.226     3.191 r  Bval_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.191    Bval[3]
    D15                                                               r  Bval[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerB/Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.373ns (77.685%)  route 0.395ns (22.315%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.583     1.451    registerB/Clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  registerB/Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  registerB/Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.395     1.987    lopt_6
    E17                  OBUF (Prop_obuf_I_O)         1.232     3.219 r  Bval_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.219    Bval[6]
    E17                                                               r  Bval[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerB/Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.359ns (76.895%)  route 0.408ns (23.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.585     1.453    registerB/Clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  registerB/Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  registerB/Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.408     2.003    lopt_2
    D14                  OBUF (Prop_obuf_I_O)         1.218     3.221 r  Bval_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.221    Bval[2]
    D14                                                               r  Bval[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerB/Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.361ns (76.849%)  route 0.410ns (23.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.587     1.455    registerB/Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  registerB/Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  registerB/Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.410     2.006    lopt
    C13                  OBUF (Prop_obuf_I_O)         1.220     3.227 r  Bval_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.227    Bval[0]
    C13                                                               r  Bval[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerA/Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.411ns (78.140%)  route 0.395ns (21.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.585     1.453    registerA/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  registerA/Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.617 r  registerA/Data_Out_reg[0]/Q
                         net (fo=12, routed)          0.395     2.012    Aval_OBUF[0]
    C17                  OBUF (Prop_obuf_I_O)         1.247     3.259 r  Aval_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.259    Aval[0]
    C17                                                               r  Aval[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerA/Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.366ns (75.463%)  route 0.444ns (24.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.585     1.453    registerA/Clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  registerA/Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  registerA/Data_Out_reg[5]/Q
                         net (fo=12, routed)          0.444     2.038    Aval_OBUF[5]
    D18                  OBUF (Prop_obuf_I_O)         1.225     3.263 r  Aval_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.263    Aval[5]
    D18                                                               r  Aval[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerA/Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.409ns (77.600%)  route 0.407ns (22.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.587     1.455    registerA/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  registerA/Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.619 r  registerA/Data_Out_reg[1]/Q
                         net (fo=11, routed)          0.407     2.026    Aval_OBUF[1]
    B18                  OBUF (Prop_obuf_I_O)         1.245     3.271 r  Aval_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.271    Aval[1]
    B18                                                               r  Aval[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Run
                            (input port)
  Destination:            Run_sync/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.571ns  (logic 1.322ns (28.912%)  route 3.249ns (71.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Run (IN)
                         net (fo=0)                   0.000     0.000    Run
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  Run_IBUF_inst/O
                         net (fo=1, routed)           3.249     4.571    Run_sync/Run_IBUF
    SLICE_X8Y86          FDRE                                         r  Run_sync/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.435     4.764    Run_sync/Clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  Run_sync/ff1_reg/C

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            Reset_sync/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.548ns  (logic 1.316ns (28.945%)  route 3.232ns (71.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=1, routed)           3.232     4.548    Reset_sync/Reset_Load_Clear_IBUF
    SLICE_X8Y80          FDRE                                         r  Reset_sync/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.429     4.758    Reset_sync/Clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  Reset_sync/ff1_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            switch_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.495ns  (logic 1.325ns (29.484%)  route 3.170ns (70.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           3.170     4.495    switch_sync[0]/SW_IBUF[0]
    SLICE_X8Y76          FDRE                                         r  switch_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.425     4.754    switch_sync[0]/Clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  switch_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            switch_sync[6]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.306ns  (logic 1.326ns (30.782%)  route 2.981ns (69.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           2.981     4.306    switch_sync[6]/SW_IBUF[0]
    SLICE_X8Y80          FDRE                                         r  switch_sync[6]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.429     4.758    switch_sync[6]/Clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  switch_sync[6]/ff1_reg/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            switch_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.328ns (31.688%)  route 2.862ns (68.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           2.862     4.190    switch_sync[2]/SW_IBUF[0]
    SLICE_X8Y80          FDRE                                         r  switch_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.429     4.758    switch_sync[2]/Clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  switch_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            switch_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.180ns  (logic 1.327ns (31.745%)  route 2.853ns (68.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           2.853     4.180    switch_sync[1]/SW_IBUF[0]
    SLICE_X8Y76          FDRE                                         r  switch_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.425     4.754    switch_sync[1]/Clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  switch_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            switch_sync[5]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.107ns  (logic 1.349ns (32.856%)  route 2.758ns (67.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           2.758     4.107    switch_sync[5]/SW_IBUF[0]
    SLICE_X8Y78          FDRE                                         r  switch_sync[5]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.428     4.757    switch_sync[5]/Clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  switch_sync[5]/ff1_reg/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            switch_sync[4]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.104ns  (logic 1.325ns (32.278%)  route 2.779ns (67.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    E1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           2.779     4.104    switch_sync[4]/SW_IBUF[0]
    SLICE_X6Y74          FDRE                                         r  switch_sync[4]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.490     4.819    switch_sync[4]/Clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  switch_sync[4]/ff1_reg/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            switch_sync[3]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.969ns  (logic 1.350ns (34.021%)  route 2.619ns (65.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           2.619     3.969    switch_sync[3]/SW_IBUF[0]
    SLICE_X9Y78          FDRE                                         r  switch_sync[3]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.428     4.757    switch_sync[3]/Clk_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  switch_sync[3]/ff1_reg/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            switch_sync[7]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.742ns  (logic 1.336ns (35.704%)  route 2.406ns (64.296%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    C2                   IBUF (Prop_ibuf_I_O)         1.336     1.336 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           2.406     3.742    switch_sync[7]/SW_IBUF[0]
    SLICE_X8Y78          FDRE                                         r  switch_sync[7]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.428     4.757    switch_sync[7]/Clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  switch_sync[7]/ff1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            switch_sync[7]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.483ns  (logic 0.413ns (27.848%)  route 1.070ns (72.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           1.070     1.483    switch_sync[7]/SW_IBUF[0]
    SLICE_X8Y78          FDRE                                         r  switch_sync[7]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.822     1.935    switch_sync[7]/Clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  switch_sync[7]/ff1_reg/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            switch_sync[3]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.427ns (26.445%)  route 1.188ns (73.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E2                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           1.188     1.615    switch_sync[3]/SW_IBUF[0]
    SLICE_X9Y78          FDRE                                         r  switch_sync[3]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.822     1.935    switch_sync[3]/Clk_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  switch_sync[3]/ff1_reg/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            switch_sync[5]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.426ns (25.847%)  route 1.223ns (74.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.426     0.426 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           1.223     1.649    switch_sync[5]/SW_IBUF[0]
    SLICE_X8Y78          FDRE                                         r  switch_sync[5]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.822     1.935    switch_sync[5]/Clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  switch_sync[5]/ff1_reg/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            switch_sync[4]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.656ns  (logic 0.402ns (24.257%)  route 1.254ns (75.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           1.254     1.656    switch_sync[4]/SW_IBUF[0]
    SLICE_X6Y74          FDRE                                         r  switch_sync[4]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.845     1.959    switch_sync[4]/Clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  switch_sync[4]/ff1_reg/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            switch_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.677ns  (logic 0.404ns (24.086%)  route 1.273ns (75.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    F2                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           1.273     1.677    switch_sync[1]/SW_IBUF[0]
    SLICE_X8Y76          FDRE                                         r  switch_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.818     1.932    switch_sync[1]/Clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  switch_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            switch_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.706ns  (logic 0.405ns (23.722%)  route 1.301ns (76.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    F1                   IBUF (Prop_ibuf_I_O)         0.405     0.405 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           1.301     1.706    switch_sync[2]/SW_IBUF[0]
    SLICE_X8Y80          FDRE                                         r  switch_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.823     1.937    switch_sync[2]/Clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  switch_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            switch_sync[6]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.403ns (22.078%)  route 1.421ns (77.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           1.421     1.823    switch_sync[6]/SW_IBUF[0]
    SLICE_X8Y80          FDRE                                         r  switch_sync[6]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.823     1.937    switch_sync[6]/Clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  switch_sync[6]/ff1_reg/C

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            Reset_sync/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.394ns (21.490%)  route 1.438ns (78.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=1, routed)           1.438     1.831    Reset_sync/Reset_Load_Clear_IBUF
    SLICE_X8Y80          FDRE                                         r  Reset_sync/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.823     1.937    Reset_sync/Clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  Reset_sync/ff1_reg/C

Slack:                    inf
  Source:                 Run
                            (input port)
  Destination:            Run_sync/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.853ns  (logic 0.399ns (21.510%)  route 1.454ns (78.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Run (IN)
                         net (fo=0)                   0.000     0.000    Run
    J1                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  Run_IBUF_inst/O
                         net (fo=1, routed)           1.454     1.853    Run_sync/Run_IBUF
    SLICE_X8Y86          FDRE                                         r  Run_sync/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.828     1.942    Run_sync/Clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  Run_sync/ff1_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            switch_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.402ns (21.108%)  route 1.504ns (78.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           1.504     1.906    switch_sync[0]/SW_IBUF[0]
    SLICE_X8Y76          FDRE                                         r  switch_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.818     1.932    switch_sync[0]/Clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  switch_sync[0]/ff1_reg/C





