
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.141086                       # Number of seconds simulated
sim_ticks                                141086282000                       # Number of ticks simulated
final_tick                               3376658484000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 206469                       # Simulator instruction rate (inst/s)
host_op_rate                                   211910                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               15139034                       # Simulator tick rate (ticks/s)
host_mem_usage                                1010792                       # Number of bytes of host memory used
host_seconds                                  9319.37                       # Real time elapsed on the host
sim_insts                                  1924163986                       # Number of instructions simulated
sim_ops                                    1974865910                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker        44096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        16512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst       585856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      5680512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker         8704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker         3840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       183040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       980416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker        29184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker        20096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       467392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      1395648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker        11328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker        10240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       432320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      1441472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.dtb.walker        19008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.itb.walker        11136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst       723456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data      2098048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.dtb.walker         7552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.itb.walker         3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst       184960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data       436864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.dtb.walker        16512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.itb.walker         8064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst      1164928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data      3497536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.dtb.walker         4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.itb.walker         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst        95424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data       282112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::realview.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher     45332800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65200832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       585856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       183040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       467392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       432320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       723456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst       184960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst      1164928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst        95424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3837824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     23952768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide      5110784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29063552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker          689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         9154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        88758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker          136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        15319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker          456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker          314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         7303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        21807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker          177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         6755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        22523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.dtb.walker          297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.itb.walker          174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst        11304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data        32782                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.dtb.walker          118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.itb.walker           55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst         2890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data         6826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.dtb.walker          258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.itb.walker          126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst        18202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data        54649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.dtb.walker           73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.itb.walker           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst         1491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data         4408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::realview.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher       708325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1018763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        374262                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide        79856                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             454118                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker       312546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker       117035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst      4152466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     40262681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker        61693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker        27217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1297362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      6949053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       206852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker       142438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      3312810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      9892159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker        80291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        72580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      3064224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     10216954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.dtb.walker       134726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.itb.walker        78930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst      5127756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data     14870673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.dtb.walker        53528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.itb.walker        24949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst      1310971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data      3096431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.dtb.walker       117035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.itb.walker        57157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst      8256848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data     24790050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.dtb.walker        33114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.itb.walker        13609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst       676352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data      1999571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::realview.ide           3629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     321312599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst              2268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data              1361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data              1814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst               907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data              1814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             462134455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      4152466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1297362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      3312810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      3064224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst      5127756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst      1310971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst      8256848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst       676352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst         2268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst          907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27201964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       169773898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide      36224528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            205998426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       169773898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker       312546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker       117035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      4152466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     40262681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker        61693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker        27217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1297362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      6949053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       206852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker       142438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      3312810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      9892159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker        80291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        72580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      3064224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     10216954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.dtb.walker       134726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.itb.walker        78930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst      5127756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data     14870673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.dtb.walker        53528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.itb.walker        24949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst      1310971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data      3096431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.dtb.walker       117035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.itb.walker        57157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst      8256848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data     24790050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.dtb.walker        33114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.itb.walker        13609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst       676352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data      1999571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide      36228157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    321312599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst             2268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data             1361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data             1814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst              907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data             1814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            668132881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1018745                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     454118                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1018745                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   454118                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               65113792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   85888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29062144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65199680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29063552                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1342                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        35747                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             69294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             52657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             64470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             69001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             62994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             56349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             67974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             74336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             82405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             87393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            62414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            67664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            47270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            50022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            51085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            52075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             35733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             26765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             27521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             26149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             31109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            27599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            28999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            27873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25282                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        61                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  141086241000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1018745                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               454118                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  365151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  246944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  125619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   76035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   53670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   41127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   32271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   25555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   20048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   10794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  29071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    150                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       545580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.615360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.644811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.918239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       327312     59.99%     59.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       120512     22.09%     82.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33385      6.12%     88.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17048      3.12%     91.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11618      2.13%     93.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6764      1.24%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4645      0.85%     95.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3654      0.67%     96.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20642      3.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       545580                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        26115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.957840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    117.181552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        26114    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         26115                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        26115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.388321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.065254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.750572                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         24278     92.97%     92.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           934      3.58%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           160      0.61%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           199      0.76%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           172      0.66%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            90      0.34%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            67      0.26%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            53      0.20%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            46      0.18%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            31      0.12%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59            21      0.08%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             7      0.03%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            22      0.08%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71            12      0.05%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             5      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             5      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             4      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         26115                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  34718450255                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             53794756505                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5087015000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34124.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52874.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       461.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       205.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    462.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   731227                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  194687                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.87                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      95790.47                       # Average gap between requests
system.mem_ctrls.pageHitRate                    62.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    26065570194                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      4710940000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    110302982306                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              2089636920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              2034940320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1140178875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              1110334500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0             4033185000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1             3902488200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1439564400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1502977680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0          9214598640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1          9214598640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         66294652275                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         68099111820                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0         26494390500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1         24911531250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          110706206610                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          110775982410                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           784.708940                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           785.203526                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            3867402                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3867359                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3823                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3823                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           990377                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1548976                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        79913                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           57909                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         27088                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          84997                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           643270                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          643270                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       580089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1061985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side        27423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        67133                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       128945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       194491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side         6455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        15384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       385191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       442600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side        21329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        49391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       514376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       627042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side        26563                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side        61441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       879575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       756215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side        33812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       111375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       194749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       196726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side        16691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side        29685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side      1704688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      1280911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side        45474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       196962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        55780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        70882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side         3846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side         8475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9795684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     18562560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     41390343                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side        53704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       122732                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4126016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      7273353                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side        11352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        25548                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     12325504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     16643504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side        41052                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        91084                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     16460032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     22589300                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side        29284                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side        72248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side     28146304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     27517590                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side        40804                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       156544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      6231936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      6328004                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side        15916                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side        29780                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side     54549248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     46909252                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side        60328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       278772                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      1784960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      2475964                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side         5888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side        13156                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              314362062                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2023117                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          7220326                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.225681                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.418030                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               5590832     77.43%     77.43% # Request fanout histogram
system.tol2bus.snoop_fanout::48               1629494     22.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7220326                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3797962506                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           849000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         436759774                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         614866616                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14053194                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          36582378                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          97283062                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         117055550                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           3630733                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           9027207                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        290406333                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        262736851                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy         11128200                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         26719185                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy        387346190                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        384903665                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         19281207                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         43452139                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy        662070460                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        464634557                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy         23647968                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy         72342599                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy        146853347                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy        132646898                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy         12728476                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy         22280189                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy       1282045528                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy        794810160                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer38.occupancy         30420465                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer39.occupancy        127378324                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer42.occupancy         42178946                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.occupancy         45442485                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy          2382989                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy          5209713                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.membus.trans_dist::ReadReq              996712                       # Transaction distribution
system.membus.trans_dist::ReadResp             996712                       # Transaction distribution
system.membus.trans_dist::WriteReq               3823                       # Transaction distribution
system.membus.trans_dist::WriteResp              3823                       # Transaction distribution
system.membus.trans_dist::Writeback            374262                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        79856                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        79856                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            62724                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          26226                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           35747                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34122                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26537                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       160325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       160325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         8404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         7020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2544054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2559478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2719803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5111296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      5111296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5046                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        14040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     89153088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     89172174                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                94283470                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            61385                       # Total snoops (count)
system.membus.snoop_fanout::samples           1570074                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1570074    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1570074                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7752449                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             5965396                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          5386924803                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy           90125941                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy         9448700061                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.7                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       67819342                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     41511504                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1974636                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     42083041                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       34801421                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    82.697020                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS       12760415                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       101258                       # Number of incorrect RAS predictions.
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits            93383672                       # DTB read hits
system.switch_cpus0.dtb.read_misses             20782                       # DTB read misses
system.switch_cpus0.dtb.write_hits           46942544                       # DTB write hits
system.switch_cpus0.dtb.write_misses            25516                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 403                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            6589                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries            9046                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults               65                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults          1096                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults               22                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses        93404454                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       46968060                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                140326216                       # DTB hits
system.switch_cpus0.dtb.misses                  46298                       # DTB misses
system.switch_cpus0.dtb.accesses            140372514                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.inst_hits           160432008                       # ITB inst hits
system.switch_cpus0.itb.inst_misses              7762                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 403                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            6589                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries            4482                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults             7449                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       160439770                       # ITB inst accesses
system.switch_cpus0.itb.hits                160432008                       # DTB hits
system.switch_cpus0.itb.misses                   7762                       # DTB misses
system.switch_cpus0.itb.accesses            160439770                       # DTB accesses
system.switch_cpus0.numCycles               276568042                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles      6213607                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             487673082                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           67819342                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     47561836                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            265901626                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        4402522                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles            157831                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        20023                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles       400195                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles        56201                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles        15908                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        160423580                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        57006                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes           2314                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    274966652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.840974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.094677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        26967918      9.81%      9.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       109185237     39.71%     49.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        19419142      7.06%     56.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       119394355     43.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    274966652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.245218                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.763302                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        18430219                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     40992881                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        199374931                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     14150289                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       2018325                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     13004696                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred       183811                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     473557185                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts      8354556                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       2018325                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        31286538                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       10603533                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     11964438                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        200438725                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     18655088                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     463565237                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts      4039917                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      7524002                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2627012                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents        629421                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       3364069                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    514252630                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   2140528569                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    562913354                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         1448                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    458263690                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        55988906                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       480248                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       454826                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         27312329                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     95543928                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     48200871                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     17188161                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1852512                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         459334229                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       480987                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        432775013                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      2628821                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     43736322                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    127347540                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        37493                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    274966652                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.573918                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.008195                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     50555811     18.39%     18.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     69819905     25.39%     43.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    102615021     37.32%     81.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     50178598     18.25%     99.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      1797313      0.65%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5            4      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    274966652                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       58016566     55.32%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult           974      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     55.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      38789604     36.99%     92.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      8071251      7.70%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           10      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    290105600     67.03%     67.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1118525      0.26%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          891      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     94326955     21.80%     89.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     47223032     10.91%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     432775013                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.564805                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          104878395                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.242339                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   1248019819                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    503569249                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    430420001                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         4073                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         2016                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         1630                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     537651056                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           2342                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads     31583597                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6298790                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        11017                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        19773                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2312204                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        65666                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked       184423                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       2018325                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        4296184                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       148849                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    459841074                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     95543928                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     48200871                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       268563                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          8713                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       132173                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        19773                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1119096                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       776646                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1895742                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    431217649                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     93390900                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1511081                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                25858                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           140463975                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        54657911                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          47073075                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.559174                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             430702052                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            430421631                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        313017432                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        601293169                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.556296                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.520574                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts     40794170                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       443494                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1791705                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    268941366                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.545731                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.929278                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83408440     31.01%     31.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     95909077     35.66%     66.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     45661139     16.98%     83.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     13450295      5.00%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      7411209      2.76%     91.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      5996683      2.23%     93.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2924784      1.09%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      2486027      0.92%     95.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     11693712      4.35%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    268941366                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    401379770                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     415711080                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             135133805                       # Number of memory references committed
system.switch_cpus0.commit.loads             89245138                       # Number of loads committed
system.switch_cpus0.commit.membars             179706                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          52474921                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              1628                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        384101187                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      9113417                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    279573894     67.25%     67.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      1002502      0.24%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          879      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     89245138     21.47%     88.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     45888667     11.04%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    415711080                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     11693712                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           711137250                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          919036938                       # The number of ROB writes
system.switch_cpus0.timesIdled                  38227                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1601390                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles             5604498                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          401361959                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            415693269                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.689074                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.689074                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.451223                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.451223                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       504977579                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      301075579                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             1326                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             464                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       1583792485                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       173060555                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads      724032484                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        373068                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups       47934730                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     28817904                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1650947                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     24303549                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       20281549                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    83.450977                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        9174019                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect        58608                       # Number of incorrect RAS predictions.
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits            28142609                       # DTB read hits
system.switch_cpus1.dtb.read_misses              5452                       # DTB read misses
system.switch_cpus1.dtb.write_hits           11474630                       # DTB write hits
system.switch_cpus1.dtb.write_misses             3724                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 403                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            6589                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            1999                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults               37                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults           168                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults               56                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses        28148061                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses       11478354                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                 39617239                       # DTB hits
system.switch_cpus1.dtb.misses                   9176                       # DTB misses
system.switch_cpus1.dtb.accesses             39626415                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.inst_hits            96564030                       # ITB inst hits
system.switch_cpus1.itb.inst_misses              1999                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 403                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            6589                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            1274                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults             1588                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses        96566029                       # ITB inst accesses
system.switch_cpus1.itb.hits                 96564030                       # DTB hits
system.switch_cpus1.itb.misses                   1999                       # DTB misses
system.switch_cpus1.itb.accesses             96566029                       # DTB accesses
system.switch_cpus1.numCycles               154254669                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles      2576234                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             287068624                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           47934730                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     29455568                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            149307397                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        3375594                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles             33887                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles         6138                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        65703                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        57439                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles         5602                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         96562207                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        14903                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes            510                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    153740197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.896732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.038541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         9160192      5.96%      5.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        64187018     41.75%     47.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        13762036      8.95%     56.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        66630951     43.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    153740197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.310751                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.861004                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        12449725                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     19806912                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        108851503                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     11104065                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       1527991                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     10505983                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       160180                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     270160027                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts      7323579                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       1527991                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        22478902                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        5540786                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2109023                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        109722256                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     12361238                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     263047287                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts      3298085                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      5421002                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2516217                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         89359                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        496687                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    332318064                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   1201054730                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    329966830                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups         1420                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    282955777                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        49362233                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        87991                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        79929                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         19648601                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29596575                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     12359718                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      4918232                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       668440                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         259938875                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        98196                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        234585125                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued      2784247                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     36893340                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    116058724                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         9144                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    153740197                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.525854                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.906729                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     25778412     16.77%     16.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     38950300     25.34%     42.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     72042514     46.86%     88.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     16326099     10.62%     99.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       642860      0.42%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5           12      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    153740197                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       48830521     84.08%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            13      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       7520477     12.95%     97.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1723545      2.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass           13      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    193429193     82.46%     82.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1098202      0.47%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          371      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     28487451     12.14%     95.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     11569895      4.93%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     234585125                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.520765                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt           58074556                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.247563                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    683763861                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    296931825                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    233398445                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads         5388                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes         1998                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         1568                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     292656156                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses           3512                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      6951025                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4059355                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2198                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         3440                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1165439                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        17550                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        25067                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       1527991                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3538973                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        25061                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    260044285                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29596575                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     12359718                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        53716                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3390                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        20341                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         3440                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       833936                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       751469                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1585405                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    233718675                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     28074306                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       857289                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 7214                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            39583168                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        37810131                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          11508862                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.515148                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             233462101                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            233400013                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        177378314                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        423647687                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.513082                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.418693                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts     34129309                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        89052                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1491141                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    148769764                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.498711                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.512445                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     33986373     22.84%     22.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     57154906     38.42%     61.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     36329737     24.42%     85.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     10049125      6.75%     92.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4448924      2.99%     95.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1624515      1.09%     96.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1689395      1.14%     97.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       947899      0.64%     98.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2538890      1.71%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    148769764                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    219477842                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     222962809                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              36731499                       # Number of memory references committed
system.switch_cpus1.commit.loads             25537220                       # Number of loads committed
system.switch_cpus1.commit.membars              36807                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          36221214                       # Number of branches committed
system.switch_cpus1.commit.fp_insts              1568                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        203025586                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      6722776                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    185257299     83.09%     83.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult       973640      0.44%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc          371      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     25537220     11.45%     94.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     11194279      5.02%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    222962809                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events      2538890                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           402916990                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          519154776                       # The number of ROB writes
system.switch_cpus1.timesIdled                  10510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 514472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           127917871                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          219473318                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            222958285                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.702840                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.702840                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.422799                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.422799                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       278224332                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      166239137                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads             1041                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             880                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads        794754168                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       130099550                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads      332627356                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         74201                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       50088221                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     30349137                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1764181                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     26595770                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       20407744                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    76.733044                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        9380079                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect        73405                       # Number of incorrect RAS predictions.
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            23374187                       # DTB read hits
system.switch_cpus2.dtb.read_misses             20776                       # DTB read misses
system.switch_cpus2.dtb.write_hits            9843183                       # DTB write hits
system.switch_cpus2.dtb.write_misses             6026                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                 403                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva            6589                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries            7872                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults               60                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults          1200                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults             1371                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        23394963                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses        9849209                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                 33217370                       # DTB hits
system.switch_cpus2.dtb.misses                  26802                       # DTB misses
system.switch_cpus2.dtb.accesses             33244172                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.inst_hits            94255265                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              6251                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                 403                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva            6589                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries            4317                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults             1406                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses        94261516                       # ITB inst accesses
system.switch_cpus2.itb.hits                 94255265                       # DTB hits
system.switch_cpus2.itb.misses                   6251                       # DTB misses
system.switch_cpus2.itb.accesses             94261516                       # DTB accesses
system.switch_cpus2.numCycles               156845919                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles      4417740                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             280030064                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           50088221                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     29787823                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            149115578                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        3605902                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles            103316                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        15440                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        38213                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       130275                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles        14280                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         94252739                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        45603                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           2254                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    155637793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.844564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.074968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        14244789      9.15%      9.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        61165667     39.30%     48.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        14763761      9.49%     57.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        65463576     42.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    155637793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.319347                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.785383                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        15222832                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     24907379                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        101082740                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     12812090                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       1612742                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     10892355                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       191745                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     263249457                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts      7714789                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       1612742                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        26278814                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        6030014                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3735837                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        102600601                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     15379775                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     256035010                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts      3402630                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      6499450                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       2765768                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         15047                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       1745471                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    328806357                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   1165609669                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    319756209                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups        14807                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    277465495                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        51340809                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       151799                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       125949                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         22955340                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     24945452                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     10981664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads      3790783                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       926576                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         252768089                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       211311                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        226842078                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      2804273                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     38499366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    120853090                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        21304                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    155637793                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.457500                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.925891                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30641801     19.69%     19.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     39151981     25.16%     44.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     70595978     45.36%     90.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     14494030      9.31%     99.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       753964      0.48%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           39      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    155637793                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       49366289     87.79%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            16      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     87.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       4159109      7.40%     95.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      2705699      4.81%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          190      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    191918012     84.60%     84.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1161977      0.51%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift           47      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1449      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     23754046     10.47%     95.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     10006357      4.41%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     226842078                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.446273                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           56231113                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.247887                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    668313915                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    291468624                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    225300757                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        43418                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes        16062                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses        13711                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     283044469                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          28532                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      3620629                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      4550901                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1048                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         5954                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1395580                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        33418                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       157990                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       1612742                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3762567                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        31100                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    253000582                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     24945452                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     10981664                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       118352                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          2889                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        26206                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         5954                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       875587                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       807423                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1683010                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    225823913                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     23311359                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       991389                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                21182                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            33202568                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        39401886                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           9891209                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.439782                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             225391311                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            225314468                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        168334896                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        417356346                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.436534                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.403336                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts     35607438                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       190007                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1573972                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    150417205                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.424619                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.414918                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     37039141     24.62%     24.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     56099642     37.30%     61.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     37356989     24.84%     86.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      9962105      6.62%     93.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4473954      2.97%     96.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1390578      0.92%     97.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1553319      1.03%     98.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       913094      0.61%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1628383      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    150417205                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    208906206                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     214287277                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              29980635                       # Number of memory references committed
system.switch_cpus2.commit.loads             20394551                       # Number of loads committed
system.switch_cpus2.commit.membars              69478                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          37655904                       # Number of branches committed
system.switch_cpus2.commit.fp_insts             13664                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        193466658                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      6937882                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    183265651     85.52%     85.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult      1039542      0.49%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc         1449      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     20394551      9.52%     95.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      9586084      4.47%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    214287277                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      1628383                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           398402596                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          505011201                       # The number of ROB writes
system.switch_cpus2.timesIdled                  27265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1208126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles           125326621                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          208890075                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            214271146                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.750854                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.750854                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.331817                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.331817                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       267546382                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      158797066                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads            14334                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes             860                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads        758259408                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       132591952                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads      320367746                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        160987                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       50302141                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     30359779                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1791468                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     24910146                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       20295002                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    81.472834                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        9554544                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect        75975                       # Number of incorrect RAS predictions.
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits            22857556                       # DTB read hits
system.switch_cpus3.dtb.read_misses             31622                       # DTB read misses
system.switch_cpus3.dtb.write_hits            9664488                       # DTB write hits
system.switch_cpus3.dtb.write_misses             9125                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                 403                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva            6589                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries           12281                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults               64                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults          1681                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults             1891                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses        22889178                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses        9673613                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                 32522044                       # DTB hits
system.switch_cpus3.dtb.misses                  40747                       # DTB misses
system.switch_cpus3.dtb.accesses             32562791                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.inst_hits            96065408                       # ITB inst hits
system.switch_cpus3.itb.inst_misses             10411                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                 403                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva            6589                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries            5648                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults             1991                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses        96075819                       # ITB inst accesses
system.switch_cpus3.itb.hits                 96065408                       # DTB hits
system.switch_cpus3.itb.misses                  10411                       # DTB misses
system.switch_cpus3.itb.accesses             96075819                       # DTB accesses
system.switch_cpus3.numCycles               163002497                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles      5362276                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             284516282                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           50302141                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     29849546                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            154031362                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        3731640                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles            113891                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        15323                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       147787                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       384246                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles        14435                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         96062701                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        55712                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes           1573                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    161935140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.800567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.094676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        17688608     10.92%     10.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1        63326927     39.11%     50.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        14510742      8.96%     58.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        66408863     41.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    161935140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.308597                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.745472                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        15907720                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     28333750                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        103172762                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     12855665                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       1665233                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     11092897                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred       201783                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     266703469                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts      7830345                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       1665233                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        27144875                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        6118957                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      6870658                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        104567159                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     15568248                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     259203895                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts      3413107                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      6322137                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2776834                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         17322                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       2027264                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    333112040                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   1182409818                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    325802414                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         8493                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    281041244                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        52070759                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts       314977                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts       255514                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         23047108                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     24412214                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     10781304                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads      3821517                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1069411                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         255673007                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded       450046                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        229400531                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued      2872306                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     39018966                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    123205152                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        38675                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    161935140                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.416620                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     0.930452                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     34548884     21.34%     21.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     40547721     25.04%     46.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     72356101     44.68%     91.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     13789139      8.52%     99.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       693284      0.43%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5           11      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    161935140                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       50194089     88.34%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            16      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     88.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       4031642      7.10%     95.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      2593337      4.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          342      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    195123907     85.06%     85.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1161244      0.51%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1311      0.00%     85.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     23263511     10.14%     95.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      9850216      4.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     229400531                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.407344                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt           56819084                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.247685                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    680395817                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    295137639                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    227897410                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads        31773                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes        12094                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         9364                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     286198676                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses          20597                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      3471291                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      4437949                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1374                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         7737                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      1329448                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        32059                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       182480                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       1665233                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3946339                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        53076                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    256151071                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     24412214                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     10781304                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts       249500                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7373                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        37416                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         7737                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       863013                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       836505                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1699518                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    228409365                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     22823589                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       950480                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                28018                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            32573759                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        39371500                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           9750170                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.401263                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             227990625                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            227906774                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        170499280                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        424835003                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.398180                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.401331                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts     36112968                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls       411371                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1590881                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    156614791                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.384968                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.392855                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     40879333     26.10%     26.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     57650403     36.81%     62.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     38002380     24.26%     87.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     10239709      6.54%     93.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4550363      2.91%     96.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1312043      0.84%     97.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1589086      1.01%     98.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       895846      0.57%     99.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      1495628      0.95%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    156614791                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    211420848                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     216906419                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              29426121                       # Number of memory references committed
system.switch_cpus3.commit.loads             19974265                       # Number of loads committed
system.switch_cpus3.commit.membars             155989                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          37637581                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              9360                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        196078280                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      7001719                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    186440037     85.95%     85.95% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      1038950      0.48%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc         1311      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     19974265      9.21%     95.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite      9451856      4.36%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    216906419                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events      1495628                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           407598056                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          511359189                       # The number of ROB writes
system.switch_cpus3.timesIdled                  28988                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1067357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           119170043                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          211401014                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            216886585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.771058                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.771058                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.296919                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.296919                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       272128929                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      161468760                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             7017                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            3136                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads        764481032                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       133433613                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads      328543473                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes        347942                       # number of misc regfile writes
system.switch_cpus4.branchPred.lookups       52633982                       # Number of BP lookups
system.switch_cpus4.branchPred.condPredicted     32309924                       # Number of conditional branches predicted
system.switch_cpus4.branchPred.condIncorrect      1971409                       # Number of conditional branches incorrect
system.switch_cpus4.branchPred.BTBLookups     29630309                       # Number of BTB lookups
system.switch_cpus4.branchPred.BTBHits       21347923                       # Number of BTB hits
system.switch_cpus4.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.branchPred.BTBHitPct    72.047588                       # BTB Hit Percentage
system.switch_cpus4.branchPred.usedRAS        9701994                       # Number of times the RAS was used to get a target.
system.switch_cpus4.branchPred.RASInCorrect        81046                       # Number of incorrect RAS predictions.
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb            1                       # Number of times complete TLB was flushed
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits            25163146                       # DTB read hits
system.switch_cpus4.dtb.read_misses             54962                       # DTB read misses
system.switch_cpus4.dtb.write_hits           10737157                       # DTB write hits
system.switch_cpus4.dtb.write_misses            12787                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                 403                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva            6589                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries           11075                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults              270                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults          1772                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults             1556                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses        25218108                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses       10749944                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                 35900303                       # DTB hits
system.switch_cpus4.dtb.misses                  67749                       # DTB misses
system.switch_cpus4.dtb.accesses             35968052                       # DTB accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.itb.inst_hits            98580085                       # ITB inst hits
system.switch_cpus4.itb.inst_misses             12606                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                 403                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva            6589                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries            5823                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults             2952                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses        98592691                       # ITB inst accesses
system.switch_cpus4.itb.hits                 98580085                       # DTB hits
system.switch_cpus4.itb.misses                  12606                       # DTB misses
system.switch_cpus4.itb.accesses             98592691                       # DTB accesses
system.switch_cpus4.numCycles               174031260                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.fetch.icacheStallCycles      7897584                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             294426246                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           52633982                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     31049917                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles            161424621                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        4151332                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.TlbCycles            141669                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus4.fetch.MiscStallCycles        18361                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.PendingTrapStallCycles       164137                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.PendingQuiesceStallCycles       480235                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles        30968                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines         98576379                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       106818                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.ItlbSquashes           2362                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    172233241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     1.762456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.119797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        23027172     13.37%     13.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1        64219877     37.29%     50.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2        15624968      9.07%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3        69361224     40.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    172233241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.302440                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               1.691801                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        18522521                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     32440701                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles        106233677                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles     13218428                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       1817913                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved     11188043                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred       260537                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     275651870                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts      8506626                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       1817913                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        30405664                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        7671822                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      9281150                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles        107324858                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles     15731833                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     267566006                       # Number of instructions processed by rename
system.switch_cpus4.rename.SquashedInsts      3589856                       # Number of squashed instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents      6535920                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents       2775908                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LQFullEvents         34442                       # Number of times rename has blocked due to LQ full
system.switch_cpus4.rename.SQFullEvents       1750149                       # Number of times rename has blocked due to SQ full
system.switch_cpus4.rename.RenamedOperands    341694250                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups   1218555739                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    333879566                       # Number of integer rename lookups
system.switch_cpus4.rename.fp_rename_lookups        16244                       # Number of floating rename lookups
system.switch_cpus4.rename.CommittedMaps    287479321                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        54214883                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts       431525                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts       355300                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts         24088156                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     27027695                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores     11997095                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads      4056226                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1317556                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         263551485                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded       629797                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        237042099                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued      2904227                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     40510527                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined    126228380                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved        55071                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    172233241                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     1.376285                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     0.954527                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     40843353     23.71%     23.71% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     42383736     24.61%     48.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     73122206     42.46%     90.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3     15121918      8.78%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       761943      0.44%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5           85      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    172233241                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu       50189644     86.31%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult            17      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     86.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       4900749      8.43%     94.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite      3060303      5.26%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass          357      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    199143930     84.01%     84.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1157082      0.49%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            4      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt           12      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            4      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1597      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     25735616     10.86%     95.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite     11003497      4.64%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     237042099                       # Type of FU issued
system.switch_cpus4.iq.rate                  1.362066                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt           58150713                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.245318                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    707320207                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    304683329                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    235142903                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads        52170                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes        21350                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses        16277                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     295159945                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses          32510                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads      3525851                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      4980847                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses         1599                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation        12968                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores      1494435                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        43195                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked       149580                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       1817913                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        4273095                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        62099                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    264314686                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     27027695                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts     11997095                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts       341385                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         12564                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents        34478                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents        12968                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       919598                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       915066                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1834664                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    235783710                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     25161881                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1190792                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop               133404                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            36029055                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        40757228                       # Number of branches executed
system.switch_cpus4.iew.exec_stores          10867174                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            1.354835                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             235282724                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            235159180                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers        173660988                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        426159592                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              1.351247                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.407502                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitSquashedInsts     37467567                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls       574726                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1713656                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    166656867                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     1.341092                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.418070                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     48493619     29.10%     29.10% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     58920190     35.35%     64.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2     38202880     22.92%     87.38% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3     10477800      6.29%     93.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4751839      2.85%     96.51% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1465956      0.88%     97.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1685979      1.01%     98.40% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       978999      0.59%     98.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      1679605      1.01%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    166656867                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    216871000                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     223502193                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              32549506                       # Number of memory references committed
system.switch_cpus4.commit.loads             22046846                       # Number of loads committed
system.switch_cpus4.commit.membars             231161                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          38858621                       # Number of branches committed
system.switch_cpus4.commit.fp_insts             16256                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        201404120                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      7049979                       # Number of function calls committed.
system.switch_cpus4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntAlu    189915024     84.97%     84.97% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntMult      1036054      0.46%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntDiv            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatAdd            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCmp            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCvt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatMult            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatDiv            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatSqrt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAdd            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAddAcc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAlu            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCmp            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCvt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMisc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMult            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMultAcc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShift            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShiftAcc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdSqrt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAdd            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAlu            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCmp            4      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCvt            8      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatDiv            4      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMisc         1593      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMult            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemRead     22046846      9.86%     95.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemWrite     10502660      4.70%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::total    223502193                       # Class of committed instruction
system.switch_cpus4.commit.bw_lim_events      1679605                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           425173594                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          527516825                       # The number of ROB writes
system.switch_cpus4.timesIdled                  50421                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1798019                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.quiesceCycles           108141280                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus4.committedInsts          216760677                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            223391870                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.cpi                      0.802873                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                0.802873                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      1.245527                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                1.245527                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       279366138                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      165280232                       # number of integer regfile writes
system.switch_cpus4.fp_regfile_reads            13420                       # number of floating regfile reads
system.switch_cpus4.fp_regfile_writes            4673                       # number of floating regfile writes
system.switch_cpus4.cc_regfile_reads        792789126                       # number of cc regfile reads
system.switch_cpus4.cc_regfile_writes       136776559                       # number of cc regfile writes
system.switch_cpus4.misc_regfile_reads      349533387                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes        482828                       # number of misc regfile writes
system.switch_cpus5.branchPred.lookups       51275566                       # Number of BP lookups
system.switch_cpus5.branchPred.condPredicted     30856242                       # Number of conditional branches predicted
system.switch_cpus5.branchPred.condIncorrect      1756194                       # Number of conditional branches incorrect
system.switch_cpus5.branchPred.BTBLookups     23127373                       # Number of BTB lookups
system.switch_cpus5.branchPred.BTBHits       20772718                       # Number of BTB hits
system.switch_cpus5.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.branchPred.BTBHitPct    89.818753                       # BTB Hit Percentage
system.switch_cpus5.branchPred.usedRAS        9854278                       # Number of times the RAS was used to get a target.
system.switch_cpus5.branchPred.RASInCorrect        73074                       # Number of incorrect RAS predictions.
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits            21976009                       # DTB read hits
system.switch_cpus5.dtb.read_misses             14131                       # DTB read misses
system.switch_cpus5.dtb.write_hits            7747972                       # DTB write hits
system.switch_cpus5.dtb.write_misses             5479                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                 403                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva            6589                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries            6075                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults               41                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults           666                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults              610                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses        21990140                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses        7753451                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                 29723981                       # DTB hits
system.switch_cpus5.dtb.misses                  19610                       # DTB misses
system.switch_cpus5.dtb.accesses             29743591                       # DTB accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.switch_cpus5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.itb.inst_hits            97920524                       # ITB inst hits
system.switch_cpus5.itb.inst_misses              6673                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                 403                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva            6589                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries            2949                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults              844                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses        97927197                       # ITB inst accesses
system.switch_cpus5.itb.hits                 97920524                       # DTB hits
system.switch_cpus5.itb.misses                   6673                       # DTB misses
system.switch_cpus5.itb.accesses             97927197                       # DTB accesses
system.switch_cpus5.numCycles               156732101                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.fetch.icacheStallCycles      3147066                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             289087428                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           51275566                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     30626996                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles            150878762                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        3581318                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.TlbCycles             68692                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus5.fetch.MiscStallCycles         7476                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.PendingTrapStallCycles       106592                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.PendingQuiesceStallCycles       227815                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles         4910                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines         97919494                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        19911                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.ItlbSquashes            686                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    156231972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     1.874102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.046993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        10690557      6.84%      6.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1        64631389     41.37%     48.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2        14566850      9.32%     57.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3        66343176     42.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    156231972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.327154                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               1.844469                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        14266096                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     22696653                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles        104785945                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles     12859787                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       1623490                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved     11434415                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred       167610                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     269496828                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts      7743777                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       1623490                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        25395217                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        5407894                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      3114155                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles        106290985                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles     14400230                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     262137627                       # Number of instructions processed by rename
system.switch_cpus5.rename.SquashedInsts      3466912                       # Number of squashed instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents      6512458                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents       2871362                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LQFullEvents          6684                       # Number of times rename has blocked due to LQ full
system.switch_cpus5.rename.SQFullEvents        536717                       # Number of times rename has blocked due to SQ full
system.switch_cpus5.rename.RenamedOperands    341193390                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups   1194443880                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    330076566                       # Number of integer rename lookups
system.switch_cpus5.rename.fp_rename_lookups         4901                       # Number of floating rename lookups
system.switch_cpus5.rename.CommittedMaps    288120319                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        53073053                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts       147206                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts       116280                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts         22853289                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     23509528                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      8724474                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads      3754433                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       554497                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         258850633                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded       202471                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        231573789                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued      2920282                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     39579328                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined    125667764                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved        14540                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    156231972                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     1.482243                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     0.896657                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     27971405     17.90%     17.90% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     39715695     25.42%     43.32% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     74337156     47.58%     90.91% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3     13647095      8.74%     99.64% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       560608      0.36%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5           13      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    156231972                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu       52245780     91.64%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult            13      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     91.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       3323988      5.83%     97.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite      1443909      2.53%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass           58      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    200220402     86.46%     86.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1172774      0.51%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          710      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     86.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     22312752      9.64%     96.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7867093      3.40%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     231573789                       # Type of FU issued
system.switch_cpus5.iq.rate                  1.477513                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt           57013690                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.246201                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    679294127                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    298627449                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    230311838                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads        19393                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes         7078                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses         4896                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     288574653                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses          12768                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads      3674661                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      4338897                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          646                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         2137                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores      1179299                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        15885                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked        56970                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       1623490                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3861956                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        16219                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    259064243                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     23509528                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      8724474                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts       114649                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          4561                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         6067                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         2137                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       880153                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       815235                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1695388                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    230677375                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     21917022                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       876833                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                11139                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            29710300                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        40464232                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7793278                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            1.471794                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             230368410                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            230316734                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers        175537897                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        442543790                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              1.469493                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.396657                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitSquashedInsts     36622061                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls       187931                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1589025                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    150887980                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     1.453425                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.370124                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     33343900     22.10%     22.10% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     58035294     38.46%     60.56% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     39458084     26.15%     86.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3     10400130      6.89%     93.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4598693      3.05%     96.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1231890      0.82%     97.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1547768      1.03%     98.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       866100      0.57%     99.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1406121      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    150887980                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    216427586                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     219304350                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              26715803                       # Number of memory references committed
system.switch_cpus5.commit.loads             19170628                       # Number of loads committed
system.switch_cpus5.commit.membars              70040                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          38729915                       # Number of branches committed
system.switch_cpus5.commit.fp_insts              4896                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        198260852                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      7306063                       # Number of function calls committed.
system.switch_cpus5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntAlu    191540283     87.34%     87.34% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntMult      1047554      0.48%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntDiv            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatAdd            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCmp            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCvt            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatMult            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatDiv            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatSqrt            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAdd            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAddAcc            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAlu            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCmp            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCvt            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMisc            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMult            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMultAcc            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShift            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShiftAcc            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdSqrt            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAdd            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAlu            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCmp            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCvt            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatDiv            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMisc          710      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMult            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.82% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemRead     19170628      8.74%     96.56% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemWrite      7545175      3.44%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::total    219304350                       # Class of committed instruction
system.switch_cpus5.commit.bw_lim_events      1406121                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           405134317                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          517197462                       # The number of ROB writes
system.switch_cpus5.timesIdled                  12486                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 500129                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.quiesceCycles           125440439                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus5.committedInsts          216421046                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            219297810                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.cpi                      0.724200                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                0.724200                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      1.380834                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                1.380834                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       275104456                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      163925040                       # number of integer regfile writes
system.switch_cpus5.fp_regfile_reads             3808                       # number of floating regfile reads
system.switch_cpus5.fp_regfile_writes            2336                       # number of floating regfile writes
system.switch_cpus5.cc_regfile_reads        770199056                       # number of cc regfile reads
system.switch_cpus5.cc_regfile_writes       138372716                       # number of cc regfile writes
system.switch_cpus5.misc_regfile_reads      317379500                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes        167409                       # number of misc regfile writes
system.switch_cpus6.branchPred.lookups       58993044                       # Number of BP lookups
system.switch_cpus6.branchPred.condPredicted     37195139                       # Number of conditional branches predicted
system.switch_cpus6.branchPred.condIncorrect      2462057                       # Number of conditional branches incorrect
system.switch_cpus6.branchPred.BTBLookups     30807080                       # Number of BTB lookups
system.switch_cpus6.branchPred.BTBHits       23917128                       # Number of BTB hits
system.switch_cpus6.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.branchPred.BTBHitPct    77.635167                       # BTB Hit Percentage
system.switch_cpus6.branchPred.usedRAS       10256888                       # Number of times the RAS was used to get a target.
system.switch_cpus6.branchPred.RASInCorrect        97151                       # Number of incorrect RAS predictions.
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits            30176957                       # DTB read hits
system.switch_cpus6.dtb.read_misses             98886                       # DTB read misses
system.switch_cpus6.dtb.write_hits           14261900                       # DTB write hits
system.switch_cpus6.dtb.write_misses            24494                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                 403                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva            6589                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries            8424                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults              549                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults          2871                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults             1983                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses        30275843                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses       14286394                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                 44438857                       # DTB hits
system.switch_cpus6.dtb.misses                 123380                       # DTB misses
system.switch_cpus6.dtb.accesses             44562237                       # DTB accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.itb.inst_hits           107800604                       # ITB inst hits
system.switch_cpus6.itb.inst_misses             15970                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                 403                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva            6589                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries            4862                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults             6037                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses       107816574                       # ITB inst accesses
system.switch_cpus6.itb.hits                107800604                       # DTB hits
system.switch_cpus6.itb.misses                  15970                       # DTB misses
system.switch_cpus6.itb.accesses            107816574                       # DTB accesses
system.switch_cpus6.numCycles               204491127                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.fetch.icacheStallCycles     13661372                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             327268243                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           58993044                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     34174016                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles            184177350                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5221256                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.TlbCycles            186671                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus6.fetch.MiscStallCycles        21485                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.PendingTrapStallCycles       235674                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.PendingQuiesceStallCycles       757767                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles        59269                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines        107794072                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       215366                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.ItlbSquashes           3688                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    201710216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     1.696164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.159437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        35402801     17.55%     17.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1        69324559     34.37%     51.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2        18139556      8.99%     60.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3        78843300     39.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    201710216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.288487                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               1.600403                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        24336429                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     41646495                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles        119295273                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles     14213522                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       2218496                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved     11964011                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred       398197                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     308052982                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts     10470644                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       2218496                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        37945437                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles       10650404                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles     13799309                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles        119612378                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles     17484191                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     298372117                       # Number of instructions processed by rename
system.switch_cpus6.rename.SquashedInsts      4180923                       # Number of squashed instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents      7001103                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents       2832470                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LQFullEvents         56184                       # Number of times rename has blocked due to LQ full
system.switch_cpus6.rename.SQFullEvents       2694500                       # Number of times rename has blocked due to SQ full
system.switch_cpus6.rename.RenamedOperands    376584063                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups   1356220781                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    369594784                       # Number of integer rename lookups
system.switch_cpus6.rename.fp_rename_lookups        15057                       # Number of floating rename lookups
system.switch_cpus6.rename.CommittedMaps    314494064                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        62089987                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts       662242                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts       544326                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts         26234383                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     32618557                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     15880426                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads      4491982                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      2331726                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         293162086                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded      1003663                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        264403526                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued      3251889                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     46108203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined    140449795                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved        91706                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    201710216                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     1.310809                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     0.983172                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     55236109     27.38%     27.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     48165859     23.88%     51.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     79714931     39.52%     90.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3     17565753      8.71%     99.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      1027274      0.51%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5          290      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    201710216                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu       53432509     82.19%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult            19      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     82.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       6947473     10.69%     92.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite      4632220      7.13%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass          464      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    217482653     82.25%     82.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1133089      0.43%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            5      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt           15      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            5      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1512      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     31066467     11.75%     94.43% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     14719316      5.57%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     264403526                       # Type of FU issued
system.switch_cpus6.iq.rate                  1.292983                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt           65012221                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.245883                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    798740089                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    340279560                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    261636073                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads        41287                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes        18084                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses        15499                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     329391208                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses          24075                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads      3587136                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      6166287                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses         2987                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation        23949                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores      1913679                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        63413                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked       194019                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       2218496                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        5203449                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       109516                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    294484077                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     32618557                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     15880426                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts       538885                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         23901                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents        58518                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents        23949                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1093754                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1129341                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2223095                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    262569486                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     30224007                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1711007                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop               318328                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            44718369                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        44923203                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          14494362                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            1.284014                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             261835507                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            261651572                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers        188062952                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        451131285                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              1.279525                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.416870                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitSquashedInsts     42576877                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls       911957                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2069925                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    195276036                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     1.269649                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.446404                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     65747908     33.67%     33.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     65079328     33.33%     67.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     40431882     20.70%     87.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3     11618320      5.95%     93.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      5364055      2.75%     96.40% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1829460      0.94%     97.33% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1958390      1.00%     98.34% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1193528      0.61%     98.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2053165      1.05%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    195276036                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    237309526                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     247931928                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              40419017                       # Number of memory references committed
system.switch_cpus6.commit.loads             26452270                       # Number of loads committed
system.switch_cpus6.commit.membars             374862                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          42621723                       # Number of branches committed
system.switch_cpus6.commit.fp_insts             15480                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        222608411                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      7373570                       # Number of function calls committed.
system.switch_cpus6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntAlu    206495293     83.29%     83.29% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntMult      1016092      0.41%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntDiv            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatAdd            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCmp            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCvt            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatMult            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatDiv            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatSqrt            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAdd            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAddAcc            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAlu            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCmp            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCvt            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMisc            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMult            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMultAcc            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShift            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShiftAcc            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdSqrt            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAdd            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAlu            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCmp            5      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCvt           10      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatDiv            5      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMisc         1506      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMult            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemRead     26452270     10.67%     94.37% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemWrite     13966747      5.63%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::total    247931928                       # Class of committed instruction
system.switch_cpus6.commit.bw_lim_events      2053165                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           482748317                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          587454034                       # The number of ROB writes
system.switch_cpus6.timesIdled                  90765                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2780911                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.quiesceCycles            77681413                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus6.committedInsts          237045443                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            247667845                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.cpi                      0.862666                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                0.862666                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      1.159197                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                1.159197                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       309430862                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      181701084                       # number of integer regfile writes
system.switch_cpus6.fp_regfile_reads            11939                       # number of floating regfile reads
system.switch_cpus6.fp_regfile_writes            3929                       # number of floating regfile writes
system.switch_cpus6.cc_regfile_reads        885978663                       # number of cc regfile reads
system.switch_cpus6.cc_regfile_writes       149889050                       # number of cc regfile writes
system.switch_cpus6.misc_regfile_reads      407280086                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes        756591                       # number of misc regfile writes
system.switch_cpus7.branchPred.lookups       50215362                       # Number of BP lookups
system.switch_cpus7.branchPred.condPredicted     30209162                       # Number of conditional branches predicted
system.switch_cpus7.branchPred.condIncorrect      1700798                       # Number of conditional branches incorrect
system.switch_cpus7.branchPred.BTBLookups     22925295                       # Number of BTB lookups
system.switch_cpus7.branchPred.BTBHits       20332138                       # Number of BTB hits
system.switch_cpus7.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.branchPred.BTBHitPct    88.688665                       # BTB Hit Percentage
system.switch_cpus7.branchPred.usedRAS        9666056                       # Number of times the RAS was used to get a target.
system.switch_cpus7.branchPred.RASInCorrect        71782                       # Number of incorrect RAS predictions.
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits            21067705                       # DTB read hits
system.switch_cpus7.dtb.read_misses              3587                       # DTB read misses
system.switch_cpus7.dtb.write_hits            6915188                       # DTB write hits
system.switch_cpus7.dtb.write_misses             1085                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                 403                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva            6589                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries            1410                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults               25                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults           155                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults               99                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses        21071292                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses        6916273                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                 27982893                       # DTB hits
system.switch_cpus7.dtb.misses                   4672                       # DTB misses
system.switch_cpus7.dtb.accesses             27987565                       # DTB accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb            4                       # Number of times complete TLB was flushed
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.itb.inst_hits            95991182                       # ITB inst hits
system.switch_cpus7.itb.inst_misses              1310                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                 403                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva            6589                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries             808                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults              194                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses        95992492                       # ITB inst accesses
system.switch_cpus7.itb.hits                 95991182                       # DTB hits
system.switch_cpus7.itb.misses                   1310                       # DTB misses
system.switch_cpus7.itb.accesses             95992492                       # DTB accesses
system.switch_cpus7.numCycles               149729990                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.fetch.icacheStallCycles      2087676                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             283363849                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           50215362                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     29998194                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles            145560204                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        3415230                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.TlbCycles             19292                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus7.fetch.MiscStallCycles         3817                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.PendingTrapStallCycles        13049                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.PendingQuiesceStallCycles        53246                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles         3315                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines         95990876                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes         7452                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.ItlbSquashes            266                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    149448214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     1.912244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.020700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         7180499      4.80%      4.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1        63441160     42.45%     47.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2        14139424      9.46%     56.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3        64687131     43.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    149448214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.335373                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               1.892499                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        13111905                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     19374606                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles        102862238                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles     12540679                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       1558785                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved     11248424                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred       149069                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     263958057                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts      7538771                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       1558785                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        23892660                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        5141672                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       741000                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles        104395300                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles     13718796                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     256898576                       # Number of instructions processed by rename
system.switch_cpus7.rename.SquashedInsts      3404768                       # Number of squashed instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents      6355465                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents       2849587                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LQFullEvents          4277                       # Number of times rename has blocked due to LQ full
system.switch_cpus7.rename.SQFullEvents        153859                       # Number of times rename has blocked due to SQ full
system.switch_cpus7.rename.RenamedOperands    335949940                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups   1170140165                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    324076374                       # Number of integer rename lookups
system.switch_cpus7.rename.fp_rename_lookups          329                       # Number of floating rename lookups
system.switch_cpus7.rename.CommittedMaps    283575709                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        52374231                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        28530                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        22800                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts         22089867                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     22571223                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7823763                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads      3628070                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       451523                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         253823997                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        41533                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        226595546                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued      2903172                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     39017120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined    124300460                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         4204                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    149448214                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     1.516214                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     0.877453                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     24134690     16.15%     16.15% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     38261948     25.60%     41.75% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     73326461     49.06%     90.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3     13219791      8.85%     99.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       505317      0.34%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5            7      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    149448214                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu       51778386     92.95%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult            11      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     92.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead       2967118      5.33%     98.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       961616      1.73%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass           22      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    197080413     86.97%     86.97% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1165169      0.51%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          145      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     21362306      9.43%     96.92% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6987491      3.08%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     226595546                       # Type of FU issued
system.switch_cpus7.iq.rate                  1.513361                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt           55707131                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.245844                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    661248146                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    292883758                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    225464967                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads         1463                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes          556                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses          384                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     282301724                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses            931                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads      3666551                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      4239850                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          374                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1678                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores      1112374                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads        11469                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked        11159                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       1558785                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        3747384                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         7254                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    253871051                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     22571223                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7823763                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        22470                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1931                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents         4241                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1678                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       858396                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       792289                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1650685                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    225757754                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     20989739                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       833124                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                 5521                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            27915547                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        39760282                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6925808                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            1.507766                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             225493794                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            225465351                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers        173179614                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        438680780                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              1.505813                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.394774                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitSquashedInsts     36100908                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        37329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1551968                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    144216192                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     1.488760                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.358684                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     28989005     20.10%     20.10% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     56601908     39.25%     59.35% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     39070170     27.09%     86.44% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3     10230257      7.09%     93.53% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4514800      3.13%     96.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1142711      0.79%     97.46% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1508643      1.05%     98.50% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       823968      0.57%     99.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      1334730      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    144216192                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    212814647                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     214703248                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              25042762                       # Number of memory references committed
system.switch_cpus7.commit.loads             18331373                       # Number of loads committed
system.switch_cpus7.commit.membars              15188                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          38078844                       # Number of branches committed
system.switch_cpus7.commit.fp_insts               384                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        194167073                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      7206881                       # Number of function calls committed.
system.switch_cpus7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntAlu    188619675     87.85%     87.85% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntMult      1040666      0.48%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntDiv            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatAdd            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCmp            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCvt            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatMult            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatDiv            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatSqrt            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAdd            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAddAcc            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAlu            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCmp            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCvt            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMisc            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMult            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMultAcc            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShift            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShiftAcc            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdSqrt            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAdd            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAlu            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCmp            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCvt            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatDiv            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMisc          145      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMult            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemRead     18331373      8.54%     96.87% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemWrite      6711389      3.13%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::total    214703248                       # Class of committed instruction
system.switch_cpus7.commit.bw_lim_events      1334730                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           393641422                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          506841031                       # The number of ROB writes
system.switch_cpus7.timesIdled                   5013                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 281776                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.quiesceCycles           132442550                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus7.committedInsts          212810431                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            214699032                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.cpi                      0.703584                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                0.703584                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      1.421295                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                1.421295                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       269695293                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      160746602                       # number of integer regfile writes
system.switch_cpus7.fp_regfile_reads              195                       # number of floating regfile reads
system.switch_cpus7.fp_regfile_writes             384                       # number of floating regfile writes
system.switch_cpus7.cc_regfile_reads        752830151                       # number of cc regfile reads
system.switch_cpus7.cc_regfile_writes       136889878                       # number of cc regfile writes
system.switch_cpus7.misc_regfile_reads      303550253                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         30648                       # number of misc regfile writes
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  1223                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    5110784                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         1301                       # Number of DMA write transactions.
system.l2.prefetcher.prefetcher.num_hwpf_identified     22360473                       # number of hwpf identified
system.l2.prefetcher.prefetcher.num_hwpf_already_in_mshr       999097                       # number of hwpf that were already in mshr
system.l2.prefetcher.prefetcher.num_hwpf_already_in_cache     19781693                       # number of hwpf that were already in the cache
system.l2.prefetcher.prefetcher.num_hwpf_already_in_prefetcher       311498                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.prefetcher.num_hwpf_evicted           31                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit        44897                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.prefetcher.num_hwpf_issued      1223257                       # number of hwpf issued
system.l2.prefetcher.prefetcher.num_hwpf_span_page      1681111                       # number of hwpf spanning a virtual page
system.l2.prefetcher.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.tags.replacements                   1018121                       # number of replacements
system.l2.tags.tagsinuse                 31721.596074                       # Cycle average of tags in use
system.l2.tags.total_refs                     4169056                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1050292                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.969426                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    12359.620083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker    20.663088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker     9.963985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   276.874194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2324.302474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.dtb.walker     5.578611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.itb.walker     1.759692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    90.492626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   476.624133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.dtb.walker     6.308932                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.itb.walker     5.862393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   169.132306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   424.169895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     2.846380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.itb.walker     0.724071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   160.081852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   381.945174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     4.593218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.itb.walker     3.357229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   400.231728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data  1033.969891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker     3.627750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.itb.walker     1.174897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst    76.300268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   159.510354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.dtb.walker     3.164554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.itb.walker     1.095611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   472.402587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data  1382.322097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.dtb.walker     1.634670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.itb.walker     0.823876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst    44.927768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data   114.932874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher 11300.423449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.058887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.024838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.017532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.032187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.019920                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.377186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.000304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.008450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.070932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.dtb.walker     0.000170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.itb.walker     0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.002762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.014545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.dtb.walker     0.000193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.itb.walker     0.000179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.005162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.012945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.itb.walker     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.004885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.011656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.itb.walker     0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.012214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.031554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.itb.walker     0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.002328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.004868                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.dtb.walker     0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.itb.walker     0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.014417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.042185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.dtb.walker     0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.itb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.001371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.003507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.344862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968066                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         11513                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           100                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         20558                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         3627                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         5329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         2506                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6561                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3851                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.351349                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.003052                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.627380                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  43177630                       # Number of tag accesses
system.l2.tags.data_accesses                 43177630                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.dtb.walker        29989                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker        13165                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.inst       278190                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       137758                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.dtb.walker         6246                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.itb.walker         2776                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst        60847                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        27929                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.dtb.walker        22311                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.itb.walker         9945                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       182988                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        67910                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.dtb.walker        17883                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.itb.walker         7160                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst       248686                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       105522                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.dtb.walker        38834                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.itb.walker        10023                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst       424610                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data       163267                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.dtb.walker         7323                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.itb.walker         3921                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst        93633                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        32433                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.dtb.walker        69428                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.itb.walker        14953                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst       827908                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data       301510                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.dtb.walker         3206                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.itb.walker         1440                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst        25919                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        12039                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                   1                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                   2                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 3249755                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           990377                       # number of Writeback hits
system.l2.Writeback_hits::total                990377                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          252                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          153                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          568                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data         1091                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data          838                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data          281                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data          564                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data          113                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3860                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          156                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           45                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           78                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          263                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data           96                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data           93                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data          100                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data           31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                862                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       161169                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        25809                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        64522                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        82027                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data        77569                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data        24253                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data       121379                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data         8436                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                565164                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker        29989                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker        13165                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst       278190                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       298927                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker         6246                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         2776                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        60847                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        53738                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker        22311                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker         9945                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       182988                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       132432                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker        17883                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker         7160                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       248686                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       187549                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.dtb.walker        38834                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.itb.walker        10023                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst       424610                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data       240836                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.dtb.walker         7323                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.itb.walker         3921                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst        93633                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        56686                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.dtb.walker        69428                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.itb.walker        14953                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst       827908                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data       422889                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.dtb.walker         3206                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.itb.walker         1440                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst        25919                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        20475                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3814919                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker        29989                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker        13165                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst       278190                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       298927                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker         6246                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         2776                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        60847                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        53738                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker        22311                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker         9945                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       182988                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       132432                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker        17883                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker         7160                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       248686                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       187549                       # number of overall hits
system.l2.overall_hits::switch_cpus4.dtb.walker        38834                       # number of overall hits
system.l2.overall_hits::switch_cpus4.itb.walker        10023                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst       424610                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data       240836                       # number of overall hits
system.l2.overall_hits::switch_cpus5.dtb.walker         7323                       # number of overall hits
system.l2.overall_hits::switch_cpus5.itb.walker         3921                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst        93633                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        56686                       # number of overall hits
system.l2.overall_hits::switch_cpus6.dtb.walker        69428                       # number of overall hits
system.l2.overall_hits::switch_cpus6.itb.walker        14953                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst       827908                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data       422889                       # number of overall hits
system.l2.overall_hits::switch_cpus7.dtb.walker         3206                       # number of overall hits
system.l2.overall_hits::switch_cpus7.itb.walker         1440                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst        25919                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        20475                       # number of overall hits
system.l2.overall_hits::cpu0.data                   1                       # number of overall hits
system.l2.overall_hits::cpu2.inst                   2                       # number of overall hits
system.l2.overall_hits::total                 3814919                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker          694                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker          261                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.inst        11845                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        80617                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.dtb.walker          141                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.itb.walker           62                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         3622                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13843                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.dtb.walker          460                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.itb.walker          318                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         9596                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        18740                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.dtb.walker          179                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.itb.walker          161                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         8500                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        18522                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.dtb.walker          302                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.itb.walker          178                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst        15176                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        30178                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.dtb.walker          122                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.itb.walker           58                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst         3741                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         5422                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.dtb.walker          265                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.itb.walker          129                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst        24424                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        52345                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.dtb.walker           83                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.itb.walker           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst         1971                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         3992                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst                 5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                305992                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         1418                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          718                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         1690                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         5077                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data         6173                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data         2941                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data         7513                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data          507                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              26037                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          269                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           72                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           66                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          206                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data          188                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data           48                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data          153                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data           33                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1035                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        13529                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         2264                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         5878                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         7305                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         6268                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data         2101                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         7403                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data          672                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu0.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               45425                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker          694                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          261                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst        11845                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        94146                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker          141                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker           62                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         3622                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        16107                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker          460                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker          318                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         9596                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        24618                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker          179                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          161                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         8500                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        25827                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.dtb.walker          302                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.itb.walker          178                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst        15176                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        36446                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.dtb.walker          122                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.itb.walker           58                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst         3741                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         7523                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.dtb.walker          265                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.itb.walker          129                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst        24424                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        59748                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.dtb.walker           83                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.itb.walker           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst         1971                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         4664                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::total                 351417                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker          694                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          261                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst        11845                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        94146                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker          141                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker           62                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         3622                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        16107                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker          460                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker          318                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         9596                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        24618                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker          179                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          161                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         8500                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        25827                       # number of overall misses
system.l2.overall_misses::switch_cpus4.dtb.walker          302                       # number of overall misses
system.l2.overall_misses::switch_cpus4.itb.walker          178                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst        15176                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        36446                       # number of overall misses
system.l2.overall_misses::switch_cpus5.dtb.walker          122                       # number of overall misses
system.l2.overall_misses::switch_cpus5.itb.walker           58                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst         3741                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         7523                       # number of overall misses
system.l2.overall_misses::switch_cpus6.dtb.walker          265                       # number of overall misses
system.l2.overall_misses::switch_cpus6.itb.walker          129                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst        24424                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        59748                       # number of overall misses
system.l2.overall_misses::switch_cpus7.dtb.walker           83                       # number of overall misses
system.l2.overall_misses::switch_cpus7.itb.walker           32                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst         1971                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         4664                       # number of overall misses
system.l2.overall_misses::cpu0.inst                 5                       # number of overall misses
system.l2.overall_misses::cpu0.data                 3                       # number of overall misses
system.l2.overall_misses::cpu2.data                 4                       # number of overall misses
system.l2.overall_misses::cpu3.inst                 2                       # number of overall misses
system.l2.overall_misses::cpu3.data                 4                       # number of overall misses
system.l2.overall_misses::total                351417                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.dtb.walker     62638241                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.itb.walker     24975496                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.inst   1041259367                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   6794372081                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.dtb.walker     14438499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.itb.walker      6028999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    336894675                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1167023447                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.dtb.walker     39791497                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.itb.walker     28691246                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    814457126                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1688763384                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.dtb.walker     17012747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.itb.walker     13602249                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    726578850                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1659465084                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.dtb.walker     28777998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.itb.walker     16381999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst   1244988116                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2498725649                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.dtb.walker     10942749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.itb.walker      4489500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst    335755687                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    506115200                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.dtb.walker     22105747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.itb.walker     10659499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst   1925828604                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   4190894154                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.dtb.walker      7649499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.itb.walker      3173000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst    189877953                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    381872223                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     25814230565                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      2465407                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      1864453                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      3953798                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data     10712942                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus4.data     11577958                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus5.data      4312311                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus6.data      6514165                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus7.data      1797940                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     43198974                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      2096647                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       519489                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       537976                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      1138445                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus4.data      1744931                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus5.data       450483                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus6.data      1274431                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus7.data       402489                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      8164891                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   1189547857                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    202074424                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    442477631                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    507437981                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data    378673769                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data    177301730                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data    430726967                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data     59534449                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3387774808                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker     62638241                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     24975496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst   1041259367                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   7983919938                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker     14438499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker      6028999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    336894675                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1369097871                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker     39791497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker     28691246                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    814457126                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2131241015                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker     17012747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker     13602249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    726578850                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2166903065                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.dtb.walker     28777998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.itb.walker     16381999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst   1244988116                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2877399418                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.dtb.walker     10942749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.itb.walker      4489500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst    335755687                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    683416930                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.dtb.walker     22105747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.itb.walker     10659499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst   1925828604                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   4621621121                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.dtb.walker      7649499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.itb.walker      3173000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst    189877953                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    441406672                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29202005373                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker     62638241                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     24975496                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst   1041259367                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   7983919938                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker     14438499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker      6028999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    336894675                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1369097871                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker     39791497                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker     28691246                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    814457126                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2131241015                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker     17012747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker     13602249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    726578850                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2166903065                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.dtb.walker     28777998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.itb.walker     16381999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst   1244988116                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2877399418                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.dtb.walker     10942749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.itb.walker      4489500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst    335755687                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    683416930                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.dtb.walker     22105747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.itb.walker     10659499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst   1925828604                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   4621621121                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.dtb.walker      7649499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.itb.walker      3173000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst    189877953                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    441406672                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29202005373                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker        30683                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker        13426                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.inst       290035                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data       218375                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.dtb.walker         6387                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.itb.walker         2838                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst        64469                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        41772                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.dtb.walker        22771                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.itb.walker        10263                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       192584                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        86650                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.dtb.walker        18062                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.itb.walker         7321                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       257186                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data       124044                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.dtb.walker        39136                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.itb.walker        10201                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst       439786                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data       193445                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.dtb.walker         7445                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.itb.walker         3979                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst        97374                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        37855                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.dtb.walker        69693                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.itb.walker        15082                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst       852332                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data       353855                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.dtb.walker         3289                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.itb.walker         1472                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst        27890                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        16031                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst               5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data               3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3555747                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       990377                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            990377                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         1670                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          871                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         2258                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         6168                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data         7011                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data         3222                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data         8077                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data          620                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            29897                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          425                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          117                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          144                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          469                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data          284                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data          253                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1897                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       174698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        28073                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        70400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        89332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data        83837                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data        26354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data       128782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data         9108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            610589                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker        30683                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker        13426                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst       290035                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       393073                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker         6387                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         2838                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        64469                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        69845                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker        22771                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker        10263                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       192584                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       157050                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker        18062                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker         7321                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       257186                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       213376                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.dtb.walker        39136                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.itb.walker        10201                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst       439786                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data       277282                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.dtb.walker         7445                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.itb.walker         3979                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst        97374                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        64209                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.dtb.walker        69693                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.itb.walker        15082                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst       852332                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data       482637                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.dtb.walker         3289                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.itb.walker         1472                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst        27890                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        25139                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4166336                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker        30683                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker        13426                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       290035                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       393073                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker         6387                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         2838                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        64469                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        69845                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker        22771                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker        10263                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       192584                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       157050                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker        18062                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker         7321                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       257186                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       213376                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.dtb.walker        39136                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.itb.walker        10201                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst       439786                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data       277282                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.dtb.walker         7445                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.itb.walker         3979                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst        97374                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        64209                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.dtb.walker        69693                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.itb.walker        15082                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst       852332                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data       482637                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.dtb.walker         3289                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.itb.walker         1472                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst        27890                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        25139                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4166336                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.022618                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.019440                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.040840                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.369168                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.022076                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.itb.walker     0.021846                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.056182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.331394                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.020201                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.itb.walker     0.030985                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.049828                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.216272                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.009910                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.itb.walker     0.021992                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.033050                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.149318                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.dtb.walker     0.007717                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.itb.walker     0.017449                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.034508                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.156003                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.dtb.walker     0.016387                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.itb.walker     0.014577                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.038419                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.143231                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.dtb.walker     0.003802                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.itb.walker     0.008553                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.028656                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.147928                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.dtb.walker     0.025236                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.itb.walker     0.021739                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.070670                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.249018                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.666667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.086056                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.849102                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.824340                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.748450                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.823119                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.880474                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.912787                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.930172                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.817742                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.870890                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.632941                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.615385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.458333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.439232                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.661972                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.340426                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.604743                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.515625                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.545598                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.077442                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.080647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.083494                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.081774                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.074764                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.079722                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.057485                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.073781                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.074395                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.022618                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.019440                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.040840                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.239513                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.022076                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.021846                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.056182                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.230611                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.020201                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.030985                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.049828                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.156753                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.009910                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.021992                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.033050                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.121040                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.dtb.walker     0.007717                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.itb.walker     0.017449                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.034508                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.131440                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.dtb.walker     0.016387                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.itb.walker     0.014577                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.038419                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.117164                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.dtb.walker     0.003802                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.itb.walker     0.008553                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.028656                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.123795                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.dtb.walker     0.025236                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.itb.walker     0.021739                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.070670                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.185528                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.750000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.084347                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.022618                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.019440                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.040840                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.239513                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.022076                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.021846                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.056182                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.230611                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.020201                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.030985                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.049828                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.156753                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.009910                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.021992                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.033050                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.121040                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.dtb.walker     0.007717                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.itb.walker     0.017449                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.034508                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.131440                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.dtb.walker     0.016387                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.itb.walker     0.014577                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.038419                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.117164                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.dtb.walker     0.003802                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.itb.walker     0.008553                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.028656                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.123795                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.dtb.walker     0.025236                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.itb.walker     0.021739                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.070670                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.185528                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.750000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.084347                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 90256.831412                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 95691.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 87907.080371                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 84279.644256                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 102400.702128                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 97241.919355                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 93013.438708                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 84304.229358                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 86503.254348                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 90224.044025                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 84874.648395                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 90115.442049                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 95043.279330                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 84486.018634                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 85479.864706                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 89594.270813                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.dtb.walker 95291.384106                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.itb.walker 92033.702247                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 82036.644439                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 82799.577474                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.dtb.walker 89694.663934                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.itb.walker 77405.172414                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 89750.250468                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 93344.743637                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.dtb.walker 83417.913208                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.itb.walker 82631.775194                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 78849.844579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 80062.931588                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.dtb.walker 92162.638554                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.itb.walker 99156.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 96335.846271                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 95659.374499                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84362.436158                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1738.650917                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  2596.731198                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  2339.525444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  2110.092968                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus4.data  1875.580431                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus5.data  1466.273716                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus6.data   867.052442                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus7.data  3546.232742                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1659.137919                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  7794.226766                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  7215.125000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  8151.151515                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  5526.432039                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus4.data  9281.547872                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus5.data  9385.062500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus6.data  8329.614379                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus7.data 12196.636364                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7888.783575                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 87925.778476                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 89255.487633                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 75276.902178                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 69464.473785                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 60413.811264                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 84389.209900                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 58182.759287                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 88592.930060                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74579.522466                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 90256.831412                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 95691.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 87907.080371                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 84803.602256                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 102400.702128                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 97241.919355                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 93013.438708                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 85000.178245                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 86503.254348                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 90224.044025                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 84874.648395                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 86572.467910                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 95043.279330                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 84486.018634                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 85479.864706                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 83900.687846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.dtb.walker 95291.384106                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.itb.walker 92033.702247                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 82036.644439                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 78949.663008                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.dtb.walker 89694.663934                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.itb.walker 77405.172414                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 89750.250468                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 90843.670078                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.dtb.walker 83417.913208                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.itb.walker 82631.775194                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 78849.844579                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 77351.896649                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.dtb.walker 92162.638554                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.itb.walker 99156.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 96335.846271                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 94641.224700                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83097.873390                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 90256.831412                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 95691.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 87907.080371                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 84803.602256                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 102400.702128                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 97241.919355                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 93013.438708                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 85000.178245                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 86503.254348                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 90224.044025                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 84874.648395                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 86572.467910                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 95043.279330                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 84486.018634                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 85479.864706                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 83900.687846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.dtb.walker 95291.384106                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.itb.walker 92033.702247                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 82036.644439                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 78949.663008                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.dtb.walker 89694.663934                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.itb.walker 77405.172414                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 89750.250468                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 90843.670078                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.dtb.walker 83417.913208                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.itb.walker 82631.775194                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 78849.844579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 77351.896649                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.dtb.walker 92162.638554                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.itb.walker 99156.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 96335.846271                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 94641.224700                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83097.873390                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             356404                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1769                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     15623                       # number of cycles access was blocked
system.l2.blocked::no_targets                      17                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.812776                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   104.058824                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               374262                       # number of writebacks
system.l2.writebacks::total                    374262                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.dtb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.itb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.inst         2775                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data          218                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.dtb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.itb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          786                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data          153                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.dtb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.itb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst         2350                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data          354                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.dtb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst         1775                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data          289                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.dtb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.itb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.inst         3959                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.data          608                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.dtb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.itb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.inst          868                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.data          155                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.dtb.walker            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.itb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.inst         6337                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.data         1232                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.dtb.walker           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.itb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.inst          488                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.data          119                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              22530                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data         4905                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data          581                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data         1157                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data         1191                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus4.data          839                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus5.data          277                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus6.data         1228                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus7.data           87                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            10265                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.itb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         2775                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         5123                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          786                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data          734                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.itb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst         2350                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         1511                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         1775                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         1480                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.itb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.inst         3959                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.data         1447                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.dtb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.itb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.inst          868                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.data          432                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.dtb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.itb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.inst         6337                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.data         2460                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.dtb.walker           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.inst          488                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.data          206                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               32795                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.itb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         2775                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         5123                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          786                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data          734                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.itb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst         2350                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         1511                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         1775                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         1480                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.itb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.inst         3959                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.data         1447                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.dtb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.itb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.inst          868                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.data          432                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.dtb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.itb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.inst         6337                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.data         2460                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.dtb.walker           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.inst          488                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.data          206                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              32795                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.dtb.walker          689                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.itb.walker          258                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         9070                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        80399                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.dtb.walker          136                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.itb.walker           60                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         2836                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13690                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.dtb.walker          456                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.itb.walker          314                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         7246                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        18386                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.dtb.walker          177                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.itb.walker          160                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         6725                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        18233                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.dtb.walker          297                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.itb.walker          174                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst        11217                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        29570                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.dtb.walker          118                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.itb.walker           55                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst         2873                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         5267                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.dtb.walker          258                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.itb.walker          126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst        18087                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        51113                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.dtb.walker           73                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.itb.walker           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst         1483                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         3873                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           283449                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher      1223253                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1223253                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         1418                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          718                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         1690                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         5077                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus4.data         6173                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus5.data         2941                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus6.data         7513                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus7.data          507                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         26037                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          269                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           72                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           66                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          206                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus4.data          188                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus5.data           48                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus6.data          153                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus7.data           33                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1035                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         8624                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         1683                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         4721                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         6114                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data         5429                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data         1824                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data         6175                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data          585                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35155                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker          689                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         9070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        89023                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker          136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker           60                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         2836                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker          456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker          314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         7246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        23107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker          177                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         6725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        24347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.dtb.walker          297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.itb.walker          174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst        11217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        34999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.dtb.walker          118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.itb.walker           55                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst         2873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         7091                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.dtb.walker          258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.itb.walker          126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst        18087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        57288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.dtb.walker           73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.itb.walker           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst         1483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         4458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            318604                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker          689                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         9070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        89023                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker          136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker           60                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         2836                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker          456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker          314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         7246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        23107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker          177                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         6725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        24347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.dtb.walker          297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.itb.walker          174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst        11217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        34999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.dtb.walker          118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.itb.walker           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst         2873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         7091                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.dtb.walker          258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.itb.walker          126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst        18087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        57288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.dtb.walker           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.itb.walker           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst         1483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         4458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher      1223253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1541857                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker     56404241                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     22385746                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    786952957                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   6109978190                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker     12878499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker      5363999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    256685467                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1041151481                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker     35613999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker     25759500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    588406227                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1508528413                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker     15413997                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker     12185249                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    546178221                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1483960899                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.dtb.walker     25842498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.itb.walker     14372499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst    888832980                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   2209044191                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.dtb.walker      9767999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.itb.walker      3789500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst    247168990                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    447879220                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.dtb.walker     19432999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.itb.walker      9509999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst   1370549264                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   3683873955                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.dtb.walker      6470749                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.itb.walker      2760500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst    136844990                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    339608485                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  21923595903                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher  60943816089                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  60943816089                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     11773484                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      7412554                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     13014487                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     37350869                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus4.data     51346158                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus5.data     24196601                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus6.data     51081596                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus7.data      5407895                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    201583644                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      2252479                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       982547                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       577557                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      1966167                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus4.data      1781652                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus5.data       593534                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus6.data      1137638                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus7.data       511020                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      9802594                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    626986759                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    126978787                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    272658064                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    345484662                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data    256957654                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data    140960980                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data    279459485                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data     46336289                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2095822680                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker     56404241                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     22385746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    786952957                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   6736964949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker     12878499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker      5363999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    256685467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1168130268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker     35613999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker     25759500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    588406227                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1781186477                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker     15413997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker     12185249                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    546178221                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1829445561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.dtb.walker     25842498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.itb.walker     14372499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst    888832980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   2466001845                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.dtb.walker      9767999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.itb.walker      3789500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst    247168990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    588840200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.dtb.walker     19432999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.itb.walker      9509999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst   1370549264                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   3963333440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.dtb.walker      6470749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.itb.walker      2760500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst    136844990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    385944774                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24019418583                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker     56404241                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     22385746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    786952957                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   6736964949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker     12878499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker      5363999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    256685467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1168130268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker     35613999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker     25759500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    588406227                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1781186477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker     15413997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker     12185249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    546178221                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1829445561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.dtb.walker     25842498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.itb.walker     14372499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst    888832980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   2466001845                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.dtb.walker      9767999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.itb.walker      3789500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst    247168990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    588840200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.dtb.walker     19432999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.itb.walker      9509999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst   1370549264                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   3963333440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.dtb.walker      6470749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.itb.walker      2760500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst    136844990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    385944774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher  60943816089                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  84963234672                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    259728254                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     18904005                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      7164004                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      6140504                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus4.data     10422005                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus5.data      3880502                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus6.data      3740249                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus7.data      1829503                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    311809026                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    289563499                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     32635503                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      7483003                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      5447499                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus4.data     12859002                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus5.data      3326505                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus6.data      3666503                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus7.data      1375497                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    356357011                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    549291753                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     51539508                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     14647007                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     11588003                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus4.data     23281007                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus5.data      7207007                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus6.data      7406752                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus7.data      3205000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    668166037                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.022455                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.019216                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.031272                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.368169                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.021293                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.021142                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.043990                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.327731                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.020025                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.030595                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.037625                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.212187                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.009800                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.021855                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.026148                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.146988                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.dtb.walker     0.007589                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.itb.walker     0.017057                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.025506                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.152860                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.dtb.walker     0.015850                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.itb.walker     0.013823                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.029505                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.139136                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.dtb.walker     0.003702                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.itb.walker     0.008354                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.021221                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.144446                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.dtb.walker     0.022195                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.itb.walker     0.020380                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.053173                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.241594                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.079716                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.849102                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.824340                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.748450                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.823119                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus4.data     0.880474                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus5.data     0.912787                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus6.data     0.930172                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus7.data     0.817742                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.870890                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.632941                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.615385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.458333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.439232                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus4.data     0.661972                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus5.data     0.340426                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus6.data     0.604743                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus7.data     0.515625                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.545598                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.049365                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.059951                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.067060                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.068441                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.064757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.069212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.047949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.064229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.057576                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.022455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.019216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.031272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.226480                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.021293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.021142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.043990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.220102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.020025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.030595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.037625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.147131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.009800                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.021855                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.026148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.114104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.dtb.walker     0.007589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.itb.walker     0.017057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.025506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.126222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.dtb.walker     0.015850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.itb.walker     0.013823                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.029505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.110436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.dtb.walker     0.003702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.itb.walker     0.008354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.021221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.118698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.dtb.walker     0.022195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.itb.walker     0.020380                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.053173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.177334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.076471                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.022455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.019216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.031272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.226480                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.021293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.021142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.043990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.220102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.020025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.030595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.037625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.147131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.009800                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.021855                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.026148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.114104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.dtb.walker     0.007589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.itb.walker     0.017057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.025506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.126222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.dtb.walker     0.015850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.itb.walker     0.013823                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.029505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.110436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.dtb.walker     0.003702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.itb.walker     0.008354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.021221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.118698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.dtb.walker     0.022195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.itb.walker     0.020380                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.053173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.177334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.370075                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 81863.920174                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 86766.457364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86764.383352                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 75995.698827                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 94694.845588                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 89399.983333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90509.685120                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 76051.970855                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 78100.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 82036.624204                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 81204.281949                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 82047.667410                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 87084.728814                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 76157.806250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 81216.092342                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 81388.740142                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.dtb.walker 87011.777778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.itb.walker 82600.568966                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 79239.812784                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 74705.586439                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.dtb.walker 82779.652542                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.itb.walker        68900                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 86031.670727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 85034.976267                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.dtb.walker 75321.701550                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.itb.walker 75476.182540                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 75775.378117                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 72073.131199                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.dtb.walker 88640.397260                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.itb.walker 92016.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92275.785570                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 87686.156726                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 77345.822010                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 49821.104946                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 49821.104946                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  8302.880113                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 10323.891365                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  7700.879882                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  7356.877881                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus4.data  8317.861332                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus5.data  8227.337980                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus6.data  6799.094370                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus7.data 10666.459566                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total  7742.199332                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  8373.527881                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 13646.486111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  8750.863636                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  9544.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus4.data  9476.872340                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus5.data 12365.291667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus6.data  7435.542484                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus7.data 15485.454545                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total  9471.105314                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 72702.546266                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 75447.882947                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 57754.302902                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 56507.141315                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 47330.568060                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 77281.239035                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 45256.596761                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 79207.331624                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59616.631489                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 81863.920174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 86766.457364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 86764.383352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 75676.678488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 94694.845588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 89399.983333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90509.685120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 75985.836727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 78100.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 82036.624204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 81204.281949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 77084.280824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 87084.728814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 76157.806250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 81216.092342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 75140.492093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.dtb.walker 87011.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.itb.walker 82600.568966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 79239.812784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 70459.208692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.dtb.walker 82779.652542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.itb.walker        68900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 86031.670727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 83040.502045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.dtb.walker 75321.701550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.itb.walker 75476.182540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 75775.378117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 69182.611367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.dtb.walker 88640.397260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.itb.walker 92016.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92275.785570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 86573.524899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75389.570071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 81863.920174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 86766.457364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 86764.383352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 75676.678488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 94694.845588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 89399.983333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90509.685120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 75985.836727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 78100.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 82036.624204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 81204.281949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 77084.280824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 87084.728814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 76157.806250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 81216.092342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 75140.492093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.dtb.walker 87011.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.itb.walker 82600.568966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 79239.812784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 70459.208692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.dtb.walker 82779.652542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.itb.walker        68900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 86031.670727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 83040.502045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.dtb.walker 75321.701550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.itb.walker 75476.182540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 75775.378117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 69182.611367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.dtb.walker 88640.397260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.itb.walker 92016.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92275.785570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 86573.524899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 49821.104946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55104.484185                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                 2584                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2584                       # Transaction distribution
system.iobus.trans_dist::WriteReq               81510                       # Transaction distribution
system.iobus.trans_dist::WriteResp              82079                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq          569                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          812                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         7592                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8404                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       160922                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       160922                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  169326                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          812                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         4234                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5046                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      5115624                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      5115624                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  5120670                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               731000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5694000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           720892285                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6181000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy            81089059                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           3                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          6                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                      62                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       3                       # DTB read accesses
system.cpu0.dtb.write_accesses                      6                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                9                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            9                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                          11                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                      35                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                      11                       # ITB inst accesses
system.cpu0.itb.hits                               11                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                           11                       # DTB accesses
system.cpu0.numCycles                              20                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          3                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                          20                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu0.num_mem_refs                            9                       # number of memory refs
system.cpu0.num_load_insts                          3                       # Number of load instructions
system.cpu0.num_store_insts                         6                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        20                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       11     55.00%     55.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       3     15.00%     70.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      6     30.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     137                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements           289533                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.832511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          160124721                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           290045                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           552.068545                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3235908533500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.828933                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.003578                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999666                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000007                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999673                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          500                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        321136931                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       321136931                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    160124715                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu0.inst            6                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      160124721                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    160124715                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu0.inst            6                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       160124721                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    160124715                       # number of overall hits
system.cpu0.icache.overall_hits::cpu0.inst            6                       # number of overall hits
system.cpu0.icache.overall_hits::total      160124721                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       298715                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu0.inst            5                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       298720                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       298715                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu0.inst            5                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        298720                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       298715                       # number of overall misses
system.cpu0.icache.overall_misses::cpu0.inst            5                       # number of overall misses
system.cpu0.icache.overall_misses::total       298720                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   3492122364                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3492122364                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   3492122364                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3492122364                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   3492122364                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3492122364                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    160423430                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu0.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    160423441                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    160423430                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu0.inst           11                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    160423441                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    160423430                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst           11                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    160423441                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001862                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.454545                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001862                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001862                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.454545                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001862                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001862                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.454545                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001862                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 11690.482112                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 11690.286435                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 11690.482112                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 11690.286435                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 11690.482112                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 11690.286435                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       305922                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs            24688                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    12.391526                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         8671                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8671                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         8671                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8671                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         8671                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8671                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       290044                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       290044                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       290044                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       290044                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       290044                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       290044                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   2892858419                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2892858419                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   2892858419                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2892858419                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   2892858419                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2892858419                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.001808                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001808                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.001808                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001808                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.001808                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001808                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst  9973.860583                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  9973.860583                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst  9973.860583                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  9973.860583                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst  9973.860583                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  9973.860583                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           393938                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1012.116303                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          105703310                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           394875                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           267.688028                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3237784616250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1012.113413                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.002890                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.988392                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000003                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988395                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          937                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          907                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.915039                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        215210974                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       215210974                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     60783637                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       60783637                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     44557102                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data            5                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      44557107                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data       185265                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       185265                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        86233                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        86233                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        86072                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        86072                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    105340739                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu0.data            5                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       105340744                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    105526004                       # number of overall hits
system.cpu0.dcache.overall_hits::cpu0.data            5                       # number of overall hits
system.cpu0.dcache.overall_hits::total      105526009                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       447134                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       447137                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1112779                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1112780                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data       143505                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       143505                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         2285                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2285                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1870                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1870                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      1559913                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1559917                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      1703418                       # number of overall misses
system.cpu0.dcache.overall_misses::cpu0.data            4                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1703422                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  15298278040                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15298278040                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  16264286923                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  16264286923                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     51039500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     51039500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     13039230                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     13039230                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  31562564963                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  31562564963                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  31562564963                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  31562564963                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     61230771                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu0.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     61230774                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     45669881                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     45669887                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data       328770                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       328770                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        88518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        88518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        87942                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        87942                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    106900652                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu0.data            9                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    106900661                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    107229422                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data            9                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    107229431                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007302                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007302                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.024366                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.166667                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.024366                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.436491                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.436491                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.025814                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.025814                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.021264                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.021264                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.014592                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.444444                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.014592                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.015886                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.444444                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.015886                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34214.079090                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34213.849536                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 14615.918276                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 14615.905141                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 22336.761488                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 22336.761488                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  6972.850267                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6972.850267                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 20233.541847                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20233.489963                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 18528.960574                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 18528.917064                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           32                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      5497501                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets         133960                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    41.038377                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       253064                       # number of writebacks
system.cpu0.dcache.writebacks::total           253064                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       294735                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       294735                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       933960                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       933960                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         1725                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1725                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data      1228695                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1228695                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data      1228695                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1228695                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data       152399                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       152399                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       178819                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       178819                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data        70793                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        70793                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          560                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          560                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         1870                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1870                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data       331218                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       331218                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data       402011                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       402011                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2080940279                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2080940279                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   2401130290                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2401130290                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data   5778845030                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   5778845030                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     12209253                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     12209253                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      9298770                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9298770                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4482070569                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4482070569                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10260915599                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10260915599                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    279714495                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    279714495                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    307506002                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    307506002                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    587220497                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    587220497                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002489                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002489                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.003915                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.003915                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.215327                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.215327                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.006326                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006326                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.021264                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.021264                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003098                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003098                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003749                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003749                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13654.553370                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13654.553370                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 13427.713442                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 13427.713442                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 81630.175724                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 81630.175724                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 21802.237500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21802.237500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  4972.604278                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4972.604278                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13532.086327                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13532.086327                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25523.967252                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25523.967252                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     450                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            63957                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.352301                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           96495254                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            64469                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1496.769827                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     3237274443500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.352301                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.998735                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998735                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          237                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          267                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        193188788                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       193188788                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     96495254                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       96495254                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     96495254                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        96495254                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     96495254                       # number of overall hits
system.cpu1.icache.overall_hits::total       96495254                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        66902                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        66902                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        66902                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         66902                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        66902                       # number of overall misses
system.cpu1.icache.overall_misses::total        66902                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    912375230                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    912375230                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    912375230                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    912375230                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    912375230                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    912375230                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     96562156                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     96562156                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     96562156                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     96562156                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     96562156                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     96562156                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000693                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000693                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000693                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000693                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000693                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000693                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 13637.488117                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13637.488117                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 13637.488117                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13637.488117                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 13637.488117                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13637.488117                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       100663                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           29                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             6426                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    15.664955                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           29                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         2426                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2426                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         2426                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2426                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         2426                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2426                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst        64476                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        64476                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst        64476                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        64476                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst        64476                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        64476                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    758856449                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    758856449                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    758856449                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    758856449                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    758856449                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    758856449                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000668                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000668                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000668                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000668                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000668                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000668                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 11769.595648                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11769.595648                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 11769.595648                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 11769.595648                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 11769.595648                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 11769.595648                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            70549                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          907.467480                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           31400081                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            71401                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           439.770886                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3347888433500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   907.467480                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.886199                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.886199                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          852                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          708                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         64720658                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        64720658                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     21013092                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21013092                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     10987140                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      10987140                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data        21840                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        21840                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16678                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16678                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16028                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16028                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     32000232                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32000232                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     32022072                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32022072                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        87440                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        87440                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       156260                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       156260                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        22122                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        22122                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          823                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          823                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1151                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1151                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       243700                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        243700                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       265822                       # number of overall misses
system.cpu1.dcache.overall_misses::total       265822                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2779579752                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2779579752                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2349235096                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2349235096                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     15167748                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     15167748                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      6612547                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6612547                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5128814848                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5128814848                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5128814848                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5128814848                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     21100532                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21100532                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     11143400                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     11143400                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data        43962                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        43962                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17179                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17179                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     32243932                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     32243932                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     32287894                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     32287894                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.004144                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004144                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.014023                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.014023                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.503207                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.503207                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.047026                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.047026                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.067000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.067000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007558                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007558                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008233                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008233                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31788.423513                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31788.423513                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 15034.142429                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15034.142429                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 18429.827461                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18429.827461                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5745.045178                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5745.045178                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 21045.608732                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 21045.608732                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 19294.169963                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19294.169963                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       818663                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          18739                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    43.687657                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        43708                       # number of writebacks
system.cpu1.dcache.writebacks::total            43708                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52306                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52306                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       125481                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       125481                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          470                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          470                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       177787                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       177787                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       177787                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       177787                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        35134                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        35134                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data        30779                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        30779                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        11356                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        11356                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          353                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          353                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         1151                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1151                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65913                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65913                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        77269                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        77269                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    521504985                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    521504985                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    410302766                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    410302766                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data    871976496                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    871976496                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      5018253                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      5018253                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      4309453                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4309453                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    931807751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    931807751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1803784247                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1803784247                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     21210495                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     21210495                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     35153497                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     35153497                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     56363992                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     56363992                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.001665                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001665                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.002762                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.002762                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.258314                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.258314                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.020170                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.020170                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.067000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.067000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002044                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002044                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002393                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002393                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14843.313742                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14843.313742                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 13330.607427                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 13330.607427                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 76785.531525                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 76785.531525                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 14216.014164                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14216.014164                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  3744.094700                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3744.094700                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14136.934307                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14136.934307                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23344.216270                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23344.216270                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           6                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                         12                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                      24                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       6                       # DTB read accesses
system.cpu2.dtb.write_accesses                     12                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                               18                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                           18                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                           6                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       9                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       6                       # ITB inst accesses
system.cpu2.itb.hits                                6                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            6                       # DTB accesses
system.cpu2.numCycles                              24                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          6                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                          24                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                 54                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                18                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads                  72                       # number of times the CC registers were read
system.cpu2.num_mem_refs                           18                       # number of memory refs
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_store_insts                        12                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                        24                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        6     25.00%     25.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       6     25.00%     50.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                     12     50.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     490                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements           192075                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.462706                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           94052910                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           192586                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           488.368365                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3236643118500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.462437                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.000270                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.998950                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.998951                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          504                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        188697857                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       188697857                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     94052906                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::cpu2.inst            4                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       94052910                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     94052906                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::cpu2.inst            4                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        94052910                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     94052906                       # number of overall hits
system.cpu2.icache.overall_hits::cpu2.inst            4                       # number of overall hits
system.cpu2.icache.overall_hits::total       94052910                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       199714                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       199716                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       199714                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        199716                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       199714                       # number of overall misses
system.cpu2.icache.overall_misses::cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::total       199716                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   2460340384                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2460340384                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   2460340384                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2460340384                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   2460340384                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2460340384                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     94252620                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::cpu2.inst            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     94252626                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     94252620                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::cpu2.inst            6                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     94252626                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     94252620                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst            6                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     94252626                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.002119                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.333333                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002119                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.002119                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.333333                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002119                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.002119                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.333333                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002119                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 12319.318546                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 12319.195177                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 12319.318546                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 12319.195177                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 12319.318546                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 12319.195177                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       241963                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          224                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs            19405                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    12.469106                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          224                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         7111                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7111                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         7111                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7111                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         7111                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7111                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       192603                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       192603                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       192603                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       192603                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       192603                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       192603                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   2035855918                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2035855918                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   2035855918                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2035855918                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   2035855918                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2035855918                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.002043                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002043                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.002043                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002043                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.002043                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002043                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 10570.219145                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 10570.219145                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 10570.219145                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 10570.219145                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 10570.219145                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 10570.219145                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           152950                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          933.106247                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           28492713                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           153875                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           185.167916                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3262105451500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   933.088058                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.018189                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.911219                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000018                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.911237                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          925                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          858                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.903320                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         58487070                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        58487070                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     19373468                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::cpu2.data            4                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       19373472                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8991731                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data           10                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8991741                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data        41346                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        41346                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        36281                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        36281                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        37452                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        37452                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     28365199                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::cpu2.data           14                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        28365213                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     28406545                       # number of overall hits
system.cpu2.dcache.overall_hits::cpu2.data           14                       # number of overall hits
system.cpu2.dcache.overall_hits::total       28406559                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       120993                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       120995                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       506926                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       506928                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data        41479                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        41479                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         5512                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         5512                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         3435                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3435                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       627919                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        627923                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       669398                       # number of overall misses
system.cpu2.dcache.overall_misses::cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::total       669402                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3632587004                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3632587004                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   6320782765                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   6320782765                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     91239249                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     91239249                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     15418055                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     15418055                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data         4500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         4500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9953369769                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9953369769                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9953369769                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9953369769                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     19494461                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     19494467                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      9498657                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data           12                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      9498669                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data        82825                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        82825                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        41793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        41793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        40887                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        40887                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     28993118                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::cpu2.data           18                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     28993136                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     29075943                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data           18                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     29075961                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006207                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.333333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006207                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.053368                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.166667                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.053368                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.500803                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500803                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.131888                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.131888                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.084012                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.084012                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021658                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.222222                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021658                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.023022                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.222222                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.023023                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 30023.117073                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30022.620803                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 12468.847061                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 12468.797867                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 16552.839078                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 16552.839078                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  4488.516739                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4488.516739                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 15851.359441                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 15851.258465                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 14869.135804                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 14869.046954                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           42                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1330358                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          63437                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    20.971326                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       102966                       # number of writebacks
system.cpu2.dcache.writebacks::total           102966                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        59347                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        59347                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       429131                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       429131                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         4284                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         4284                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       488478                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       488478                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       488478                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       488478                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        61646                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        61646                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        77795                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        77795                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        34966                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        34966                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1228                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1228                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         3435                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         3435                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       139441                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       139441                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       174407                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       174407                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1196955217                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1196955217                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    961471167                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    961471167                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data   1019190823                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1019190823                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     27378751                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     27378751                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      8547945                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      8547945                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data         2500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         2500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2158426384                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2158426384                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3177617207                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3177617207                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     10020495                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     10020495                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      9554996                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      9554996                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     19575491                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     19575491                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.008190                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.008190                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.422167                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.422167                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.029383                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.029383                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.084012                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.084012                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004809                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004809                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005998                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005998                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19416.591782                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19416.591782                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 12359.035504                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 12359.035504                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 29148.053052                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 29148.053052                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 22295.399837                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22295.399837                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  2488.484716                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  2488.484716                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15479.137298                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15479.137298                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18219.550861                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18219.550861                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           6                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                         12                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                      25                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       6                       # DTB read accesses
system.cpu3.dtb.write_accesses                     12                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                               18                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                           18                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                           6                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       9                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       6                       # ITB inst accesses
system.cpu3.itb.hits                                6                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            6                       # DTB accesses
system.cpu3.numCycles                              24                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          6                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                          24                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                 54                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                18                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads                  72                       # number of times the CC registers were read
system.cpu3.num_mem_refs                           18                       # number of memory refs
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_store_insts                        12                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                        24                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        6     25.00%     25.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       6     25.00%     50.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                     12     50.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     785                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements           256676                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.823179                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           95797415                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           257188                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           372.480112                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     3235856390250                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.822700                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.000479                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999654                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999655                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          504                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        192382416                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       192382416                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     95797411                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::cpu3.inst            4                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       95797415                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     95797411                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::cpu3.inst            4                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        95797415                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     95797411                       # number of overall hits
system.cpu3.icache.overall_hits::cpu3.inst            4                       # number of overall hits
system.cpu3.icache.overall_hits::total       95797415                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       265197                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       265199                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       265197                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        265199                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       265197                       # number of overall misses
system.cpu3.icache.overall_misses::cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::total       265199                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   2906897753                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2906897753                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   2906897753                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2906897753                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   2906897753                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2906897753                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     96062608                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::cpu3.inst            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     96062614                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     96062608                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::cpu3.inst            6                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     96062614                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     96062608                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst            6                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     96062614                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.002761                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.333333                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002761                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.002761                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.333333                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002761                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.002761                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.333333                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002761                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 10961.276911                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 10961.194247                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 10961.276911                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 10961.194247                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 10961.276911                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 10961.194247                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       240312                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs            21097                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    11.390814                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         8011                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         8011                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         8011                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         8011                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         8011                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         8011                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       257186                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       257186                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       257186                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       257186                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       257186                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       257186                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   2380390803                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   2380390803                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   2380390803                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   2380390803                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   2380390803                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   2380390803                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.002677                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002677                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.002677                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002677                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.002677                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002677                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst  9255.522474                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  9255.522474                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst  9255.522474                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  9255.522474                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst  9255.522474                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  9255.522474                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           219733                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          909.623901                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           27725994                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           220665                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           125.647447                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     3236828654000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   909.621268                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.002632                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.888302                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000003                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.888305                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          932                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          921                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         57459713                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        57459713                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     18872792                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::cpu3.data            4                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       18872796                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      8622897                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data           10                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8622907                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data        63388                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        63388                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        71784                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        71784                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        71129                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        71129                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     27495689                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::cpu3.data           14                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        27495703                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     27559077                       # number of overall hits
system.cpu3.dcache.overall_hits::cpu3.data           14                       # number of overall hits
system.cpu3.dcache.overall_hits::total       27559091                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       161856                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       161858                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       667636                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data            2                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       667638                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data        62335                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        62335                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         6297                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         6297                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         5624                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5624                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       829492                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        829496                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       891827                       # number of overall misses
system.cpu3.dcache.overall_misses::cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::total       891831                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3678202815                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3678202815                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   7832532483                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   7832532483                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     92450998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     92450998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     27711166                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     27711166                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        23499                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        23499                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  11510735298                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  11510735298                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  11510735298                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  11510735298                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     19034648                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     19034654                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      9290533                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data           12                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      9290545                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data       125723                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       125723                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        78081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        78081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        76753                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        76753                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     28325181                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::cpu3.data           18                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     28325199                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     28450904                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data           18                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     28450922                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008503                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.333333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008503                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.071862                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.166667                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.071862                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.495812                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.495812                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.080647                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.080647                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.073274                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.073274                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.029285                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.222222                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.029285                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.031346                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.222222                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.031346                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 22725.155787                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 22724.874983                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 11731.740773                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 11731.705629                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 14681.752898                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 14681.752898                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  4927.305477                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4927.305477                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 13876.849081                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 13876.782164                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 12906.915016                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 12906.857127                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          387                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1382973                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          77954                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    48.375000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    17.740886                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       139536                       # number of writebacks
system.cpu3.dcache.writebacks::total           139536                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        68034                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        68034                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       560139                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       560139                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         4899                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         4899                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       628173                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       628173                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       628173                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       628173                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        93822                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        93822                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       107497                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       107497                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data        57834                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        57834                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         1398                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1398                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         5624                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5624                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       201319                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       201319                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       259153                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       259153                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1411617037                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1411617037                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   1239920832                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1239920832                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data   1102952325                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   1102952325                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     32183502                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     32183502                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     16463834                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     16463834                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        18501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        18501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2651537869                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2651537869                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3754490194                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3754490194                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      9493494                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      9493494                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      8104993                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      8104993                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     17598487                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     17598487                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004929                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004929                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.011571                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.011571                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.460011                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.460011                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.017904                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.017904                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.073274                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.073274                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.007107                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.007107                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.009109                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.009109                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 15045.693302                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 15045.693302                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 11534.469167                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 11534.469167                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 19071.001919                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 19071.001919                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 23021.103004                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23021.103004                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  2927.424253                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  2927.424253                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 13170.827736                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13170.827736                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 14487.542857                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 14487.542857                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     583                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements           439276                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.371108                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           98120315                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           439788                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           223.108214                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     3236300433000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.371108                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.998772                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.998772                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          503                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        197591963                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       197591963                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     98120315                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       98120315                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     98120315                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        98120315                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     98120315                       # number of overall hits
system.cpu4.icache.overall_hits::total       98120315                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst       455772                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       455772                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst       455772                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        455772                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst       455772                       # number of overall misses
system.cpu4.icache.overall_misses::total       455772                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst   4955971421                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total   4955971421                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst   4955971421                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total   4955971421                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst   4955971421                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total   4955971421                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     98576087                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     98576087                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     98576087                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     98576087                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     98576087                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     98576087                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.004624                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.004624                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.004624                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.004624                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.004624                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.004624                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 10873.795277                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 10873.795277                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 10873.795277                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 10873.795277                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 10873.795277                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 10873.795277                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs       479420                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs            43501                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    11.020896                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst        15983                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total        15983                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst        15983                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total        15983                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst        15983                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total        15983                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst       439789                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total       439789                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst       439789                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total       439789                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst       439789                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total       439789                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst   4058170317                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total   4058170317                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst   4058170317                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total   4058170317                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst   4058170317                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total   4058170317                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.004461                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.004461                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.004461                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.004461                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.004461                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.004461                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst  9227.539381                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total  9227.539381                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst  9227.539381                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total  9227.539381                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst  9227.539381                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total  9227.539381                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements           277205                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          916.701119                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           30898596                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           278135                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           111.092081                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     3269811195000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   916.701119                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.895216                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.895216                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          930                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          818                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         64060798                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        64060798                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     20929117                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       20929117                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      9666939                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       9666939                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus4.data        68939                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total        68939                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data       108132                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       108132                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data       108067                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       108067                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     30596056                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        30596056                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     30664995                       # number of overall hits
system.cpu4.dcache.overall_hits::total       30664995                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       343446                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       343446                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data       596053                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       596053                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus4.data        47673                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total        47673                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data         6755                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         6755                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         4833                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         4833                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       939499                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        939499                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       987172                       # number of overall misses
system.cpu4.dcache.overall_misses::total       987172                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   6778265391                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   6778265391                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data   6263758962                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   6263758962                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::switch_cpus4.data    100736005                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total    100736005                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::switch_cpus4.data     23387900                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     23387900                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::switch_cpus4.data        19000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total        19000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  13042024353                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  13042024353                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  13042024353                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  13042024353                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     21272563                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     21272563                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     10262992                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     10262992                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus4.data       116612                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total       116612                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data       114887                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       114887                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data       112900                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       112900                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     31535555                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     31535555                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     31652167                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     31652167                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.016145                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.016145                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.058078                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.058078                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus4.data     0.408817                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.408817                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.058797                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.058797                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.042808                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.042808                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.029792                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.029792                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.031188                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.031188                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 19736.044068                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 19736.044068                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 10508.728187                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 10508.728187                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::switch_cpus4.data 14912.806070                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 14912.806070                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::switch_cpus4.data  4839.209601                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  4839.209601                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 13881.892746                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 13881.892746                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 13211.501494                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 13211.501494                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           50                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets      1176215                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets          71302                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    16.496241                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       152629                       # number of writebacks
system.cpu4.dcache.writebacks::total           152629                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       177189                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       177189                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data       494132                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total       494132                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::switch_cpus4.data         5163                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total         5163                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       671321                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       671321                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       671321                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       671321                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data       166257                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       166257                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data       101921                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       101921                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus4.data        43211                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total        43211                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::switch_cpus4.data         1592                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         1592                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::switch_cpus4.data         4833                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         4833                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data       268178                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       268178                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data       311389                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       311389                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   2490913168                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   2490913168                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data   1079429103                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   1079429103                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus4.data   1248772289                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total   1248772289                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus4.data     21231004                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     21231004                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::switch_cpus4.data     13724100                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     13724100                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus4.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   3570342271                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   3570342271                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   4819114560                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   4819114560                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus4.data     13183994                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total     13183994                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus4.data     15156498                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total     15156498                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus4.data     28340492                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total     28340492                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.009931                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.009931                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus4.data     0.370554                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.370554                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus4.data     0.013857                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.013857                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::switch_cpus4.data     0.042808                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.042808                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.008504                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.008504                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.009838                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.009838                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 14982.305515                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 14982.305515                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 10590.840975                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 10590.840975                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus4.data 28899.407304                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 28899.407304                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus4.data 13336.057789                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13336.057789                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus4.data  2839.664804                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  2839.664804                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 13313.330217                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 13313.330217                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 15476.187534                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 15476.187534                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     168                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements            96862                       # number of replacements
system.cpu5.icache.tags.tagsinuse          511.119258                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           97819149                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            97374                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1004.571539                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     3236320120000                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   511.119258                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.998280                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.998280                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          481                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        195936315                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       195936315                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     97819149                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       97819149                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     97819149                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        97819149                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     97819149                       # number of overall hits
system.cpu5.icache.overall_hits::total       97819149                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst       100321                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       100321                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst       100321                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        100321                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst       100321                       # number of overall misses
system.cpu5.icache.overall_misses::total       100321                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst   1185460174                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   1185460174                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst   1185460174                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   1185460174                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst   1185460174                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   1185460174                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     97919470                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     97919470                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     97919470                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     97919470                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     97919470                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     97919470                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.001025                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.001025                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.001025                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.001025                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.001025                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.001025                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 11816.670229                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 11816.670229                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 11816.670229                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 11816.670229                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 11816.670229                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 11816.670229                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs        98720                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs             7643                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs    12.916394                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst         2946                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total         2946                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst         2946                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total         2946                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst         2946                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total         2946                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst        97375                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        97375                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst        97375                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        97375                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst        97375                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        97375                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst    973147138                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    973147138                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst    973147138                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    973147138                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst    973147138                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    973147138                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000994                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000994                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000994                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000994                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000994                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000994                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst  9993.808863                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total  9993.808863                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst  9993.808863                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total  9993.808863                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst  9993.808863                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total  9993.808863                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements            63739                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          844.330527                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           25501820                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            64727                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           393.990452                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     3311380718000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   844.330527                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.824542                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.824542                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          988                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          830                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          140                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         51581319                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        51581319                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     18117279                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       18117279                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7298256                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7298256                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus5.data        19349                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total        19349                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        28987                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        28987                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        26869                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        26869                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     25415535                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        25415535                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     25434884                       # number of overall hits
system.cpu5.dcache.overall_hits::total       25434884                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        64909                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        64909                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data       172894                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       172894                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus5.data        14638                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total        14638                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         1869                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         1869                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         3335                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         3335                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       237803                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        237803                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       252441                       # number of overall misses
system.cpu5.dcache.overall_misses::total       252441                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1319944882                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1319944882                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data   2249044762                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   2249044762                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::switch_cpus5.data     24818251                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     24818251                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::switch_cpus5.data     15235034                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total     15235034                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::switch_cpus5.data        10000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total        10000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   3568989644                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   3568989644                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   3568989644                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   3568989644                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     18182188                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     18182188                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7471150                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7471150                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus5.data        33987                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total        33987                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        30856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        30856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        30204                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        30204                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     25653338                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     25653338                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     25687325                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     25687325                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.003570                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.003570                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.023142                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.023142                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus5.data     0.430694                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.430694                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.060572                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.060572                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.110416                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.110416                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.009270                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.009270                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.009827                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.009827                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 20335.313778                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 20335.313778                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 13008.229100                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 13008.229100                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::switch_cpus5.data 13278.892991                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 13278.892991                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::switch_cpus5.data  4568.226087                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  4568.226087                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 15008.177542                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 15008.177542                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 14137.915965                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 14137.915965                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       407178                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets          20353                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          156                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    20.005798                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        34643                       # number of writebacks
system.cpu5.dcache.writebacks::total            34643                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        23383                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        23383                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data       139074                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total       139074                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::switch_cpus5.data         1226                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total         1226                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       162457                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       162457                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       162457                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       162457                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        41526                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        41526                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data        33820                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        33820                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus5.data        14418                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total        14418                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::switch_cpus5.data          643                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          643                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::switch_cpus5.data         3335                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         3335                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        75346                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        75346                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        89764                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        89764                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    531767078                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    531767078                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data    426282973                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    426282973                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus5.data    263579299                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total    263579299                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus5.data     10360752                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     10360752                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::switch_cpus5.data      8565966                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      8565966                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus5.data         8000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total         8000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    958050051                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    958050051                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1221629350                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1221629350                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus5.data      5761496                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      5761496                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus5.data      4875993                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      4875993                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus5.data     10637489                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total     10637489                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002284                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002284                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.004527                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.004527                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus5.data     0.424221                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.424221                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus5.data     0.020839                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.020839                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::switch_cpus5.data     0.110416                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.110416                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002937                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002937                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.003494                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.003494                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 12805.641718                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 12805.641718                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 12604.464015                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 12604.464015                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus5.data 18281.266403                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 18281.266403                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus5.data 16113.144635                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16113.144635                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus5.data  2568.505547                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  2568.505547                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 12715.340575                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 12715.340575                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 13609.346174                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 13609.346174                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     475                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements           851821                       # number of replacements
system.cpu6.icache.tags.tagsinuse          510.813104                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          106910544                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           852333                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           125.432834                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     3235968424000                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   510.813104                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.997682                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.997682                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        216439250                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       216439250                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst    106910544                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      106910544                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst    106910544                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       106910544                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst    106910544                       # number of overall hits
system.cpu6.icache.overall_hits::total      106910544                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst       882903                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       882903                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst       882903                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        882903                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst       882903                       # number of overall misses
system.cpu6.icache.overall_misses::total       882903                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst   9049720646                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total   9049720646                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst   9049720646                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total   9049720646                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst   9049720646                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total   9049720646                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst    107793447                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    107793447                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst    107793447                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    107793447                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst    107793447                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    107793447                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.008191                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.008191                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.008191                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.008191                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.008191                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.008191                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 10249.960240                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 10249.960240                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 10249.960240                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 10249.960240                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 10249.960240                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 10249.960240                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       843700                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets           30                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs            83627                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    10.088847                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets           30                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst        30547                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total        30547                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst        30547                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total        30547                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst        30547                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total        30547                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst       852356                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total       852356                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst       852356                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total       852356                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst       852356                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total       852356                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst   7367786411                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total   7367786411                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst   7367786411                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total   7367786411                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst   7367786411                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total   7367786411                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.007907                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.007907                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.007907                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.007907                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.007907                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.007907                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst  8644.024810                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total  8644.024810                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst  8644.024810                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total  8644.024810                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst  8644.024810                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total  8644.024810                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements           508525                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          985.176753                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           38486286                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           509341                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            75.560942                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     3236072339000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   985.176753                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.962087                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.962087                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          816                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          411                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         80839254                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        80839254                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     25399335                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       25399335                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     12624873                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      12624873                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::switch_cpus6.data       100899                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total       100899                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data       171517                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       171517                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data       169387                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       169387                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     38024208                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        38024208                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     38125107                       # number of overall hits
system.cpu6.dcache.overall_hits::total       38125107                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       680431                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       680431                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data       938282                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       938282                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::switch_cpus6.data        62994                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total        62994                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data         6891                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         6891                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         6141                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         6141                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data      1618713                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       1618713                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data      1681707                       # number of overall misses
system.cpu6.dcache.overall_misses::total      1681707                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  12167674294                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  12167674294                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data   8811386678                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   8811386678                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::switch_cpus6.data    111060005                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total    111060005                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::switch_cpus6.data     27540137                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     27540137                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::switch_cpus6.data        10000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total        10000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  20979060972                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  20979060972                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  20979060972                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  20979060972                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     26079766                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     26079766                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     13563155                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     13563155                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::switch_cpus6.data       163893                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total       163893                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data       178408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       178408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data       175528                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       175528                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     39642921                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     39642921                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     39806814                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     39806814                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.026090                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.026090                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.069179                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.069179                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::switch_cpus6.data     0.384361                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.384361                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.038625                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.038625                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.034986                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.034986                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.040832                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.040832                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.042247                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.042247                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 17882.304442                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 17882.304442                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data  9390.979128                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total  9390.979128                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::switch_cpus6.data 16116.674648                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 16116.674648                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::switch_cpus6.data  4484.633936                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  4484.633936                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 12960.333902                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 12960.333902                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 12474.860943                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 12474.860943                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs          158                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets      1507165                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets         109376                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    22.571429                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    13.779668                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       250294                       # number of writebacks
system.cpu6.dcache.writebacks::total           250294                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       369058                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       369058                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data       778933                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total       778933                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::switch_cpus6.data         4825                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total         4825                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data      1147991                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total      1147991                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data      1147991                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total      1147991                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data       311373                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       311373                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data       159349                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total       159349                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::switch_cpus6.data        59881                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total        59881                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::switch_cpus6.data         2066                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         2066                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::switch_cpus6.data         6141                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         6141                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data       470722                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       470722                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data       530603                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       530603                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   4520268442                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   4520268442                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data   1465344703                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   1465344703                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::switch_cpus6.data   1890662773                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total   1890662773                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus6.data     38494754                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     38494754                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::switch_cpus6.data     15258863                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     15258863                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus6.data         8000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total         8000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5985613145                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5985613145                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   7876275918                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   7876275918                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus6.data      5788498                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total      5788498                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus6.data      5380996                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total      5380996                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus6.data     11169494                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total     11169494                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.011939                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.011939                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.011749                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.011749                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::switch_cpus6.data     0.365366                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.365366                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus6.data     0.011580                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.011580                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::switch_cpus6.data     0.034986                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.034986                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.011874                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.011874                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.013329                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.013329                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 14517.213895                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 14517.213895                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data  9195.819886                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total  9195.819886                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus6.data 31573.667324                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 31573.667324                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus6.data 18632.504356                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18632.504356                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus6.data  2484.752158                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  2484.752158                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 12715.813463                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 12715.813463                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 14844.009397                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 14844.009397                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     107                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements            27378                       # number of replacements
system.cpu7.icache.tags.tagsinuse          486.475038                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           95961623                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            27890                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          3440.717928                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     3296969793000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   486.475038                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.950147                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.950147                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          178                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        192009578                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       192009578                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     95961623                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       95961623                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     95961623                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        95961623                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     95961623                       # number of overall hits
system.cpu7.icache.overall_hits::total       95961623                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst        29221                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        29221                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst        29221                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         29221                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst        29221                       # number of overall misses
system.cpu7.icache.overall_misses::total        29221                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst    453003449                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    453003449                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst    453003449                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    453003449                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst    453003449                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    453003449                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     95990844                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     95990844                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     95990844                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     95990844                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     95990844                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     95990844                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000304                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000304                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000304                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000304                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000304                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000304                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 15502.667568                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 15502.667568                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 15502.667568                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 15502.667568                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 15502.667568                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 15502.667568                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs        60638                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs             3365                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs    18.020208                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst         1331                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total         1331                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst         1331                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total         1331                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst         1331                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total         1331                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst        27890                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        27890                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst        27890                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        27890                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst        27890                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        27890                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst    374806401                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    374806401                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst    374806401                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    374806401                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst    374806401                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    374806401                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000291                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000291                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000291                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000291                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000291                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000291                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 13438.737935                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 13438.737935                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 13438.737935                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 13438.737935                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 13438.737935                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 13438.737935                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements            25286                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          782.775789                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           24008478                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            26084                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           920.429305                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     3297290989500                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   782.775789                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.764429                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.764429                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          798                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          682                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         48195939                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        48195939                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     17341802                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       17341802                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6652082                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6652082                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus7.data         3867                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total         3867                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         6478                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         6478                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         6171                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         6171                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     23993884                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        23993884                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     23997751                       # number of overall hits
system.cpu7.dcache.overall_hits::total       23997751                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        26282                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        26282                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data        41953                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        41953                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus7.data         3355                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total         3355                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data          675                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          675                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data          711                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          711                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        68235                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         68235                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        71590                       # number of overall misses
system.cpu7.dcache.overall_misses::total        71590                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    742388261                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    742388261                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    580229323                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    580229323                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::switch_cpus7.data     14642750                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     14642750                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::switch_cpus7.data      3888020                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total      3888020                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::switch_cpus7.data        54000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total        54000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1322617584                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1322617584                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1322617584                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1322617584                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     17368084                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     17368084                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6694035                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6694035                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus7.data         7222                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total         7222                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         7153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         7153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         6882                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         6882                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     24062119                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     24062119                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     24069341                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     24069341                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.001513                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.001513                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.006267                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.006267                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus7.data     0.464553                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.464553                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.094366                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.094366                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.103313                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.103313                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.002836                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.002836                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.002974                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.002974                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 28247.023096                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 28247.023096                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 13830.460825                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 13830.460825                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::switch_cpus7.data 21692.962963                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 21692.962963                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::switch_cpus7.data  5468.382560                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  5468.382560                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 19383.272280                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 19383.272280                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 18474.892918                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 18474.892918                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets       121901                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets           4620                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    26.385498                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        13540                       # number of writebacks
system.cpu7.dcache.writebacks::total            13540                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        10034                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        10034                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data        31110                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total        31110                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::switch_cpus7.data          402                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          402                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        41144                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        41144                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        41144                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        41144                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        16248                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        16248                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data        10843                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        10843                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus7.data         3127                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total         3127                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::switch_cpus7.data          273                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          273                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::switch_cpus7.data          711                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total          711                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        27091                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        27091                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        30218                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        30218                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    342230687                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    342230687                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data    135646342                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total    135646342                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus7.data    138921753                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total    138921753                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus7.data      7031002                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total      7031002                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::switch_cpus7.data      2473980                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total      2473980                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus7.data        46000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total        46000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    477877029                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    477877029                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    616798782                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    616798782                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus7.data      2680997                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      2680997                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus7.data      2011000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total      2011000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::switch_cpus7.data      4691997                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      4691997                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.000936                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.000936                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.001620                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.001620                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus7.data     0.432983                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.432983                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus7.data     0.038166                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.038166                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::switch_cpus7.data     0.103313                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.103313                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001126                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001126                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001255                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001255                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 21062.942331                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 21062.942331                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 12510.037997                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 12510.037997                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus7.data 44426.527982                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 44426.527982                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus7.data 25754.586081                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25754.586081                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus7.data  3479.578059                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  3479.578059                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 17639.696910                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 17639.696910                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 20411.634853                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 20411.634853                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                80445                       # number of replacements
system.iocache.tags.tagsinuse               15.953813                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                80461                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3235979616000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.953813                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.997113                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.997113                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               728701                       # Number of tag accesses
system.iocache.tags.data_accesses              728701                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide        79856                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        79856                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide          605                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              605                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::realview.ide          569                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total          569                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::realview.ide          605                       # number of demand (read+write) misses
system.iocache.demand_misses::total               605                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide          605                       # number of overall misses
system.iocache.overall_misses::total              605                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide     67064126                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     67064126                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::realview.ide     67064126                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     67064126                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide     67064126                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     67064126                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide          605                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            605                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide        80425                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        80425                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide          605                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             605                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide          605                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            605                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::realview.ide     0.007075                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.007075                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 110849.795041                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 110849.795041                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 110849.795041                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 110849.795041                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 110849.795041                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 110849.795041                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      79856                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::realview.ide          605                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          605                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::realview.ide        79856                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        79856                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide          605                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          605                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide          605                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          605                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     35592634                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     35592634                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide   6363005710                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   6363005710                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide     35592634                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     35592634                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide     35592634                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     35592634                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::realview.ide     0.992925                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.992925                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 58830.800000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 58830.800000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 79680.997170                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 79680.997170                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 58830.800000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 58830.800000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 58830.800000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 58830.800000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
