// Seed: 1334191559
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    input reg id_3,
    output id_4,
    input id_5,
    output id_6,
    output id_7
);
  initial begin
    if (1) id_1 <= id_3;
    else id_4 = id_0;
  end
endmodule
