INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/exponential_pkg_scrap.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/cordic_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/exponential_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_COR_addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_COR_addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_COR_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_COR_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_EXP_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_EXP_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_EXP_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_EXP_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_TAY_addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_TAY_addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_TAY_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_TAY_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/lampFPU_TAY_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_TAY_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sources_1/new/taylor_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module taylor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/federico/Desktop/embedded_systems_verilog_tutorials/exponential_project_scrap/exponential_project_scrap.srcs/sim_1/imports/new/exponential_tb2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb2
