// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="jacobi2d_kernel_jacobi2d_kernel,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=2.430900,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=1376,HLS_SYN_DSP=5632,HLS_SYN_FF=1039557,HLS_SYN_LUT=598395,HLS_VERSION=2018_2}" *)

module jacobi2d_kernel_jacobi2d_kernel (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        m_axi_chan0bank0_AWVALID,
        m_axi_chan0bank0_AWREADY,
        m_axi_chan0bank0_AWADDR,
        m_axi_chan0bank0_AWID,
        m_axi_chan0bank0_AWLEN,
        m_axi_chan0bank0_AWSIZE,
        m_axi_chan0bank0_AWBURST,
        m_axi_chan0bank0_AWLOCK,
        m_axi_chan0bank0_AWCACHE,
        m_axi_chan0bank0_AWPROT,
        m_axi_chan0bank0_AWQOS,
        m_axi_chan0bank0_AWREGION,
        m_axi_chan0bank0_AWUSER,
        m_axi_chan0bank0_WVALID,
        m_axi_chan0bank0_WREADY,
        m_axi_chan0bank0_WDATA,
        m_axi_chan0bank0_WSTRB,
        m_axi_chan0bank0_WLAST,
        m_axi_chan0bank0_WID,
        m_axi_chan0bank0_WUSER,
        m_axi_chan0bank0_ARVALID,
        m_axi_chan0bank0_ARREADY,
        m_axi_chan0bank0_ARADDR,
        m_axi_chan0bank0_ARID,
        m_axi_chan0bank0_ARLEN,
        m_axi_chan0bank0_ARSIZE,
        m_axi_chan0bank0_ARBURST,
        m_axi_chan0bank0_ARLOCK,
        m_axi_chan0bank0_ARCACHE,
        m_axi_chan0bank0_ARPROT,
        m_axi_chan0bank0_ARQOS,
        m_axi_chan0bank0_ARREGION,
        m_axi_chan0bank0_ARUSER,
        m_axi_chan0bank0_RVALID,
        m_axi_chan0bank0_RREADY,
        m_axi_chan0bank0_RDATA,
        m_axi_chan0bank0_RLAST,
        m_axi_chan0bank0_RID,
        m_axi_chan0bank0_RUSER,
        m_axi_chan0bank0_RRESP,
        m_axi_chan0bank0_BVALID,
        m_axi_chan0bank0_BREADY,
        m_axi_chan0bank0_BRESP,
        m_axi_chan0bank0_BID,
        m_axi_chan0bank0_BUSER,
        m_axi_chan0bank1_AWVALID,
        m_axi_chan0bank1_AWREADY,
        m_axi_chan0bank1_AWADDR,
        m_axi_chan0bank1_AWID,
        m_axi_chan0bank1_AWLEN,
        m_axi_chan0bank1_AWSIZE,
        m_axi_chan0bank1_AWBURST,
        m_axi_chan0bank1_AWLOCK,
        m_axi_chan0bank1_AWCACHE,
        m_axi_chan0bank1_AWPROT,
        m_axi_chan0bank1_AWQOS,
        m_axi_chan0bank1_AWREGION,
        m_axi_chan0bank1_AWUSER,
        m_axi_chan0bank1_WVALID,
        m_axi_chan0bank1_WREADY,
        m_axi_chan0bank1_WDATA,
        m_axi_chan0bank1_WSTRB,
        m_axi_chan0bank1_WLAST,
        m_axi_chan0bank1_WID,
        m_axi_chan0bank1_WUSER,
        m_axi_chan0bank1_ARVALID,
        m_axi_chan0bank1_ARREADY,
        m_axi_chan0bank1_ARADDR,
        m_axi_chan0bank1_ARID,
        m_axi_chan0bank1_ARLEN,
        m_axi_chan0bank1_ARSIZE,
        m_axi_chan0bank1_ARBURST,
        m_axi_chan0bank1_ARLOCK,
        m_axi_chan0bank1_ARCACHE,
        m_axi_chan0bank1_ARPROT,
        m_axi_chan0bank1_ARQOS,
        m_axi_chan0bank1_ARREGION,
        m_axi_chan0bank1_ARUSER,
        m_axi_chan0bank1_RVALID,
        m_axi_chan0bank1_RREADY,
        m_axi_chan0bank1_RDATA,
        m_axi_chan0bank1_RLAST,
        m_axi_chan0bank1_RID,
        m_axi_chan0bank1_RUSER,
        m_axi_chan0bank1_RRESP,
        m_axi_chan0bank1_BVALID,
        m_axi_chan0bank1_BREADY,
        m_axi_chan0bank1_BRESP,
        m_axi_chan0bank1_BID,
        m_axi_chan0bank1_BUSER,
        m_axi_chan0bank2_AWVALID,
        m_axi_chan0bank2_AWREADY,
        m_axi_chan0bank2_AWADDR,
        m_axi_chan0bank2_AWID,
        m_axi_chan0bank2_AWLEN,
        m_axi_chan0bank2_AWSIZE,
        m_axi_chan0bank2_AWBURST,
        m_axi_chan0bank2_AWLOCK,
        m_axi_chan0bank2_AWCACHE,
        m_axi_chan0bank2_AWPROT,
        m_axi_chan0bank2_AWQOS,
        m_axi_chan0bank2_AWREGION,
        m_axi_chan0bank2_AWUSER,
        m_axi_chan0bank2_WVALID,
        m_axi_chan0bank2_WREADY,
        m_axi_chan0bank2_WDATA,
        m_axi_chan0bank2_WSTRB,
        m_axi_chan0bank2_WLAST,
        m_axi_chan0bank2_WID,
        m_axi_chan0bank2_WUSER,
        m_axi_chan0bank2_ARVALID,
        m_axi_chan0bank2_ARREADY,
        m_axi_chan0bank2_ARADDR,
        m_axi_chan0bank2_ARID,
        m_axi_chan0bank2_ARLEN,
        m_axi_chan0bank2_ARSIZE,
        m_axi_chan0bank2_ARBURST,
        m_axi_chan0bank2_ARLOCK,
        m_axi_chan0bank2_ARCACHE,
        m_axi_chan0bank2_ARPROT,
        m_axi_chan0bank2_ARQOS,
        m_axi_chan0bank2_ARREGION,
        m_axi_chan0bank2_ARUSER,
        m_axi_chan0bank2_RVALID,
        m_axi_chan0bank2_RREADY,
        m_axi_chan0bank2_RDATA,
        m_axi_chan0bank2_RLAST,
        m_axi_chan0bank2_RID,
        m_axi_chan0bank2_RUSER,
        m_axi_chan0bank2_RRESP,
        m_axi_chan0bank2_BVALID,
        m_axi_chan0bank2_BREADY,
        m_axi_chan0bank2_BRESP,
        m_axi_chan0bank2_BID,
        m_axi_chan0bank2_BUSER,
        m_axi_chan0bank3_AWVALID,
        m_axi_chan0bank3_AWREADY,
        m_axi_chan0bank3_AWADDR,
        m_axi_chan0bank3_AWID,
        m_axi_chan0bank3_AWLEN,
        m_axi_chan0bank3_AWSIZE,
        m_axi_chan0bank3_AWBURST,
        m_axi_chan0bank3_AWLOCK,
        m_axi_chan0bank3_AWCACHE,
        m_axi_chan0bank3_AWPROT,
        m_axi_chan0bank3_AWQOS,
        m_axi_chan0bank3_AWREGION,
        m_axi_chan0bank3_AWUSER,
        m_axi_chan0bank3_WVALID,
        m_axi_chan0bank3_WREADY,
        m_axi_chan0bank3_WDATA,
        m_axi_chan0bank3_WSTRB,
        m_axi_chan0bank3_WLAST,
        m_axi_chan0bank3_WID,
        m_axi_chan0bank3_WUSER,
        m_axi_chan0bank3_ARVALID,
        m_axi_chan0bank3_ARREADY,
        m_axi_chan0bank3_ARADDR,
        m_axi_chan0bank3_ARID,
        m_axi_chan0bank3_ARLEN,
        m_axi_chan0bank3_ARSIZE,
        m_axi_chan0bank3_ARBURST,
        m_axi_chan0bank3_ARLOCK,
        m_axi_chan0bank3_ARCACHE,
        m_axi_chan0bank3_ARPROT,
        m_axi_chan0bank3_ARQOS,
        m_axi_chan0bank3_ARREGION,
        m_axi_chan0bank3_ARUSER,
        m_axi_chan0bank3_RVALID,
        m_axi_chan0bank3_RREADY,
        m_axi_chan0bank3_RDATA,
        m_axi_chan0bank3_RLAST,
        m_axi_chan0bank3_RID,
        m_axi_chan0bank3_RUSER,
        m_axi_chan0bank3_RRESP,
        m_axi_chan0bank3_BVALID,
        m_axi_chan0bank3_BREADY,
        m_axi_chan0bank3_BRESP,
        m_axi_chan0bank3_BID,
        m_axi_chan0bank3_BUSER
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;
parameter    C_M_AXI_CHAN0BANK0_ID_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK0_ADDR_WIDTH = 32;
parameter    C_M_AXI_CHAN0BANK0_DATA_WIDTH = 512;
parameter    C_M_AXI_CHAN0BANK0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK0_WUSER_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK0_RUSER_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK0_BUSER_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK0_USER_VALUE = 0;
parameter    C_M_AXI_CHAN0BANK0_PROT_VALUE = 0;
parameter    C_M_AXI_CHAN0BANK0_CACHE_VALUE = 3;
parameter    C_M_AXI_ID_WIDTH = 1;
parameter    C_M_AXI_ADDR_WIDTH = 32;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_AWUSER_WIDTH = 1;
parameter    C_M_AXI_ARUSER_WIDTH = 1;
parameter    C_M_AXI_WUSER_WIDTH = 1;
parameter    C_M_AXI_RUSER_WIDTH = 1;
parameter    C_M_AXI_BUSER_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK1_ID_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK1_ADDR_WIDTH = 32;
parameter    C_M_AXI_CHAN0BANK1_DATA_WIDTH = 512;
parameter    C_M_AXI_CHAN0BANK1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK1_WUSER_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK1_RUSER_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK1_BUSER_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK1_USER_VALUE = 0;
parameter    C_M_AXI_CHAN0BANK1_PROT_VALUE = 0;
parameter    C_M_AXI_CHAN0BANK1_CACHE_VALUE = 3;
parameter    C_M_AXI_CHAN0BANK2_ID_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK2_ADDR_WIDTH = 32;
parameter    C_M_AXI_CHAN0BANK2_DATA_WIDTH = 512;
parameter    C_M_AXI_CHAN0BANK2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK2_WUSER_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK2_RUSER_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK2_BUSER_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK2_USER_VALUE = 0;
parameter    C_M_AXI_CHAN0BANK2_PROT_VALUE = 0;
parameter    C_M_AXI_CHAN0BANK2_CACHE_VALUE = 3;
parameter    C_M_AXI_CHAN0BANK3_ID_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK3_ADDR_WIDTH = 32;
parameter    C_M_AXI_CHAN0BANK3_DATA_WIDTH = 512;
parameter    C_M_AXI_CHAN0BANK3_AWUSER_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK3_ARUSER_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK3_WUSER_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK3_RUSER_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK3_BUSER_WIDTH = 1;
parameter    C_M_AXI_CHAN0BANK3_USER_VALUE = 0;
parameter    C_M_AXI_CHAN0BANK3_PROT_VALUE = 0;
parameter    C_M_AXI_CHAN0BANK3_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_CHAN0BANK0_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_CHAN0BANK1_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_CHAN0BANK2_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_CHAN0BANK3_WSTRB_WIDTH = (512 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
output   m_axi_chan0bank0_AWVALID;
input   m_axi_chan0bank0_AWREADY;
output  [C_M_AXI_CHAN0BANK0_ADDR_WIDTH - 1:0] m_axi_chan0bank0_AWADDR;
output  [C_M_AXI_CHAN0BANK0_ID_WIDTH - 1:0] m_axi_chan0bank0_AWID;
output  [7:0] m_axi_chan0bank0_AWLEN;
output  [2:0] m_axi_chan0bank0_AWSIZE;
output  [1:0] m_axi_chan0bank0_AWBURST;
output  [1:0] m_axi_chan0bank0_AWLOCK;
output  [3:0] m_axi_chan0bank0_AWCACHE;
output  [2:0] m_axi_chan0bank0_AWPROT;
output  [3:0] m_axi_chan0bank0_AWQOS;
output  [3:0] m_axi_chan0bank0_AWREGION;
output  [C_M_AXI_CHAN0BANK0_AWUSER_WIDTH - 1:0] m_axi_chan0bank0_AWUSER;
output   m_axi_chan0bank0_WVALID;
input   m_axi_chan0bank0_WREADY;
output  [C_M_AXI_CHAN0BANK0_DATA_WIDTH - 1:0] m_axi_chan0bank0_WDATA;
output  [C_M_AXI_CHAN0BANK0_WSTRB_WIDTH - 1:0] m_axi_chan0bank0_WSTRB;
output   m_axi_chan0bank0_WLAST;
output  [C_M_AXI_CHAN0BANK0_ID_WIDTH - 1:0] m_axi_chan0bank0_WID;
output  [C_M_AXI_CHAN0BANK0_WUSER_WIDTH - 1:0] m_axi_chan0bank0_WUSER;
output   m_axi_chan0bank0_ARVALID;
input   m_axi_chan0bank0_ARREADY;
output  [C_M_AXI_CHAN0BANK0_ADDR_WIDTH - 1:0] m_axi_chan0bank0_ARADDR;
output  [C_M_AXI_CHAN0BANK0_ID_WIDTH - 1:0] m_axi_chan0bank0_ARID;
output  [7:0] m_axi_chan0bank0_ARLEN;
output  [2:0] m_axi_chan0bank0_ARSIZE;
output  [1:0] m_axi_chan0bank0_ARBURST;
output  [1:0] m_axi_chan0bank0_ARLOCK;
output  [3:0] m_axi_chan0bank0_ARCACHE;
output  [2:0] m_axi_chan0bank0_ARPROT;
output  [3:0] m_axi_chan0bank0_ARQOS;
output  [3:0] m_axi_chan0bank0_ARREGION;
output  [C_M_AXI_CHAN0BANK0_ARUSER_WIDTH - 1:0] m_axi_chan0bank0_ARUSER;
input   m_axi_chan0bank0_RVALID;
output   m_axi_chan0bank0_RREADY;
input  [C_M_AXI_CHAN0BANK0_DATA_WIDTH - 1:0] m_axi_chan0bank0_RDATA;
input   m_axi_chan0bank0_RLAST;
input  [C_M_AXI_CHAN0BANK0_ID_WIDTH - 1:0] m_axi_chan0bank0_RID;
input  [C_M_AXI_CHAN0BANK0_RUSER_WIDTH - 1:0] m_axi_chan0bank0_RUSER;
input  [1:0] m_axi_chan0bank0_RRESP;
input   m_axi_chan0bank0_BVALID;
output   m_axi_chan0bank0_BREADY;
input  [1:0] m_axi_chan0bank0_BRESP;
input  [C_M_AXI_CHAN0BANK0_ID_WIDTH - 1:0] m_axi_chan0bank0_BID;
input  [C_M_AXI_CHAN0BANK0_BUSER_WIDTH - 1:0] m_axi_chan0bank0_BUSER;
output   m_axi_chan0bank1_AWVALID;
input   m_axi_chan0bank1_AWREADY;
output  [C_M_AXI_CHAN0BANK1_ADDR_WIDTH - 1:0] m_axi_chan0bank1_AWADDR;
output  [C_M_AXI_CHAN0BANK1_ID_WIDTH - 1:0] m_axi_chan0bank1_AWID;
output  [7:0] m_axi_chan0bank1_AWLEN;
output  [2:0] m_axi_chan0bank1_AWSIZE;
output  [1:0] m_axi_chan0bank1_AWBURST;
output  [1:0] m_axi_chan0bank1_AWLOCK;
output  [3:0] m_axi_chan0bank1_AWCACHE;
output  [2:0] m_axi_chan0bank1_AWPROT;
output  [3:0] m_axi_chan0bank1_AWQOS;
output  [3:0] m_axi_chan0bank1_AWREGION;
output  [C_M_AXI_CHAN0BANK1_AWUSER_WIDTH - 1:0] m_axi_chan0bank1_AWUSER;
output   m_axi_chan0bank1_WVALID;
input   m_axi_chan0bank1_WREADY;
output  [C_M_AXI_CHAN0BANK1_DATA_WIDTH - 1:0] m_axi_chan0bank1_WDATA;
output  [C_M_AXI_CHAN0BANK1_WSTRB_WIDTH - 1:0] m_axi_chan0bank1_WSTRB;
output   m_axi_chan0bank1_WLAST;
output  [C_M_AXI_CHAN0BANK1_ID_WIDTH - 1:0] m_axi_chan0bank1_WID;
output  [C_M_AXI_CHAN0BANK1_WUSER_WIDTH - 1:0] m_axi_chan0bank1_WUSER;
output   m_axi_chan0bank1_ARVALID;
input   m_axi_chan0bank1_ARREADY;
output  [C_M_AXI_CHAN0BANK1_ADDR_WIDTH - 1:0] m_axi_chan0bank1_ARADDR;
output  [C_M_AXI_CHAN0BANK1_ID_WIDTH - 1:0] m_axi_chan0bank1_ARID;
output  [7:0] m_axi_chan0bank1_ARLEN;
output  [2:0] m_axi_chan0bank1_ARSIZE;
output  [1:0] m_axi_chan0bank1_ARBURST;
output  [1:0] m_axi_chan0bank1_ARLOCK;
output  [3:0] m_axi_chan0bank1_ARCACHE;
output  [2:0] m_axi_chan0bank1_ARPROT;
output  [3:0] m_axi_chan0bank1_ARQOS;
output  [3:0] m_axi_chan0bank1_ARREGION;
output  [C_M_AXI_CHAN0BANK1_ARUSER_WIDTH - 1:0] m_axi_chan0bank1_ARUSER;
input   m_axi_chan0bank1_RVALID;
output   m_axi_chan0bank1_RREADY;
input  [C_M_AXI_CHAN0BANK1_DATA_WIDTH - 1:0] m_axi_chan0bank1_RDATA;
input   m_axi_chan0bank1_RLAST;
input  [C_M_AXI_CHAN0BANK1_ID_WIDTH - 1:0] m_axi_chan0bank1_RID;
input  [C_M_AXI_CHAN0BANK1_RUSER_WIDTH - 1:0] m_axi_chan0bank1_RUSER;
input  [1:0] m_axi_chan0bank1_RRESP;
input   m_axi_chan0bank1_BVALID;
output   m_axi_chan0bank1_BREADY;
input  [1:0] m_axi_chan0bank1_BRESP;
input  [C_M_AXI_CHAN0BANK1_ID_WIDTH - 1:0] m_axi_chan0bank1_BID;
input  [C_M_AXI_CHAN0BANK1_BUSER_WIDTH - 1:0] m_axi_chan0bank1_BUSER;
output   m_axi_chan0bank2_AWVALID;
input   m_axi_chan0bank2_AWREADY;
output  [C_M_AXI_CHAN0BANK2_ADDR_WIDTH - 1:0] m_axi_chan0bank2_AWADDR;
output  [C_M_AXI_CHAN0BANK2_ID_WIDTH - 1:0] m_axi_chan0bank2_AWID;
output  [7:0] m_axi_chan0bank2_AWLEN;
output  [2:0] m_axi_chan0bank2_AWSIZE;
output  [1:0] m_axi_chan0bank2_AWBURST;
output  [1:0] m_axi_chan0bank2_AWLOCK;
output  [3:0] m_axi_chan0bank2_AWCACHE;
output  [2:0] m_axi_chan0bank2_AWPROT;
output  [3:0] m_axi_chan0bank2_AWQOS;
output  [3:0] m_axi_chan0bank2_AWREGION;
output  [C_M_AXI_CHAN0BANK2_AWUSER_WIDTH - 1:0] m_axi_chan0bank2_AWUSER;
output   m_axi_chan0bank2_WVALID;
input   m_axi_chan0bank2_WREADY;
output  [C_M_AXI_CHAN0BANK2_DATA_WIDTH - 1:0] m_axi_chan0bank2_WDATA;
output  [C_M_AXI_CHAN0BANK2_WSTRB_WIDTH - 1:0] m_axi_chan0bank2_WSTRB;
output   m_axi_chan0bank2_WLAST;
output  [C_M_AXI_CHAN0BANK2_ID_WIDTH - 1:0] m_axi_chan0bank2_WID;
output  [C_M_AXI_CHAN0BANK2_WUSER_WIDTH - 1:0] m_axi_chan0bank2_WUSER;
output   m_axi_chan0bank2_ARVALID;
input   m_axi_chan0bank2_ARREADY;
output  [C_M_AXI_CHAN0BANK2_ADDR_WIDTH - 1:0] m_axi_chan0bank2_ARADDR;
output  [C_M_AXI_CHAN0BANK2_ID_WIDTH - 1:0] m_axi_chan0bank2_ARID;
output  [7:0] m_axi_chan0bank2_ARLEN;
output  [2:0] m_axi_chan0bank2_ARSIZE;
output  [1:0] m_axi_chan0bank2_ARBURST;
output  [1:0] m_axi_chan0bank2_ARLOCK;
output  [3:0] m_axi_chan0bank2_ARCACHE;
output  [2:0] m_axi_chan0bank2_ARPROT;
output  [3:0] m_axi_chan0bank2_ARQOS;
output  [3:0] m_axi_chan0bank2_ARREGION;
output  [C_M_AXI_CHAN0BANK2_ARUSER_WIDTH - 1:0] m_axi_chan0bank2_ARUSER;
input   m_axi_chan0bank2_RVALID;
output   m_axi_chan0bank2_RREADY;
input  [C_M_AXI_CHAN0BANK2_DATA_WIDTH - 1:0] m_axi_chan0bank2_RDATA;
input   m_axi_chan0bank2_RLAST;
input  [C_M_AXI_CHAN0BANK2_ID_WIDTH - 1:0] m_axi_chan0bank2_RID;
input  [C_M_AXI_CHAN0BANK2_RUSER_WIDTH - 1:0] m_axi_chan0bank2_RUSER;
input  [1:0] m_axi_chan0bank2_RRESP;
input   m_axi_chan0bank2_BVALID;
output   m_axi_chan0bank2_BREADY;
input  [1:0] m_axi_chan0bank2_BRESP;
input  [C_M_AXI_CHAN0BANK2_ID_WIDTH - 1:0] m_axi_chan0bank2_BID;
input  [C_M_AXI_CHAN0BANK2_BUSER_WIDTH - 1:0] m_axi_chan0bank2_BUSER;
output   m_axi_chan0bank3_AWVALID;
input   m_axi_chan0bank3_AWREADY;
output  [C_M_AXI_CHAN0BANK3_ADDR_WIDTH - 1:0] m_axi_chan0bank3_AWADDR;
output  [C_M_AXI_CHAN0BANK3_ID_WIDTH - 1:0] m_axi_chan0bank3_AWID;
output  [7:0] m_axi_chan0bank3_AWLEN;
output  [2:0] m_axi_chan0bank3_AWSIZE;
output  [1:0] m_axi_chan0bank3_AWBURST;
output  [1:0] m_axi_chan0bank3_AWLOCK;
output  [3:0] m_axi_chan0bank3_AWCACHE;
output  [2:0] m_axi_chan0bank3_AWPROT;
output  [3:0] m_axi_chan0bank3_AWQOS;
output  [3:0] m_axi_chan0bank3_AWREGION;
output  [C_M_AXI_CHAN0BANK3_AWUSER_WIDTH - 1:0] m_axi_chan0bank3_AWUSER;
output   m_axi_chan0bank3_WVALID;
input   m_axi_chan0bank3_WREADY;
output  [C_M_AXI_CHAN0BANK3_DATA_WIDTH - 1:0] m_axi_chan0bank3_WDATA;
output  [C_M_AXI_CHAN0BANK3_WSTRB_WIDTH - 1:0] m_axi_chan0bank3_WSTRB;
output   m_axi_chan0bank3_WLAST;
output  [C_M_AXI_CHAN0BANK3_ID_WIDTH - 1:0] m_axi_chan0bank3_WID;
output  [C_M_AXI_CHAN0BANK3_WUSER_WIDTH - 1:0] m_axi_chan0bank3_WUSER;
output   m_axi_chan0bank3_ARVALID;
input   m_axi_chan0bank3_ARREADY;
output  [C_M_AXI_CHAN0BANK3_ADDR_WIDTH - 1:0] m_axi_chan0bank3_ARADDR;
output  [C_M_AXI_CHAN0BANK3_ID_WIDTH - 1:0] m_axi_chan0bank3_ARID;
output  [7:0] m_axi_chan0bank3_ARLEN;
output  [2:0] m_axi_chan0bank3_ARSIZE;
output  [1:0] m_axi_chan0bank3_ARBURST;
output  [1:0] m_axi_chan0bank3_ARLOCK;
output  [3:0] m_axi_chan0bank3_ARCACHE;
output  [2:0] m_axi_chan0bank3_ARPROT;
output  [3:0] m_axi_chan0bank3_ARQOS;
output  [3:0] m_axi_chan0bank3_ARREGION;
output  [C_M_AXI_CHAN0BANK3_ARUSER_WIDTH - 1:0] m_axi_chan0bank3_ARUSER;
input   m_axi_chan0bank3_RVALID;
output   m_axi_chan0bank3_RREADY;
input  [C_M_AXI_CHAN0BANK3_DATA_WIDTH - 1:0] m_axi_chan0bank3_RDATA;
input   m_axi_chan0bank3_RLAST;
input  [C_M_AXI_CHAN0BANK3_ID_WIDTH - 1:0] m_axi_chan0bank3_RID;
input  [C_M_AXI_CHAN0BANK3_RUSER_WIDTH - 1:0] m_axi_chan0bank3_RUSER;
input  [1:0] m_axi_chan0bank3_RRESP;
input   m_axi_chan0bank3_BVALID;
output   m_axi_chan0bank3_BREADY;
input  [1:0] m_axi_chan0bank3_BRESP;
input  [C_M_AXI_CHAN0BANK3_ID_WIDTH - 1:0] m_axi_chan0bank3_BID;
input  [C_M_AXI_CHAN0BANK3_BUSER_WIDTH - 1:0] m_axi_chan0bank3_BUSER;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire   [31:0] var_output_0_0_V;
wire   [31:0] var_output_0_1_V;
wire   [31:0] var_output_0_2_V;
wire   [31:0] var_output_0_3_V;
wire   [31:0] var_input_0_0_V;
wire   [31:0] var_input_0_1_V;
wire   [31:0] var_input_0_2_V;
wire   [31:0] var_input_0_3_V;
wire   [63:0] coalesced_data_num;
wire   [63:0] tile_data_num;
wire   [31:0] tile_num_dim_0;
wire   [31:0] input_size_dim_0;
wire   [31:0] input_size_dim_1;
wire    chan0bank0_AWREADY;
wire    chan0bank0_WREADY;
wire    chan0bank0_ARREADY;
wire    chan0bank0_RVALID;
wire   [511:0] chan0bank0_RDATA;
wire    chan0bank0_RLAST;
wire   [0:0] chan0bank0_RID;
wire   [0:0] chan0bank0_RUSER;
wire   [1:0] chan0bank0_RRESP;
wire    chan0bank0_BVALID;
wire   [1:0] chan0bank0_BRESP;
wire   [0:0] chan0bank0_BID;
wire   [0:0] chan0bank0_BUSER;
wire    chan0bank1_AWREADY;
wire    chan0bank1_WREADY;
wire    chan0bank1_ARREADY;
wire    chan0bank1_RVALID;
wire   [511:0] chan0bank1_RDATA;
wire    chan0bank1_RLAST;
wire   [0:0] chan0bank1_RID;
wire   [0:0] chan0bank1_RUSER;
wire   [1:0] chan0bank1_RRESP;
wire    chan0bank1_BVALID;
wire   [1:0] chan0bank1_BRESP;
wire   [0:0] chan0bank1_BID;
wire   [0:0] chan0bank1_BUSER;
wire    chan0bank2_AWREADY;
wire    chan0bank2_WREADY;
wire    chan0bank2_ARREADY;
wire    chan0bank2_RVALID;
wire   [511:0] chan0bank2_RDATA;
wire    chan0bank2_RLAST;
wire   [0:0] chan0bank2_RID;
wire   [0:0] chan0bank2_RUSER;
wire   [1:0] chan0bank2_RRESP;
wire    chan0bank2_BVALID;
wire   [1:0] chan0bank2_BRESP;
wire   [0:0] chan0bank2_BID;
wire   [0:0] chan0bank2_BUSER;
wire    chan0bank3_AWREADY;
wire    chan0bank3_WREADY;
wire    chan0bank3_ARREADY;
wire    chan0bank3_RVALID;
wire   [511:0] chan0bank3_RDATA;
wire    chan0bank3_RLAST;
wire   [0:0] chan0bank3_RID;
wire   [0:0] chan0bank3_RUSER;
wire   [1:0] chan0bank3_RRESP;
wire    chan0bank3_BVALID;
wire   [1:0] chan0bank3_BRESP;
wire   [0:0] chan0bank3_BID;
wire   [0:0] chan0bank3_BUSER;
wire    jacobi2d_kernel_entry118311_U0_ap_start;
wire    jacobi2d_kernel_entry118311_U0_start_full_n;
wire    jacobi2d_kernel_entry118311_U0_ap_done;
wire    jacobi2d_kernel_entry118311_U0_ap_continue;
wire    jacobi2d_kernel_entry118311_U0_ap_idle;
wire    jacobi2d_kernel_entry118311_U0_ap_ready;
wire    jacobi2d_kernel_entry118311_U0_start_out;
wire    jacobi2d_kernel_entry118311_U0_start_write;
wire   [63:0] jacobi2d_kernel_entry118311_U0_coalesced_data_num_out_din;
wire    jacobi2d_kernel_entry118311_U0_coalesced_data_num_out_write;
wire   [63:0] jacobi2d_kernel_entry118311_U0_coalesced_data_num_out1_din;
wire    jacobi2d_kernel_entry118311_U0_coalesced_data_num_out1_write;
wire   [63:0] jacobi2d_kernel_entry118311_U0_coalesced_data_num_out2_din;
wire    jacobi2d_kernel_entry118311_U0_coalesced_data_num_out2_write;
wire   [63:0] jacobi2d_kernel_entry118311_U0_coalesced_data_num_out3_din;
wire    jacobi2d_kernel_entry118311_U0_coalesced_data_num_out3_write;
wire   [31:0] jacobi2d_kernel_entry118311_U0_var_output_0_0_V_out_din;
wire    jacobi2d_kernel_entry118311_U0_var_output_0_0_V_out_write;
wire   [31:0] jacobi2d_kernel_entry118311_U0_var_output_0_1_V_out_din;
wire    jacobi2d_kernel_entry118311_U0_var_output_0_1_V_out_write;
wire   [31:0] jacobi2d_kernel_entry118311_U0_var_output_0_2_V_out_din;
wire    jacobi2d_kernel_entry118311_U0_var_output_0_2_V_out_write;
wire   [31:0] jacobi2d_kernel_entry118311_U0_var_output_0_3_V_out_din;
wire    jacobi2d_kernel_entry118311_U0_var_output_0_3_V_out_write;
wire   [31:0] jacobi2d_kernel_entry118311_U0_var_input_0_0_V_out_din;
wire    jacobi2d_kernel_entry118311_U0_var_input_0_0_V_out_write;
wire   [31:0] jacobi2d_kernel_entry118311_U0_var_input_0_1_V_out_din;
wire    jacobi2d_kernel_entry118311_U0_var_input_0_1_V_out_write;
wire   [31:0] jacobi2d_kernel_entry118311_U0_var_input_0_2_V_out_din;
wire    jacobi2d_kernel_entry118311_U0_var_input_0_2_V_out_write;
wire   [31:0] jacobi2d_kernel_entry118311_U0_var_input_0_3_V_out_din;
wire    jacobi2d_kernel_entry118311_U0_var_input_0_3_V_out_write;
wire    load38_U0_ap_start;
wire    load38_U0_ap_done;
wire    load38_U0_ap_continue;
wire    load38_U0_ap_idle;
wire    load38_U0_ap_ready;
wire    load38_U0_start_out;
wire    load38_U0_start_write;
wire   [511:0] load38_U0_input_stream_0_0_V_V_din;
wire    load38_U0_input_stream_0_0_V_V_write;
wire    load38_U0_m_axi_var_input_0_0_V_AWVALID;
wire   [31:0] load38_U0_m_axi_var_input_0_0_V_AWADDR;
wire   [0:0] load38_U0_m_axi_var_input_0_0_V_AWID;
wire   [31:0] load38_U0_m_axi_var_input_0_0_V_AWLEN;
wire   [2:0] load38_U0_m_axi_var_input_0_0_V_AWSIZE;
wire   [1:0] load38_U0_m_axi_var_input_0_0_V_AWBURST;
wire   [1:0] load38_U0_m_axi_var_input_0_0_V_AWLOCK;
wire   [3:0] load38_U0_m_axi_var_input_0_0_V_AWCACHE;
wire   [2:0] load38_U0_m_axi_var_input_0_0_V_AWPROT;
wire   [3:0] load38_U0_m_axi_var_input_0_0_V_AWQOS;
wire   [3:0] load38_U0_m_axi_var_input_0_0_V_AWREGION;
wire   [0:0] load38_U0_m_axi_var_input_0_0_V_AWUSER;
wire    load38_U0_m_axi_var_input_0_0_V_WVALID;
wire   [511:0] load38_U0_m_axi_var_input_0_0_V_WDATA;
wire   [63:0] load38_U0_m_axi_var_input_0_0_V_WSTRB;
wire    load38_U0_m_axi_var_input_0_0_V_WLAST;
wire   [0:0] load38_U0_m_axi_var_input_0_0_V_WID;
wire   [0:0] load38_U0_m_axi_var_input_0_0_V_WUSER;
wire    load38_U0_m_axi_var_input_0_0_V_ARVALID;
wire   [31:0] load38_U0_m_axi_var_input_0_0_V_ARADDR;
wire   [0:0] load38_U0_m_axi_var_input_0_0_V_ARID;
wire   [31:0] load38_U0_m_axi_var_input_0_0_V_ARLEN;
wire   [2:0] load38_U0_m_axi_var_input_0_0_V_ARSIZE;
wire   [1:0] load38_U0_m_axi_var_input_0_0_V_ARBURST;
wire   [1:0] load38_U0_m_axi_var_input_0_0_V_ARLOCK;
wire   [3:0] load38_U0_m_axi_var_input_0_0_V_ARCACHE;
wire   [2:0] load38_U0_m_axi_var_input_0_0_V_ARPROT;
wire   [3:0] load38_U0_m_axi_var_input_0_0_V_ARQOS;
wire   [3:0] load38_U0_m_axi_var_input_0_0_V_ARREGION;
wire   [0:0] load38_U0_m_axi_var_input_0_0_V_ARUSER;
wire    load38_U0_m_axi_var_input_0_0_V_RREADY;
wire    load38_U0_m_axi_var_input_0_0_V_BREADY;
wire    load38_U0_var_input_0_0_V_offset_read;
wire    load38_U0_coalesced_data_num_read;
wire   [63:0] load38_U0_coalesced_data_num_out_din;
wire    load38_U0_coalesced_data_num_out_write;
wire    load39_U0_ap_start;
wire    load39_U0_ap_done;
wire    load39_U0_ap_continue;
wire    load39_U0_ap_idle;
wire    load39_U0_ap_ready;
wire   [511:0] load39_U0_input_stream_0_1_V_V_din;
wire    load39_U0_input_stream_0_1_V_V_write;
wire    load39_U0_m_axi_var_input_0_1_V_AWVALID;
wire   [31:0] load39_U0_m_axi_var_input_0_1_V_AWADDR;
wire   [0:0] load39_U0_m_axi_var_input_0_1_V_AWID;
wire   [31:0] load39_U0_m_axi_var_input_0_1_V_AWLEN;
wire   [2:0] load39_U0_m_axi_var_input_0_1_V_AWSIZE;
wire   [1:0] load39_U0_m_axi_var_input_0_1_V_AWBURST;
wire   [1:0] load39_U0_m_axi_var_input_0_1_V_AWLOCK;
wire   [3:0] load39_U0_m_axi_var_input_0_1_V_AWCACHE;
wire   [2:0] load39_U0_m_axi_var_input_0_1_V_AWPROT;
wire   [3:0] load39_U0_m_axi_var_input_0_1_V_AWQOS;
wire   [3:0] load39_U0_m_axi_var_input_0_1_V_AWREGION;
wire   [0:0] load39_U0_m_axi_var_input_0_1_V_AWUSER;
wire    load39_U0_m_axi_var_input_0_1_V_WVALID;
wire   [511:0] load39_U0_m_axi_var_input_0_1_V_WDATA;
wire   [63:0] load39_U0_m_axi_var_input_0_1_V_WSTRB;
wire    load39_U0_m_axi_var_input_0_1_V_WLAST;
wire   [0:0] load39_U0_m_axi_var_input_0_1_V_WID;
wire   [0:0] load39_U0_m_axi_var_input_0_1_V_WUSER;
wire    load39_U0_m_axi_var_input_0_1_V_ARVALID;
wire   [31:0] load39_U0_m_axi_var_input_0_1_V_ARADDR;
wire   [0:0] load39_U0_m_axi_var_input_0_1_V_ARID;
wire   [31:0] load39_U0_m_axi_var_input_0_1_V_ARLEN;
wire   [2:0] load39_U0_m_axi_var_input_0_1_V_ARSIZE;
wire   [1:0] load39_U0_m_axi_var_input_0_1_V_ARBURST;
wire   [1:0] load39_U0_m_axi_var_input_0_1_V_ARLOCK;
wire   [3:0] load39_U0_m_axi_var_input_0_1_V_ARCACHE;
wire   [2:0] load39_U0_m_axi_var_input_0_1_V_ARPROT;
wire   [3:0] load39_U0_m_axi_var_input_0_1_V_ARQOS;
wire   [3:0] load39_U0_m_axi_var_input_0_1_V_ARREGION;
wire   [0:0] load39_U0_m_axi_var_input_0_1_V_ARUSER;
wire    load39_U0_m_axi_var_input_0_1_V_RREADY;
wire    load39_U0_m_axi_var_input_0_1_V_BREADY;
wire    load39_U0_var_input_0_1_V_offset_read;
wire    load39_U0_coalesced_data_num_read;
wire    load40_U0_ap_start;
wire    load40_U0_ap_done;
wire    load40_U0_ap_continue;
wire    load40_U0_ap_idle;
wire    load40_U0_ap_ready;
wire   [511:0] load40_U0_input_stream_0_2_V_V_din;
wire    load40_U0_input_stream_0_2_V_V_write;
wire    load40_U0_m_axi_var_input_0_2_V_AWVALID;
wire   [31:0] load40_U0_m_axi_var_input_0_2_V_AWADDR;
wire   [0:0] load40_U0_m_axi_var_input_0_2_V_AWID;
wire   [31:0] load40_U0_m_axi_var_input_0_2_V_AWLEN;
wire   [2:0] load40_U0_m_axi_var_input_0_2_V_AWSIZE;
wire   [1:0] load40_U0_m_axi_var_input_0_2_V_AWBURST;
wire   [1:0] load40_U0_m_axi_var_input_0_2_V_AWLOCK;
wire   [3:0] load40_U0_m_axi_var_input_0_2_V_AWCACHE;
wire   [2:0] load40_U0_m_axi_var_input_0_2_V_AWPROT;
wire   [3:0] load40_U0_m_axi_var_input_0_2_V_AWQOS;
wire   [3:0] load40_U0_m_axi_var_input_0_2_V_AWREGION;
wire   [0:0] load40_U0_m_axi_var_input_0_2_V_AWUSER;
wire    load40_U0_m_axi_var_input_0_2_V_WVALID;
wire   [511:0] load40_U0_m_axi_var_input_0_2_V_WDATA;
wire   [63:0] load40_U0_m_axi_var_input_0_2_V_WSTRB;
wire    load40_U0_m_axi_var_input_0_2_V_WLAST;
wire   [0:0] load40_U0_m_axi_var_input_0_2_V_WID;
wire   [0:0] load40_U0_m_axi_var_input_0_2_V_WUSER;
wire    load40_U0_m_axi_var_input_0_2_V_ARVALID;
wire   [31:0] load40_U0_m_axi_var_input_0_2_V_ARADDR;
wire   [0:0] load40_U0_m_axi_var_input_0_2_V_ARID;
wire   [31:0] load40_U0_m_axi_var_input_0_2_V_ARLEN;
wire   [2:0] load40_U0_m_axi_var_input_0_2_V_ARSIZE;
wire   [1:0] load40_U0_m_axi_var_input_0_2_V_ARBURST;
wire   [1:0] load40_U0_m_axi_var_input_0_2_V_ARLOCK;
wire   [3:0] load40_U0_m_axi_var_input_0_2_V_ARCACHE;
wire   [2:0] load40_U0_m_axi_var_input_0_2_V_ARPROT;
wire   [3:0] load40_U0_m_axi_var_input_0_2_V_ARQOS;
wire   [3:0] load40_U0_m_axi_var_input_0_2_V_ARREGION;
wire   [0:0] load40_U0_m_axi_var_input_0_2_V_ARUSER;
wire    load40_U0_m_axi_var_input_0_2_V_RREADY;
wire    load40_U0_m_axi_var_input_0_2_V_BREADY;
wire    load40_U0_var_input_0_2_V_offset_read;
wire    load40_U0_coalesced_data_num_read;
wire    load_U0_ap_start;
wire    load_U0_ap_done;
wire    load_U0_ap_continue;
wire    load_U0_ap_idle;
wire    load_U0_ap_ready;
wire   [511:0] load_U0_to_V_V_din;
wire    load_U0_to_V_V_write;
wire    load_U0_m_axi_from_V_AWVALID;
wire   [31:0] load_U0_m_axi_from_V_AWADDR;
wire   [0:0] load_U0_m_axi_from_V_AWID;
wire   [31:0] load_U0_m_axi_from_V_AWLEN;
wire   [2:0] load_U0_m_axi_from_V_AWSIZE;
wire   [1:0] load_U0_m_axi_from_V_AWBURST;
wire   [1:0] load_U0_m_axi_from_V_AWLOCK;
wire   [3:0] load_U0_m_axi_from_V_AWCACHE;
wire   [2:0] load_U0_m_axi_from_V_AWPROT;
wire   [3:0] load_U0_m_axi_from_V_AWQOS;
wire   [3:0] load_U0_m_axi_from_V_AWREGION;
wire   [0:0] load_U0_m_axi_from_V_AWUSER;
wire    load_U0_m_axi_from_V_WVALID;
wire   [511:0] load_U0_m_axi_from_V_WDATA;
wire   [63:0] load_U0_m_axi_from_V_WSTRB;
wire    load_U0_m_axi_from_V_WLAST;
wire   [0:0] load_U0_m_axi_from_V_WID;
wire   [0:0] load_U0_m_axi_from_V_WUSER;
wire    load_U0_m_axi_from_V_ARVALID;
wire   [31:0] load_U0_m_axi_from_V_ARADDR;
wire   [0:0] load_U0_m_axi_from_V_ARID;
wire   [31:0] load_U0_m_axi_from_V_ARLEN;
wire   [2:0] load_U0_m_axi_from_V_ARSIZE;
wire   [1:0] load_U0_m_axi_from_V_ARBURST;
wire   [1:0] load_U0_m_axi_from_V_ARLOCK;
wire   [3:0] load_U0_m_axi_from_V_ARCACHE;
wire   [2:0] load_U0_m_axi_from_V_ARPROT;
wire   [3:0] load_U0_m_axi_from_V_ARQOS;
wire   [3:0] load_U0_m_axi_from_V_ARREGION;
wire   [0:0] load_U0_m_axi_from_V_ARUSER;
wire    load_U0_m_axi_from_V_RREADY;
wire    load_U0_m_axi_from_V_BREADY;
wire    load_U0_from_V_offset_read;
wire    load_U0_coalesced_data_num_read;
wire    compute_U0_ap_start;
wire    compute_U0_ap_done;
wire    compute_U0_ap_continue;
wire    compute_U0_ap_idle;
wire    compute_U0_ap_ready;
wire   [511:0] compute_U0_to_chan_0_bank_0_V_V_din;
wire    compute_U0_to_chan_0_bank_0_V_V_write;
wire   [511:0] compute_U0_to_chan_0_bank_1_V_V_din;
wire    compute_U0_to_chan_0_bank_1_V_V_write;
wire   [511:0] compute_U0_to_chan_0_bank_2_V_V_din;
wire    compute_U0_to_chan_0_bank_2_V_V_write;
wire   [511:0] compute_U0_to_chan_0_bank_3_V_V_din;
wire    compute_U0_to_chan_0_bank_3_V_V_write;
wire    compute_U0_from_chan_0_bank_0_V_V_read;
wire    compute_U0_from_chan_0_bank_1_V_V_read;
wire    compute_U0_from_chan_0_bank_2_V_V_read;
wire    compute_U0_from_chan_0_bank_3_V_V_read;
wire    compute_U0_coalesced_data_num_read;
wire   [63:0] compute_U0_coalesced_data_num_out_din;
wire    compute_U0_coalesced_data_num_out_write;
wire   [63:0] compute_U0_coalesced_data_num_out1_din;
wire    compute_U0_coalesced_data_num_out1_write;
wire   [63:0] compute_U0_coalesced_data_num_out2_din;
wire    compute_U0_coalesced_data_num_out2_write;
wire   [63:0] compute_U0_coalesced_data_num_out3_din;
wire    compute_U0_coalesced_data_num_out3_write;
wire    store41_U0_ap_start;
wire    store41_U0_ap_done;
wire    store41_U0_ap_continue;
wire    store41_U0_ap_idle;
wire    store41_U0_ap_ready;
wire    store41_U0_m_axi_var_output_0_0_V_AWVALID;
wire   [31:0] store41_U0_m_axi_var_output_0_0_V_AWADDR;
wire   [0:0] store41_U0_m_axi_var_output_0_0_V_AWID;
wire   [31:0] store41_U0_m_axi_var_output_0_0_V_AWLEN;
wire   [2:0] store41_U0_m_axi_var_output_0_0_V_AWSIZE;
wire   [1:0] store41_U0_m_axi_var_output_0_0_V_AWBURST;
wire   [1:0] store41_U0_m_axi_var_output_0_0_V_AWLOCK;
wire   [3:0] store41_U0_m_axi_var_output_0_0_V_AWCACHE;
wire   [2:0] store41_U0_m_axi_var_output_0_0_V_AWPROT;
wire   [3:0] store41_U0_m_axi_var_output_0_0_V_AWQOS;
wire   [3:0] store41_U0_m_axi_var_output_0_0_V_AWREGION;
wire   [0:0] store41_U0_m_axi_var_output_0_0_V_AWUSER;
wire    store41_U0_m_axi_var_output_0_0_V_WVALID;
wire   [511:0] store41_U0_m_axi_var_output_0_0_V_WDATA;
wire   [63:0] store41_U0_m_axi_var_output_0_0_V_WSTRB;
wire    store41_U0_m_axi_var_output_0_0_V_WLAST;
wire   [0:0] store41_U0_m_axi_var_output_0_0_V_WID;
wire   [0:0] store41_U0_m_axi_var_output_0_0_V_WUSER;
wire    store41_U0_m_axi_var_output_0_0_V_ARVALID;
wire   [31:0] store41_U0_m_axi_var_output_0_0_V_ARADDR;
wire   [0:0] store41_U0_m_axi_var_output_0_0_V_ARID;
wire   [31:0] store41_U0_m_axi_var_output_0_0_V_ARLEN;
wire   [2:0] store41_U0_m_axi_var_output_0_0_V_ARSIZE;
wire   [1:0] store41_U0_m_axi_var_output_0_0_V_ARBURST;
wire   [1:0] store41_U0_m_axi_var_output_0_0_V_ARLOCK;
wire   [3:0] store41_U0_m_axi_var_output_0_0_V_ARCACHE;
wire   [2:0] store41_U0_m_axi_var_output_0_0_V_ARPROT;
wire   [3:0] store41_U0_m_axi_var_output_0_0_V_ARQOS;
wire   [3:0] store41_U0_m_axi_var_output_0_0_V_ARREGION;
wire   [0:0] store41_U0_m_axi_var_output_0_0_V_ARUSER;
wire    store41_U0_m_axi_var_output_0_0_V_RREADY;
wire    store41_U0_m_axi_var_output_0_0_V_BREADY;
wire    store41_U0_var_output_0_0_V_offset_read;
wire    store41_U0_output_stream_0_0_V_V_read;
wire    store41_U0_coalesced_data_num_read;
wire    ap_sync_continue;
wire    store42_U0_ap_start;
wire    store42_U0_ap_done;
wire    store42_U0_ap_continue;
wire    store42_U0_ap_idle;
wire    store42_U0_ap_ready;
wire    store42_U0_m_axi_var_output_0_1_V_AWVALID;
wire   [31:0] store42_U0_m_axi_var_output_0_1_V_AWADDR;
wire   [0:0] store42_U0_m_axi_var_output_0_1_V_AWID;
wire   [31:0] store42_U0_m_axi_var_output_0_1_V_AWLEN;
wire   [2:0] store42_U0_m_axi_var_output_0_1_V_AWSIZE;
wire   [1:0] store42_U0_m_axi_var_output_0_1_V_AWBURST;
wire   [1:0] store42_U0_m_axi_var_output_0_1_V_AWLOCK;
wire   [3:0] store42_U0_m_axi_var_output_0_1_V_AWCACHE;
wire   [2:0] store42_U0_m_axi_var_output_0_1_V_AWPROT;
wire   [3:0] store42_U0_m_axi_var_output_0_1_V_AWQOS;
wire   [3:0] store42_U0_m_axi_var_output_0_1_V_AWREGION;
wire   [0:0] store42_U0_m_axi_var_output_0_1_V_AWUSER;
wire    store42_U0_m_axi_var_output_0_1_V_WVALID;
wire   [511:0] store42_U0_m_axi_var_output_0_1_V_WDATA;
wire   [63:0] store42_U0_m_axi_var_output_0_1_V_WSTRB;
wire    store42_U0_m_axi_var_output_0_1_V_WLAST;
wire   [0:0] store42_U0_m_axi_var_output_0_1_V_WID;
wire   [0:0] store42_U0_m_axi_var_output_0_1_V_WUSER;
wire    store42_U0_m_axi_var_output_0_1_V_ARVALID;
wire   [31:0] store42_U0_m_axi_var_output_0_1_V_ARADDR;
wire   [0:0] store42_U0_m_axi_var_output_0_1_V_ARID;
wire   [31:0] store42_U0_m_axi_var_output_0_1_V_ARLEN;
wire   [2:0] store42_U0_m_axi_var_output_0_1_V_ARSIZE;
wire   [1:0] store42_U0_m_axi_var_output_0_1_V_ARBURST;
wire   [1:0] store42_U0_m_axi_var_output_0_1_V_ARLOCK;
wire   [3:0] store42_U0_m_axi_var_output_0_1_V_ARCACHE;
wire   [2:0] store42_U0_m_axi_var_output_0_1_V_ARPROT;
wire   [3:0] store42_U0_m_axi_var_output_0_1_V_ARQOS;
wire   [3:0] store42_U0_m_axi_var_output_0_1_V_ARREGION;
wire   [0:0] store42_U0_m_axi_var_output_0_1_V_ARUSER;
wire    store42_U0_m_axi_var_output_0_1_V_RREADY;
wire    store42_U0_m_axi_var_output_0_1_V_BREADY;
wire    store42_U0_var_output_0_1_V_offset_read;
wire    store42_U0_output_stream_0_1_V_V_read;
wire    store42_U0_coalesced_data_num_read;
wire    store43_U0_ap_start;
wire    store43_U0_ap_done;
wire    store43_U0_ap_continue;
wire    store43_U0_ap_idle;
wire    store43_U0_ap_ready;
wire    store43_U0_m_axi_var_output_0_2_V_AWVALID;
wire   [31:0] store43_U0_m_axi_var_output_0_2_V_AWADDR;
wire   [0:0] store43_U0_m_axi_var_output_0_2_V_AWID;
wire   [31:0] store43_U0_m_axi_var_output_0_2_V_AWLEN;
wire   [2:0] store43_U0_m_axi_var_output_0_2_V_AWSIZE;
wire   [1:0] store43_U0_m_axi_var_output_0_2_V_AWBURST;
wire   [1:0] store43_U0_m_axi_var_output_0_2_V_AWLOCK;
wire   [3:0] store43_U0_m_axi_var_output_0_2_V_AWCACHE;
wire   [2:0] store43_U0_m_axi_var_output_0_2_V_AWPROT;
wire   [3:0] store43_U0_m_axi_var_output_0_2_V_AWQOS;
wire   [3:0] store43_U0_m_axi_var_output_0_2_V_AWREGION;
wire   [0:0] store43_U0_m_axi_var_output_0_2_V_AWUSER;
wire    store43_U0_m_axi_var_output_0_2_V_WVALID;
wire   [511:0] store43_U0_m_axi_var_output_0_2_V_WDATA;
wire   [63:0] store43_U0_m_axi_var_output_0_2_V_WSTRB;
wire    store43_U0_m_axi_var_output_0_2_V_WLAST;
wire   [0:0] store43_U0_m_axi_var_output_0_2_V_WID;
wire   [0:0] store43_U0_m_axi_var_output_0_2_V_WUSER;
wire    store43_U0_m_axi_var_output_0_2_V_ARVALID;
wire   [31:0] store43_U0_m_axi_var_output_0_2_V_ARADDR;
wire   [0:0] store43_U0_m_axi_var_output_0_2_V_ARID;
wire   [31:0] store43_U0_m_axi_var_output_0_2_V_ARLEN;
wire   [2:0] store43_U0_m_axi_var_output_0_2_V_ARSIZE;
wire   [1:0] store43_U0_m_axi_var_output_0_2_V_ARBURST;
wire   [1:0] store43_U0_m_axi_var_output_0_2_V_ARLOCK;
wire   [3:0] store43_U0_m_axi_var_output_0_2_V_ARCACHE;
wire   [2:0] store43_U0_m_axi_var_output_0_2_V_ARPROT;
wire   [3:0] store43_U0_m_axi_var_output_0_2_V_ARQOS;
wire   [3:0] store43_U0_m_axi_var_output_0_2_V_ARREGION;
wire   [0:0] store43_U0_m_axi_var_output_0_2_V_ARUSER;
wire    store43_U0_m_axi_var_output_0_2_V_RREADY;
wire    store43_U0_m_axi_var_output_0_2_V_BREADY;
wire    store43_U0_var_output_0_2_V_offset_read;
wire    store43_U0_output_stream_0_2_V_V_read;
wire    store43_U0_coalesced_data_num_read;
wire    store_U0_ap_start;
wire    store_U0_ap_done;
wire    store_U0_ap_continue;
wire    store_U0_ap_idle;
wire    store_U0_ap_ready;
wire    store_U0_m_axi_to_V_AWVALID;
wire   [31:0] store_U0_m_axi_to_V_AWADDR;
wire   [0:0] store_U0_m_axi_to_V_AWID;
wire   [31:0] store_U0_m_axi_to_V_AWLEN;
wire   [2:0] store_U0_m_axi_to_V_AWSIZE;
wire   [1:0] store_U0_m_axi_to_V_AWBURST;
wire   [1:0] store_U0_m_axi_to_V_AWLOCK;
wire   [3:0] store_U0_m_axi_to_V_AWCACHE;
wire   [2:0] store_U0_m_axi_to_V_AWPROT;
wire   [3:0] store_U0_m_axi_to_V_AWQOS;
wire   [3:0] store_U0_m_axi_to_V_AWREGION;
wire   [0:0] store_U0_m_axi_to_V_AWUSER;
wire    store_U0_m_axi_to_V_WVALID;
wire   [511:0] store_U0_m_axi_to_V_WDATA;
wire   [63:0] store_U0_m_axi_to_V_WSTRB;
wire    store_U0_m_axi_to_V_WLAST;
wire   [0:0] store_U0_m_axi_to_V_WID;
wire   [0:0] store_U0_m_axi_to_V_WUSER;
wire    store_U0_m_axi_to_V_ARVALID;
wire   [31:0] store_U0_m_axi_to_V_ARADDR;
wire   [0:0] store_U0_m_axi_to_V_ARID;
wire   [31:0] store_U0_m_axi_to_V_ARLEN;
wire   [2:0] store_U0_m_axi_to_V_ARSIZE;
wire   [1:0] store_U0_m_axi_to_V_ARBURST;
wire   [1:0] store_U0_m_axi_to_V_ARLOCK;
wire   [3:0] store_U0_m_axi_to_V_ARCACHE;
wire   [2:0] store_U0_m_axi_to_V_ARPROT;
wire   [3:0] store_U0_m_axi_to_V_ARQOS;
wire   [3:0] store_U0_m_axi_to_V_ARREGION;
wire   [0:0] store_U0_m_axi_to_V_ARUSER;
wire    store_U0_m_axi_to_V_RREADY;
wire    store_U0_m_axi_to_V_BREADY;
wire    store_U0_to_V_offset_read;
wire    store_U0_from_V_V_read;
wire    store_U0_coalesced_data_num_read;
wire    coalesced_data_num_c_full_n;
wire   [63:0] coalesced_data_num_c_dout;
wire    coalesced_data_num_c_empty_n;
wire    coalesced_data_num_c12_full_n;
wire   [63:0] coalesced_data_num_c12_dout;
wire    coalesced_data_num_c12_empty_n;
wire    coalesced_data_num_c13_full_n;
wire   [63:0] coalesced_data_num_c13_dout;
wire    coalesced_data_num_c13_empty_n;
wire    coalesced_data_num_c14_full_n;
wire   [63:0] coalesced_data_num_c14_dout;
wire    coalesced_data_num_c14_empty_n;
wire    var_output_0_0_V_c_full_n;
wire   [31:0] var_output_0_0_V_c_dout;
wire    var_output_0_0_V_c_empty_n;
wire    var_output_0_1_V_c_full_n;
wire   [31:0] var_output_0_1_V_c_dout;
wire    var_output_0_1_V_c_empty_n;
wire    var_output_0_2_V_c_full_n;
wire   [31:0] var_output_0_2_V_c_dout;
wire    var_output_0_2_V_c_empty_n;
wire    var_output_0_3_V_c_full_n;
wire   [31:0] var_output_0_3_V_c_dout;
wire    var_output_0_3_V_c_empty_n;
wire    var_input_0_0_V_c_full_n;
wire   [31:0] var_input_0_0_V_c_dout;
wire    var_input_0_0_V_c_empty_n;
wire    var_input_0_1_V_c_full_n;
wire   [31:0] var_input_0_1_V_c_dout;
wire    var_input_0_1_V_c_empty_n;
wire    var_input_0_2_V_c_full_n;
wire   [31:0] var_input_0_2_V_c_dout;
wire    var_input_0_2_V_c_empty_n;
wire    var_input_0_3_V_c_full_n;
wire   [31:0] var_input_0_3_V_c_dout;
wire    var_input_0_3_V_c_empty_n;
wire    input_stream_0_0_V_V_full_n;
wire   [511:0] input_stream_0_0_V_V_dout;
wire    input_stream_0_0_V_V_empty_n;
wire    coalesced_data_num_c15_full_n;
wire   [63:0] coalesced_data_num_c15_dout;
wire    coalesced_data_num_c15_empty_n;
wire    input_stream_0_1_V_V_full_n;
wire   [511:0] input_stream_0_1_V_V_dout;
wire    input_stream_0_1_V_V_empty_n;
wire    input_stream_0_2_V_V_full_n;
wire   [511:0] input_stream_0_2_V_V_dout;
wire    input_stream_0_2_V_V_empty_n;
wire    input_stream_0_3_V_V_full_n;
wire   [511:0] input_stream_0_3_V_V_dout;
wire    input_stream_0_3_V_V_empty_n;
wire    output_stream_0_0_V_V_full_n;
wire   [511:0] output_stream_0_0_V_V_dout;
wire    output_stream_0_0_V_V_empty_n;
wire    output_stream_0_1_V_V_full_n;
wire   [511:0] output_stream_0_1_V_V_dout;
wire    output_stream_0_1_V_V_empty_n;
wire    output_stream_0_2_V_V_full_n;
wire   [511:0] output_stream_0_2_V_V_dout;
wire    output_stream_0_2_V_V_empty_n;
wire    output_stream_0_3_V_V_full_n;
wire   [511:0] output_stream_0_3_V_V_dout;
wire    output_stream_0_3_V_V_empty_n;
wire    coalesced_data_num_c16_full_n;
wire   [63:0] coalesced_data_num_c16_dout;
wire    coalesced_data_num_c16_empty_n;
wire    coalesced_data_num_c17_full_n;
wire   [63:0] coalesced_data_num_c17_dout;
wire    coalesced_data_num_c17_empty_n;
wire    coalesced_data_num_c18_full_n;
wire   [63:0] coalesced_data_num_c18_dout;
wire    coalesced_data_num_c18_empty_n;
wire    coalesced_data_num_c19_full_n;
wire   [63:0] coalesced_data_num_c19_dout;
wire    coalesced_data_num_c19_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_load38_U0_ap_ready;
wire    ap_sync_load38_U0_ap_ready;
reg   [1:0] load38_U0_ap_ready_count;
reg    ap_sync_reg_load39_U0_ap_ready;
wire    ap_sync_load39_U0_ap_ready;
reg   [1:0] load39_U0_ap_ready_count;
reg    ap_sync_reg_load40_U0_ap_ready;
wire    ap_sync_load40_U0_ap_ready;
reg   [1:0] load40_U0_ap_ready_count;
reg    ap_sync_reg_load_U0_ap_ready;
wire    ap_sync_load_U0_ap_ready;
reg   [1:0] load_U0_ap_ready_count;
reg    ap_sync_reg_jacobi2d_kernel_entry118311_U0_ap_ready;
wire    ap_sync_jacobi2d_kernel_entry118311_U0_ap_ready;
reg   [1:0] jacobi2d_kernel_entry118311_U0_ap_ready_count;
wire   [0:0] start_for_store41_U0_din;
wire    start_for_store41_U0_full_n;
wire   [0:0] start_for_store41_U0_dout;
wire    start_for_store41_U0_empty_n;
wire   [0:0] start_for_store42_U0_din;
wire    start_for_store42_U0_full_n;
wire   [0:0] start_for_store42_U0_dout;
wire    start_for_store42_U0_empty_n;
wire   [0:0] start_for_store43_U0_din;
wire    start_for_store43_U0_full_n;
wire   [0:0] start_for_store43_U0_dout;
wire    start_for_store43_U0_empty_n;
wire   [0:0] start_for_store_U0_din;
wire    start_for_store_U0_full_n;
wire   [0:0] start_for_store_U0_dout;
wire    start_for_store_U0_empty_n;
wire   [0:0] start_for_compute_U0_din;
wire    start_for_compute_U0_full_n;
wire   [0:0] start_for_compute_U0_dout;
wire    start_for_compute_U0_empty_n;
wire    load39_U0_start_full_n;
wire    load39_U0_start_write;
wire    load40_U0_start_full_n;
wire    load40_U0_start_write;
wire    load_U0_start_full_n;
wire    load_U0_start_write;
wire    compute_U0_start_full_n;
wire    compute_U0_start_write;
wire    store41_U0_start_full_n;
wire    store41_U0_start_write;
wire    store42_U0_start_full_n;
wire    store42_U0_start_write;
wire    store43_U0_start_full_n;
wire    store43_U0_start_write;
wire    store_U0_start_full_n;
wire    store_U0_start_write;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_sync_reg_load38_U0_ap_ready = 1'b0;
#0 load38_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_load39_U0_ap_ready = 1'b0;
#0 load39_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_load40_U0_ap_ready = 1'b0;
#0 load40_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_load_U0_ap_ready = 1'b0;
#0 load_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_jacobi2d_kernel_entry118311_U0_ap_ready = 1'b0;
#0 jacobi2d_kernel_entry118311_U0_ap_ready_count = 2'd0;
end

jacobi2d_kernel_jacobi2d_kernel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
jacobi2d_kernel_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .var_output_0_0_V(var_output_0_0_V),
    .var_output_0_1_V(var_output_0_1_V),
    .var_output_0_2_V(var_output_0_2_V),
    .var_output_0_3_V(var_output_0_3_V),
    .var_input_0_0_V(var_input_0_0_V),
    .var_input_0_1_V(var_input_0_1_V),
    .var_input_0_2_V(var_input_0_2_V),
    .var_input_0_3_V(var_input_0_3_V),
    .coalesced_data_num(coalesced_data_num),
    .tile_data_num(tile_data_num),
    .tile_num_dim_0(tile_num_dim_0),
    .input_size_dim_0(input_size_dim_0),
    .input_size_dim_1(input_size_dim_1)
);

jacobi2d_kernel_jacobi2d_kernel_chan0bank0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 512 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 125 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_CHAN0BANK0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_CHAN0BANK0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_CHAN0BANK0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_CHAN0BANK0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_CHAN0BANK0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_CHAN0BANK0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_CHAN0BANK0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_CHAN0BANK0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_CHAN0BANK0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_CHAN0BANK0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_CHAN0BANK0_CACHE_VALUE ))
jacobi2d_kernel_chan0bank0_m_axi_U(
    .AWVALID(m_axi_chan0bank0_AWVALID),
    .AWREADY(m_axi_chan0bank0_AWREADY),
    .AWADDR(m_axi_chan0bank0_AWADDR),
    .AWID(m_axi_chan0bank0_AWID),
    .AWLEN(m_axi_chan0bank0_AWLEN),
    .AWSIZE(m_axi_chan0bank0_AWSIZE),
    .AWBURST(m_axi_chan0bank0_AWBURST),
    .AWLOCK(m_axi_chan0bank0_AWLOCK),
    .AWCACHE(m_axi_chan0bank0_AWCACHE),
    .AWPROT(m_axi_chan0bank0_AWPROT),
    .AWQOS(m_axi_chan0bank0_AWQOS),
    .AWREGION(m_axi_chan0bank0_AWREGION),
    .AWUSER(m_axi_chan0bank0_AWUSER),
    .WVALID(m_axi_chan0bank0_WVALID),
    .WREADY(m_axi_chan0bank0_WREADY),
    .WDATA(m_axi_chan0bank0_WDATA),
    .WSTRB(m_axi_chan0bank0_WSTRB),
    .WLAST(m_axi_chan0bank0_WLAST),
    .WID(m_axi_chan0bank0_WID),
    .WUSER(m_axi_chan0bank0_WUSER),
    .ARVALID(m_axi_chan0bank0_ARVALID),
    .ARREADY(m_axi_chan0bank0_ARREADY),
    .ARADDR(m_axi_chan0bank0_ARADDR),
    .ARID(m_axi_chan0bank0_ARID),
    .ARLEN(m_axi_chan0bank0_ARLEN),
    .ARSIZE(m_axi_chan0bank0_ARSIZE),
    .ARBURST(m_axi_chan0bank0_ARBURST),
    .ARLOCK(m_axi_chan0bank0_ARLOCK),
    .ARCACHE(m_axi_chan0bank0_ARCACHE),
    .ARPROT(m_axi_chan0bank0_ARPROT),
    .ARQOS(m_axi_chan0bank0_ARQOS),
    .ARREGION(m_axi_chan0bank0_ARREGION),
    .ARUSER(m_axi_chan0bank0_ARUSER),
    .RVALID(m_axi_chan0bank0_RVALID),
    .RREADY(m_axi_chan0bank0_RREADY),
    .RDATA(m_axi_chan0bank0_RDATA),
    .RLAST(m_axi_chan0bank0_RLAST),
    .RID(m_axi_chan0bank0_RID),
    .RUSER(m_axi_chan0bank0_RUSER),
    .RRESP(m_axi_chan0bank0_RRESP),
    .BVALID(m_axi_chan0bank0_BVALID),
    .BREADY(m_axi_chan0bank0_BREADY),
    .BRESP(m_axi_chan0bank0_BRESP),
    .BID(m_axi_chan0bank0_BID),
    .BUSER(m_axi_chan0bank0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(load38_U0_m_axi_var_input_0_0_V_ARVALID),
    .I_ARREADY(chan0bank0_ARREADY),
    .I_ARADDR(load38_U0_m_axi_var_input_0_0_V_ARADDR),
    .I_ARID(load38_U0_m_axi_var_input_0_0_V_ARID),
    .I_ARLEN(load38_U0_m_axi_var_input_0_0_V_ARLEN),
    .I_ARSIZE(load38_U0_m_axi_var_input_0_0_V_ARSIZE),
    .I_ARLOCK(load38_U0_m_axi_var_input_0_0_V_ARLOCK),
    .I_ARCACHE(load38_U0_m_axi_var_input_0_0_V_ARCACHE),
    .I_ARQOS(load38_U0_m_axi_var_input_0_0_V_ARQOS),
    .I_ARPROT(load38_U0_m_axi_var_input_0_0_V_ARPROT),
    .I_ARUSER(load38_U0_m_axi_var_input_0_0_V_ARUSER),
    .I_ARBURST(load38_U0_m_axi_var_input_0_0_V_ARBURST),
    .I_ARREGION(load38_U0_m_axi_var_input_0_0_V_ARREGION),
    .I_RVALID(chan0bank0_RVALID),
    .I_RREADY(load38_U0_m_axi_var_input_0_0_V_RREADY),
    .I_RDATA(chan0bank0_RDATA),
    .I_RID(chan0bank0_RID),
    .I_RUSER(chan0bank0_RUSER),
    .I_RRESP(chan0bank0_RRESP),
    .I_RLAST(chan0bank0_RLAST),
    .I_AWVALID(store41_U0_m_axi_var_output_0_0_V_AWVALID),
    .I_AWREADY(chan0bank0_AWREADY),
    .I_AWADDR(store41_U0_m_axi_var_output_0_0_V_AWADDR),
    .I_AWID(store41_U0_m_axi_var_output_0_0_V_AWID),
    .I_AWLEN(store41_U0_m_axi_var_output_0_0_V_AWLEN),
    .I_AWSIZE(store41_U0_m_axi_var_output_0_0_V_AWSIZE),
    .I_AWLOCK(store41_U0_m_axi_var_output_0_0_V_AWLOCK),
    .I_AWCACHE(store41_U0_m_axi_var_output_0_0_V_AWCACHE),
    .I_AWQOS(store41_U0_m_axi_var_output_0_0_V_AWQOS),
    .I_AWPROT(store41_U0_m_axi_var_output_0_0_V_AWPROT),
    .I_AWUSER(store41_U0_m_axi_var_output_0_0_V_AWUSER),
    .I_AWBURST(store41_U0_m_axi_var_output_0_0_V_AWBURST),
    .I_AWREGION(store41_U0_m_axi_var_output_0_0_V_AWREGION),
    .I_WVALID(store41_U0_m_axi_var_output_0_0_V_WVALID),
    .I_WREADY(chan0bank0_WREADY),
    .I_WDATA(store41_U0_m_axi_var_output_0_0_V_WDATA),
    .I_WID(store41_U0_m_axi_var_output_0_0_V_WID),
    .I_WUSER(store41_U0_m_axi_var_output_0_0_V_WUSER),
    .I_WLAST(store41_U0_m_axi_var_output_0_0_V_WLAST),
    .I_WSTRB(store41_U0_m_axi_var_output_0_0_V_WSTRB),
    .I_BVALID(chan0bank0_BVALID),
    .I_BREADY(store41_U0_m_axi_var_output_0_0_V_BREADY),
    .I_BRESP(chan0bank0_BRESP),
    .I_BID(chan0bank0_BID),
    .I_BUSER(chan0bank0_BUSER)
);

jacobi2d_kernel_jacobi2d_kernel_chan0bank1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 512 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 125 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_CHAN0BANK1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_CHAN0BANK1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_CHAN0BANK1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_CHAN0BANK1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_CHAN0BANK1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_CHAN0BANK1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_CHAN0BANK1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_CHAN0BANK1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_CHAN0BANK1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_CHAN0BANK1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_CHAN0BANK1_CACHE_VALUE ))
jacobi2d_kernel_chan0bank1_m_axi_U(
    .AWVALID(m_axi_chan0bank1_AWVALID),
    .AWREADY(m_axi_chan0bank1_AWREADY),
    .AWADDR(m_axi_chan0bank1_AWADDR),
    .AWID(m_axi_chan0bank1_AWID),
    .AWLEN(m_axi_chan0bank1_AWLEN),
    .AWSIZE(m_axi_chan0bank1_AWSIZE),
    .AWBURST(m_axi_chan0bank1_AWBURST),
    .AWLOCK(m_axi_chan0bank1_AWLOCK),
    .AWCACHE(m_axi_chan0bank1_AWCACHE),
    .AWPROT(m_axi_chan0bank1_AWPROT),
    .AWQOS(m_axi_chan0bank1_AWQOS),
    .AWREGION(m_axi_chan0bank1_AWREGION),
    .AWUSER(m_axi_chan0bank1_AWUSER),
    .WVALID(m_axi_chan0bank1_WVALID),
    .WREADY(m_axi_chan0bank1_WREADY),
    .WDATA(m_axi_chan0bank1_WDATA),
    .WSTRB(m_axi_chan0bank1_WSTRB),
    .WLAST(m_axi_chan0bank1_WLAST),
    .WID(m_axi_chan0bank1_WID),
    .WUSER(m_axi_chan0bank1_WUSER),
    .ARVALID(m_axi_chan0bank1_ARVALID),
    .ARREADY(m_axi_chan0bank1_ARREADY),
    .ARADDR(m_axi_chan0bank1_ARADDR),
    .ARID(m_axi_chan0bank1_ARID),
    .ARLEN(m_axi_chan0bank1_ARLEN),
    .ARSIZE(m_axi_chan0bank1_ARSIZE),
    .ARBURST(m_axi_chan0bank1_ARBURST),
    .ARLOCK(m_axi_chan0bank1_ARLOCK),
    .ARCACHE(m_axi_chan0bank1_ARCACHE),
    .ARPROT(m_axi_chan0bank1_ARPROT),
    .ARQOS(m_axi_chan0bank1_ARQOS),
    .ARREGION(m_axi_chan0bank1_ARREGION),
    .ARUSER(m_axi_chan0bank1_ARUSER),
    .RVALID(m_axi_chan0bank1_RVALID),
    .RREADY(m_axi_chan0bank1_RREADY),
    .RDATA(m_axi_chan0bank1_RDATA),
    .RLAST(m_axi_chan0bank1_RLAST),
    .RID(m_axi_chan0bank1_RID),
    .RUSER(m_axi_chan0bank1_RUSER),
    .RRESP(m_axi_chan0bank1_RRESP),
    .BVALID(m_axi_chan0bank1_BVALID),
    .BREADY(m_axi_chan0bank1_BREADY),
    .BRESP(m_axi_chan0bank1_BRESP),
    .BID(m_axi_chan0bank1_BID),
    .BUSER(m_axi_chan0bank1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(load39_U0_m_axi_var_input_0_1_V_ARVALID),
    .I_ARREADY(chan0bank1_ARREADY),
    .I_ARADDR(load39_U0_m_axi_var_input_0_1_V_ARADDR),
    .I_ARID(load39_U0_m_axi_var_input_0_1_V_ARID),
    .I_ARLEN(load39_U0_m_axi_var_input_0_1_V_ARLEN),
    .I_ARSIZE(load39_U0_m_axi_var_input_0_1_V_ARSIZE),
    .I_ARLOCK(load39_U0_m_axi_var_input_0_1_V_ARLOCK),
    .I_ARCACHE(load39_U0_m_axi_var_input_0_1_V_ARCACHE),
    .I_ARQOS(load39_U0_m_axi_var_input_0_1_V_ARQOS),
    .I_ARPROT(load39_U0_m_axi_var_input_0_1_V_ARPROT),
    .I_ARUSER(load39_U0_m_axi_var_input_0_1_V_ARUSER),
    .I_ARBURST(load39_U0_m_axi_var_input_0_1_V_ARBURST),
    .I_ARREGION(load39_U0_m_axi_var_input_0_1_V_ARREGION),
    .I_RVALID(chan0bank1_RVALID),
    .I_RREADY(load39_U0_m_axi_var_input_0_1_V_RREADY),
    .I_RDATA(chan0bank1_RDATA),
    .I_RID(chan0bank1_RID),
    .I_RUSER(chan0bank1_RUSER),
    .I_RRESP(chan0bank1_RRESP),
    .I_RLAST(chan0bank1_RLAST),
    .I_AWVALID(store42_U0_m_axi_var_output_0_1_V_AWVALID),
    .I_AWREADY(chan0bank1_AWREADY),
    .I_AWADDR(store42_U0_m_axi_var_output_0_1_V_AWADDR),
    .I_AWID(store42_U0_m_axi_var_output_0_1_V_AWID),
    .I_AWLEN(store42_U0_m_axi_var_output_0_1_V_AWLEN),
    .I_AWSIZE(store42_U0_m_axi_var_output_0_1_V_AWSIZE),
    .I_AWLOCK(store42_U0_m_axi_var_output_0_1_V_AWLOCK),
    .I_AWCACHE(store42_U0_m_axi_var_output_0_1_V_AWCACHE),
    .I_AWQOS(store42_U0_m_axi_var_output_0_1_V_AWQOS),
    .I_AWPROT(store42_U0_m_axi_var_output_0_1_V_AWPROT),
    .I_AWUSER(store42_U0_m_axi_var_output_0_1_V_AWUSER),
    .I_AWBURST(store42_U0_m_axi_var_output_0_1_V_AWBURST),
    .I_AWREGION(store42_U0_m_axi_var_output_0_1_V_AWREGION),
    .I_WVALID(store42_U0_m_axi_var_output_0_1_V_WVALID),
    .I_WREADY(chan0bank1_WREADY),
    .I_WDATA(store42_U0_m_axi_var_output_0_1_V_WDATA),
    .I_WID(store42_U0_m_axi_var_output_0_1_V_WID),
    .I_WUSER(store42_U0_m_axi_var_output_0_1_V_WUSER),
    .I_WLAST(store42_U0_m_axi_var_output_0_1_V_WLAST),
    .I_WSTRB(store42_U0_m_axi_var_output_0_1_V_WSTRB),
    .I_BVALID(chan0bank1_BVALID),
    .I_BREADY(store42_U0_m_axi_var_output_0_1_V_BREADY),
    .I_BRESP(chan0bank1_BRESP),
    .I_BID(chan0bank1_BID),
    .I_BUSER(chan0bank1_BUSER)
);

jacobi2d_kernel_jacobi2d_kernel_chan0bank2_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 512 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 125 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_CHAN0BANK2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_CHAN0BANK2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_CHAN0BANK2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_CHAN0BANK2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_CHAN0BANK2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_CHAN0BANK2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_CHAN0BANK2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_CHAN0BANK2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_CHAN0BANK2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_CHAN0BANK2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_CHAN0BANK2_CACHE_VALUE ))
jacobi2d_kernel_chan0bank2_m_axi_U(
    .AWVALID(m_axi_chan0bank2_AWVALID),
    .AWREADY(m_axi_chan0bank2_AWREADY),
    .AWADDR(m_axi_chan0bank2_AWADDR),
    .AWID(m_axi_chan0bank2_AWID),
    .AWLEN(m_axi_chan0bank2_AWLEN),
    .AWSIZE(m_axi_chan0bank2_AWSIZE),
    .AWBURST(m_axi_chan0bank2_AWBURST),
    .AWLOCK(m_axi_chan0bank2_AWLOCK),
    .AWCACHE(m_axi_chan0bank2_AWCACHE),
    .AWPROT(m_axi_chan0bank2_AWPROT),
    .AWQOS(m_axi_chan0bank2_AWQOS),
    .AWREGION(m_axi_chan0bank2_AWREGION),
    .AWUSER(m_axi_chan0bank2_AWUSER),
    .WVALID(m_axi_chan0bank2_WVALID),
    .WREADY(m_axi_chan0bank2_WREADY),
    .WDATA(m_axi_chan0bank2_WDATA),
    .WSTRB(m_axi_chan0bank2_WSTRB),
    .WLAST(m_axi_chan0bank2_WLAST),
    .WID(m_axi_chan0bank2_WID),
    .WUSER(m_axi_chan0bank2_WUSER),
    .ARVALID(m_axi_chan0bank2_ARVALID),
    .ARREADY(m_axi_chan0bank2_ARREADY),
    .ARADDR(m_axi_chan0bank2_ARADDR),
    .ARID(m_axi_chan0bank2_ARID),
    .ARLEN(m_axi_chan0bank2_ARLEN),
    .ARSIZE(m_axi_chan0bank2_ARSIZE),
    .ARBURST(m_axi_chan0bank2_ARBURST),
    .ARLOCK(m_axi_chan0bank2_ARLOCK),
    .ARCACHE(m_axi_chan0bank2_ARCACHE),
    .ARPROT(m_axi_chan0bank2_ARPROT),
    .ARQOS(m_axi_chan0bank2_ARQOS),
    .ARREGION(m_axi_chan0bank2_ARREGION),
    .ARUSER(m_axi_chan0bank2_ARUSER),
    .RVALID(m_axi_chan0bank2_RVALID),
    .RREADY(m_axi_chan0bank2_RREADY),
    .RDATA(m_axi_chan0bank2_RDATA),
    .RLAST(m_axi_chan0bank2_RLAST),
    .RID(m_axi_chan0bank2_RID),
    .RUSER(m_axi_chan0bank2_RUSER),
    .RRESP(m_axi_chan0bank2_RRESP),
    .BVALID(m_axi_chan0bank2_BVALID),
    .BREADY(m_axi_chan0bank2_BREADY),
    .BRESP(m_axi_chan0bank2_BRESP),
    .BID(m_axi_chan0bank2_BID),
    .BUSER(m_axi_chan0bank2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(load40_U0_m_axi_var_input_0_2_V_ARVALID),
    .I_ARREADY(chan0bank2_ARREADY),
    .I_ARADDR(load40_U0_m_axi_var_input_0_2_V_ARADDR),
    .I_ARID(load40_U0_m_axi_var_input_0_2_V_ARID),
    .I_ARLEN(load40_U0_m_axi_var_input_0_2_V_ARLEN),
    .I_ARSIZE(load40_U0_m_axi_var_input_0_2_V_ARSIZE),
    .I_ARLOCK(load40_U0_m_axi_var_input_0_2_V_ARLOCK),
    .I_ARCACHE(load40_U0_m_axi_var_input_0_2_V_ARCACHE),
    .I_ARQOS(load40_U0_m_axi_var_input_0_2_V_ARQOS),
    .I_ARPROT(load40_U0_m_axi_var_input_0_2_V_ARPROT),
    .I_ARUSER(load40_U0_m_axi_var_input_0_2_V_ARUSER),
    .I_ARBURST(load40_U0_m_axi_var_input_0_2_V_ARBURST),
    .I_ARREGION(load40_U0_m_axi_var_input_0_2_V_ARREGION),
    .I_RVALID(chan0bank2_RVALID),
    .I_RREADY(load40_U0_m_axi_var_input_0_2_V_RREADY),
    .I_RDATA(chan0bank2_RDATA),
    .I_RID(chan0bank2_RID),
    .I_RUSER(chan0bank2_RUSER),
    .I_RRESP(chan0bank2_RRESP),
    .I_RLAST(chan0bank2_RLAST),
    .I_AWVALID(store43_U0_m_axi_var_output_0_2_V_AWVALID),
    .I_AWREADY(chan0bank2_AWREADY),
    .I_AWADDR(store43_U0_m_axi_var_output_0_2_V_AWADDR),
    .I_AWID(store43_U0_m_axi_var_output_0_2_V_AWID),
    .I_AWLEN(store43_U0_m_axi_var_output_0_2_V_AWLEN),
    .I_AWSIZE(store43_U0_m_axi_var_output_0_2_V_AWSIZE),
    .I_AWLOCK(store43_U0_m_axi_var_output_0_2_V_AWLOCK),
    .I_AWCACHE(store43_U0_m_axi_var_output_0_2_V_AWCACHE),
    .I_AWQOS(store43_U0_m_axi_var_output_0_2_V_AWQOS),
    .I_AWPROT(store43_U0_m_axi_var_output_0_2_V_AWPROT),
    .I_AWUSER(store43_U0_m_axi_var_output_0_2_V_AWUSER),
    .I_AWBURST(store43_U0_m_axi_var_output_0_2_V_AWBURST),
    .I_AWREGION(store43_U0_m_axi_var_output_0_2_V_AWREGION),
    .I_WVALID(store43_U0_m_axi_var_output_0_2_V_WVALID),
    .I_WREADY(chan0bank2_WREADY),
    .I_WDATA(store43_U0_m_axi_var_output_0_2_V_WDATA),
    .I_WID(store43_U0_m_axi_var_output_0_2_V_WID),
    .I_WUSER(store43_U0_m_axi_var_output_0_2_V_WUSER),
    .I_WLAST(store43_U0_m_axi_var_output_0_2_V_WLAST),
    .I_WSTRB(store43_U0_m_axi_var_output_0_2_V_WSTRB),
    .I_BVALID(chan0bank2_BVALID),
    .I_BREADY(store43_U0_m_axi_var_output_0_2_V_BREADY),
    .I_BRESP(chan0bank2_BRESP),
    .I_BID(chan0bank2_BID),
    .I_BUSER(chan0bank2_BUSER)
);

jacobi2d_kernel_jacobi2d_kernel_chan0bank3_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 512 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 125 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_CHAN0BANK3_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_CHAN0BANK3_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_CHAN0BANK3_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_CHAN0BANK3_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_CHAN0BANK3_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_CHAN0BANK3_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_CHAN0BANK3_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_CHAN0BANK3_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_CHAN0BANK3_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_CHAN0BANK3_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_CHAN0BANK3_CACHE_VALUE ))
jacobi2d_kernel_chan0bank3_m_axi_U(
    .AWVALID(m_axi_chan0bank3_AWVALID),
    .AWREADY(m_axi_chan0bank3_AWREADY),
    .AWADDR(m_axi_chan0bank3_AWADDR),
    .AWID(m_axi_chan0bank3_AWID),
    .AWLEN(m_axi_chan0bank3_AWLEN),
    .AWSIZE(m_axi_chan0bank3_AWSIZE),
    .AWBURST(m_axi_chan0bank3_AWBURST),
    .AWLOCK(m_axi_chan0bank3_AWLOCK),
    .AWCACHE(m_axi_chan0bank3_AWCACHE),
    .AWPROT(m_axi_chan0bank3_AWPROT),
    .AWQOS(m_axi_chan0bank3_AWQOS),
    .AWREGION(m_axi_chan0bank3_AWREGION),
    .AWUSER(m_axi_chan0bank3_AWUSER),
    .WVALID(m_axi_chan0bank3_WVALID),
    .WREADY(m_axi_chan0bank3_WREADY),
    .WDATA(m_axi_chan0bank3_WDATA),
    .WSTRB(m_axi_chan0bank3_WSTRB),
    .WLAST(m_axi_chan0bank3_WLAST),
    .WID(m_axi_chan0bank3_WID),
    .WUSER(m_axi_chan0bank3_WUSER),
    .ARVALID(m_axi_chan0bank3_ARVALID),
    .ARREADY(m_axi_chan0bank3_ARREADY),
    .ARADDR(m_axi_chan0bank3_ARADDR),
    .ARID(m_axi_chan0bank3_ARID),
    .ARLEN(m_axi_chan0bank3_ARLEN),
    .ARSIZE(m_axi_chan0bank3_ARSIZE),
    .ARBURST(m_axi_chan0bank3_ARBURST),
    .ARLOCK(m_axi_chan0bank3_ARLOCK),
    .ARCACHE(m_axi_chan0bank3_ARCACHE),
    .ARPROT(m_axi_chan0bank3_ARPROT),
    .ARQOS(m_axi_chan0bank3_ARQOS),
    .ARREGION(m_axi_chan0bank3_ARREGION),
    .ARUSER(m_axi_chan0bank3_ARUSER),
    .RVALID(m_axi_chan0bank3_RVALID),
    .RREADY(m_axi_chan0bank3_RREADY),
    .RDATA(m_axi_chan0bank3_RDATA),
    .RLAST(m_axi_chan0bank3_RLAST),
    .RID(m_axi_chan0bank3_RID),
    .RUSER(m_axi_chan0bank3_RUSER),
    .RRESP(m_axi_chan0bank3_RRESP),
    .BVALID(m_axi_chan0bank3_BVALID),
    .BREADY(m_axi_chan0bank3_BREADY),
    .BRESP(m_axi_chan0bank3_BRESP),
    .BID(m_axi_chan0bank3_BID),
    .BUSER(m_axi_chan0bank3_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(load_U0_m_axi_from_V_ARVALID),
    .I_ARREADY(chan0bank3_ARREADY),
    .I_ARADDR(load_U0_m_axi_from_V_ARADDR),
    .I_ARID(load_U0_m_axi_from_V_ARID),
    .I_ARLEN(load_U0_m_axi_from_V_ARLEN),
    .I_ARSIZE(load_U0_m_axi_from_V_ARSIZE),
    .I_ARLOCK(load_U0_m_axi_from_V_ARLOCK),
    .I_ARCACHE(load_U0_m_axi_from_V_ARCACHE),
    .I_ARQOS(load_U0_m_axi_from_V_ARQOS),
    .I_ARPROT(load_U0_m_axi_from_V_ARPROT),
    .I_ARUSER(load_U0_m_axi_from_V_ARUSER),
    .I_ARBURST(load_U0_m_axi_from_V_ARBURST),
    .I_ARREGION(load_U0_m_axi_from_V_ARREGION),
    .I_RVALID(chan0bank3_RVALID),
    .I_RREADY(load_U0_m_axi_from_V_RREADY),
    .I_RDATA(chan0bank3_RDATA),
    .I_RID(chan0bank3_RID),
    .I_RUSER(chan0bank3_RUSER),
    .I_RRESP(chan0bank3_RRESP),
    .I_RLAST(chan0bank3_RLAST),
    .I_AWVALID(store_U0_m_axi_to_V_AWVALID),
    .I_AWREADY(chan0bank3_AWREADY),
    .I_AWADDR(store_U0_m_axi_to_V_AWADDR),
    .I_AWID(store_U0_m_axi_to_V_AWID),
    .I_AWLEN(store_U0_m_axi_to_V_AWLEN),
    .I_AWSIZE(store_U0_m_axi_to_V_AWSIZE),
    .I_AWLOCK(store_U0_m_axi_to_V_AWLOCK),
    .I_AWCACHE(store_U0_m_axi_to_V_AWCACHE),
    .I_AWQOS(store_U0_m_axi_to_V_AWQOS),
    .I_AWPROT(store_U0_m_axi_to_V_AWPROT),
    .I_AWUSER(store_U0_m_axi_to_V_AWUSER),
    .I_AWBURST(store_U0_m_axi_to_V_AWBURST),
    .I_AWREGION(store_U0_m_axi_to_V_AWREGION),
    .I_WVALID(store_U0_m_axi_to_V_WVALID),
    .I_WREADY(chan0bank3_WREADY),
    .I_WDATA(store_U0_m_axi_to_V_WDATA),
    .I_WID(store_U0_m_axi_to_V_WID),
    .I_WUSER(store_U0_m_axi_to_V_WUSER),
    .I_WLAST(store_U0_m_axi_to_V_WLAST),
    .I_WSTRB(store_U0_m_axi_to_V_WSTRB),
    .I_BVALID(chan0bank3_BVALID),
    .I_BREADY(store_U0_m_axi_to_V_BREADY),
    .I_BRESP(chan0bank3_BRESP),
    .I_BID(chan0bank3_BID),
    .I_BUSER(chan0bank3_BUSER)
);

jacobi2d_kernel_jacobi2d_kernel_entry118311 jacobi2d_kernel_entry118311_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(jacobi2d_kernel_entry118311_U0_ap_start),
    .start_full_n(jacobi2d_kernel_entry118311_U0_start_full_n),
    .ap_done(jacobi2d_kernel_entry118311_U0_ap_done),
    .ap_continue(jacobi2d_kernel_entry118311_U0_ap_continue),
    .ap_idle(jacobi2d_kernel_entry118311_U0_ap_idle),
    .ap_ready(jacobi2d_kernel_entry118311_U0_ap_ready),
    .start_out(jacobi2d_kernel_entry118311_U0_start_out),
    .start_write(jacobi2d_kernel_entry118311_U0_start_write),
    .coalesced_data_num(coalesced_data_num),
    .coalesced_data_num_out_din(jacobi2d_kernel_entry118311_U0_coalesced_data_num_out_din),
    .coalesced_data_num_out_full_n(coalesced_data_num_c_full_n),
    .coalesced_data_num_out_write(jacobi2d_kernel_entry118311_U0_coalesced_data_num_out_write),
    .coalesced_data_num_out1_din(jacobi2d_kernel_entry118311_U0_coalesced_data_num_out1_din),
    .coalesced_data_num_out1_full_n(coalesced_data_num_c12_full_n),
    .coalesced_data_num_out1_write(jacobi2d_kernel_entry118311_U0_coalesced_data_num_out1_write),
    .coalesced_data_num_out2_din(jacobi2d_kernel_entry118311_U0_coalesced_data_num_out2_din),
    .coalesced_data_num_out2_full_n(coalesced_data_num_c13_full_n),
    .coalesced_data_num_out2_write(jacobi2d_kernel_entry118311_U0_coalesced_data_num_out2_write),
    .coalesced_data_num_out3_din(jacobi2d_kernel_entry118311_U0_coalesced_data_num_out3_din),
    .coalesced_data_num_out3_full_n(coalesced_data_num_c14_full_n),
    .coalesced_data_num_out3_write(jacobi2d_kernel_entry118311_U0_coalesced_data_num_out3_write),
    .var_output_0_0_V(var_output_0_0_V),
    .var_output_0_1_V(var_output_0_1_V),
    .var_output_0_2_V(var_output_0_2_V),
    .var_output_0_3_V(var_output_0_3_V),
    .var_input_0_0_V(var_input_0_0_V),
    .var_input_0_1_V(var_input_0_1_V),
    .var_input_0_2_V(var_input_0_2_V),
    .var_input_0_3_V(var_input_0_3_V),
    .var_output_0_0_V_out_din(jacobi2d_kernel_entry118311_U0_var_output_0_0_V_out_din),
    .var_output_0_0_V_out_full_n(var_output_0_0_V_c_full_n),
    .var_output_0_0_V_out_write(jacobi2d_kernel_entry118311_U0_var_output_0_0_V_out_write),
    .var_output_0_1_V_out_din(jacobi2d_kernel_entry118311_U0_var_output_0_1_V_out_din),
    .var_output_0_1_V_out_full_n(var_output_0_1_V_c_full_n),
    .var_output_0_1_V_out_write(jacobi2d_kernel_entry118311_U0_var_output_0_1_V_out_write),
    .var_output_0_2_V_out_din(jacobi2d_kernel_entry118311_U0_var_output_0_2_V_out_din),
    .var_output_0_2_V_out_full_n(var_output_0_2_V_c_full_n),
    .var_output_0_2_V_out_write(jacobi2d_kernel_entry118311_U0_var_output_0_2_V_out_write),
    .var_output_0_3_V_out_din(jacobi2d_kernel_entry118311_U0_var_output_0_3_V_out_din),
    .var_output_0_3_V_out_full_n(var_output_0_3_V_c_full_n),
    .var_output_0_3_V_out_write(jacobi2d_kernel_entry118311_U0_var_output_0_3_V_out_write),
    .var_input_0_0_V_out_din(jacobi2d_kernel_entry118311_U0_var_input_0_0_V_out_din),
    .var_input_0_0_V_out_full_n(var_input_0_0_V_c_full_n),
    .var_input_0_0_V_out_write(jacobi2d_kernel_entry118311_U0_var_input_0_0_V_out_write),
    .var_input_0_1_V_out_din(jacobi2d_kernel_entry118311_U0_var_input_0_1_V_out_din),
    .var_input_0_1_V_out_full_n(var_input_0_1_V_c_full_n),
    .var_input_0_1_V_out_write(jacobi2d_kernel_entry118311_U0_var_input_0_1_V_out_write),
    .var_input_0_2_V_out_din(jacobi2d_kernel_entry118311_U0_var_input_0_2_V_out_din),
    .var_input_0_2_V_out_full_n(var_input_0_2_V_c_full_n),
    .var_input_0_2_V_out_write(jacobi2d_kernel_entry118311_U0_var_input_0_2_V_out_write),
    .var_input_0_3_V_out_din(jacobi2d_kernel_entry118311_U0_var_input_0_3_V_out_din),
    .var_input_0_3_V_out_full_n(var_input_0_3_V_c_full_n),
    .var_input_0_3_V_out_write(jacobi2d_kernel_entry118311_U0_var_input_0_3_V_out_write)
);

jacobi2d_kernel_load38 load38_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(load38_U0_ap_start),
    .start_full_n(start_for_compute_U0_full_n),
    .ap_done(load38_U0_ap_done),
    .ap_continue(load38_U0_ap_continue),
    .ap_idle(load38_U0_ap_idle),
    .ap_ready(load38_U0_ap_ready),
    .start_out(load38_U0_start_out),
    .start_write(load38_U0_start_write),
    .input_stream_0_0_V_V_din(load38_U0_input_stream_0_0_V_V_din),
    .input_stream_0_0_V_V_full_n(input_stream_0_0_V_V_full_n),
    .input_stream_0_0_V_V_write(load38_U0_input_stream_0_0_V_V_write),
    .m_axi_var_input_0_0_V_AWVALID(load38_U0_m_axi_var_input_0_0_V_AWVALID),
    .m_axi_var_input_0_0_V_AWREADY(1'b0),
    .m_axi_var_input_0_0_V_AWADDR(load38_U0_m_axi_var_input_0_0_V_AWADDR),
    .m_axi_var_input_0_0_V_AWID(load38_U0_m_axi_var_input_0_0_V_AWID),
    .m_axi_var_input_0_0_V_AWLEN(load38_U0_m_axi_var_input_0_0_V_AWLEN),
    .m_axi_var_input_0_0_V_AWSIZE(load38_U0_m_axi_var_input_0_0_V_AWSIZE),
    .m_axi_var_input_0_0_V_AWBURST(load38_U0_m_axi_var_input_0_0_V_AWBURST),
    .m_axi_var_input_0_0_V_AWLOCK(load38_U0_m_axi_var_input_0_0_V_AWLOCK),
    .m_axi_var_input_0_0_V_AWCACHE(load38_U0_m_axi_var_input_0_0_V_AWCACHE),
    .m_axi_var_input_0_0_V_AWPROT(load38_U0_m_axi_var_input_0_0_V_AWPROT),
    .m_axi_var_input_0_0_V_AWQOS(load38_U0_m_axi_var_input_0_0_V_AWQOS),
    .m_axi_var_input_0_0_V_AWREGION(load38_U0_m_axi_var_input_0_0_V_AWREGION),
    .m_axi_var_input_0_0_V_AWUSER(load38_U0_m_axi_var_input_0_0_V_AWUSER),
    .m_axi_var_input_0_0_V_WVALID(load38_U0_m_axi_var_input_0_0_V_WVALID),
    .m_axi_var_input_0_0_V_WREADY(1'b0),
    .m_axi_var_input_0_0_V_WDATA(load38_U0_m_axi_var_input_0_0_V_WDATA),
    .m_axi_var_input_0_0_V_WSTRB(load38_U0_m_axi_var_input_0_0_V_WSTRB),
    .m_axi_var_input_0_0_V_WLAST(load38_U0_m_axi_var_input_0_0_V_WLAST),
    .m_axi_var_input_0_0_V_WID(load38_U0_m_axi_var_input_0_0_V_WID),
    .m_axi_var_input_0_0_V_WUSER(load38_U0_m_axi_var_input_0_0_V_WUSER),
    .m_axi_var_input_0_0_V_ARVALID(load38_U0_m_axi_var_input_0_0_V_ARVALID),
    .m_axi_var_input_0_0_V_ARREADY(chan0bank0_ARREADY),
    .m_axi_var_input_0_0_V_ARADDR(load38_U0_m_axi_var_input_0_0_V_ARADDR),
    .m_axi_var_input_0_0_V_ARID(load38_U0_m_axi_var_input_0_0_V_ARID),
    .m_axi_var_input_0_0_V_ARLEN(load38_U0_m_axi_var_input_0_0_V_ARLEN),
    .m_axi_var_input_0_0_V_ARSIZE(load38_U0_m_axi_var_input_0_0_V_ARSIZE),
    .m_axi_var_input_0_0_V_ARBURST(load38_U0_m_axi_var_input_0_0_V_ARBURST),
    .m_axi_var_input_0_0_V_ARLOCK(load38_U0_m_axi_var_input_0_0_V_ARLOCK),
    .m_axi_var_input_0_0_V_ARCACHE(load38_U0_m_axi_var_input_0_0_V_ARCACHE),
    .m_axi_var_input_0_0_V_ARPROT(load38_U0_m_axi_var_input_0_0_V_ARPROT),
    .m_axi_var_input_0_0_V_ARQOS(load38_U0_m_axi_var_input_0_0_V_ARQOS),
    .m_axi_var_input_0_0_V_ARREGION(load38_U0_m_axi_var_input_0_0_V_ARREGION),
    .m_axi_var_input_0_0_V_ARUSER(load38_U0_m_axi_var_input_0_0_V_ARUSER),
    .m_axi_var_input_0_0_V_RVALID(chan0bank0_RVALID),
    .m_axi_var_input_0_0_V_RREADY(load38_U0_m_axi_var_input_0_0_V_RREADY),
    .m_axi_var_input_0_0_V_RDATA(chan0bank0_RDATA),
    .m_axi_var_input_0_0_V_RLAST(chan0bank0_RLAST),
    .m_axi_var_input_0_0_V_RID(chan0bank0_RID),
    .m_axi_var_input_0_0_V_RUSER(chan0bank0_RUSER),
    .m_axi_var_input_0_0_V_RRESP(chan0bank0_RRESP),
    .m_axi_var_input_0_0_V_BVALID(1'b0),
    .m_axi_var_input_0_0_V_BREADY(load38_U0_m_axi_var_input_0_0_V_BREADY),
    .m_axi_var_input_0_0_V_BRESP(2'd0),
    .m_axi_var_input_0_0_V_BID(1'd0),
    .m_axi_var_input_0_0_V_BUSER(1'd0),
    .var_input_0_0_V_offset_dout(var_input_0_0_V_c_dout),
    .var_input_0_0_V_offset_empty_n(var_input_0_0_V_c_empty_n),
    .var_input_0_0_V_offset_read(load38_U0_var_input_0_0_V_offset_read),
    .coalesced_data_num_dout(coalesced_data_num_c_dout),
    .coalesced_data_num_empty_n(coalesced_data_num_c_empty_n),
    .coalesced_data_num_read(load38_U0_coalesced_data_num_read),
    .coalesced_data_num_out_din(load38_U0_coalesced_data_num_out_din),
    .coalesced_data_num_out_full_n(coalesced_data_num_c15_full_n),
    .coalesced_data_num_out_write(load38_U0_coalesced_data_num_out_write)
);

jacobi2d_kernel_load39 load39_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(load39_U0_ap_start),
    .ap_done(load39_U0_ap_done),
    .ap_continue(load39_U0_ap_continue),
    .ap_idle(load39_U0_ap_idle),
    .ap_ready(load39_U0_ap_ready),
    .input_stream_0_1_V_V_din(load39_U0_input_stream_0_1_V_V_din),
    .input_stream_0_1_V_V_full_n(input_stream_0_1_V_V_full_n),
    .input_stream_0_1_V_V_write(load39_U0_input_stream_0_1_V_V_write),
    .m_axi_var_input_0_1_V_AWVALID(load39_U0_m_axi_var_input_0_1_V_AWVALID),
    .m_axi_var_input_0_1_V_AWREADY(1'b0),
    .m_axi_var_input_0_1_V_AWADDR(load39_U0_m_axi_var_input_0_1_V_AWADDR),
    .m_axi_var_input_0_1_V_AWID(load39_U0_m_axi_var_input_0_1_V_AWID),
    .m_axi_var_input_0_1_V_AWLEN(load39_U0_m_axi_var_input_0_1_V_AWLEN),
    .m_axi_var_input_0_1_V_AWSIZE(load39_U0_m_axi_var_input_0_1_V_AWSIZE),
    .m_axi_var_input_0_1_V_AWBURST(load39_U0_m_axi_var_input_0_1_V_AWBURST),
    .m_axi_var_input_0_1_V_AWLOCK(load39_U0_m_axi_var_input_0_1_V_AWLOCK),
    .m_axi_var_input_0_1_V_AWCACHE(load39_U0_m_axi_var_input_0_1_V_AWCACHE),
    .m_axi_var_input_0_1_V_AWPROT(load39_U0_m_axi_var_input_0_1_V_AWPROT),
    .m_axi_var_input_0_1_V_AWQOS(load39_U0_m_axi_var_input_0_1_V_AWQOS),
    .m_axi_var_input_0_1_V_AWREGION(load39_U0_m_axi_var_input_0_1_V_AWREGION),
    .m_axi_var_input_0_1_V_AWUSER(load39_U0_m_axi_var_input_0_1_V_AWUSER),
    .m_axi_var_input_0_1_V_WVALID(load39_U0_m_axi_var_input_0_1_V_WVALID),
    .m_axi_var_input_0_1_V_WREADY(1'b0),
    .m_axi_var_input_0_1_V_WDATA(load39_U0_m_axi_var_input_0_1_V_WDATA),
    .m_axi_var_input_0_1_V_WSTRB(load39_U0_m_axi_var_input_0_1_V_WSTRB),
    .m_axi_var_input_0_1_V_WLAST(load39_U0_m_axi_var_input_0_1_V_WLAST),
    .m_axi_var_input_0_1_V_WID(load39_U0_m_axi_var_input_0_1_V_WID),
    .m_axi_var_input_0_1_V_WUSER(load39_U0_m_axi_var_input_0_1_V_WUSER),
    .m_axi_var_input_0_1_V_ARVALID(load39_U0_m_axi_var_input_0_1_V_ARVALID),
    .m_axi_var_input_0_1_V_ARREADY(chan0bank1_ARREADY),
    .m_axi_var_input_0_1_V_ARADDR(load39_U0_m_axi_var_input_0_1_V_ARADDR),
    .m_axi_var_input_0_1_V_ARID(load39_U0_m_axi_var_input_0_1_V_ARID),
    .m_axi_var_input_0_1_V_ARLEN(load39_U0_m_axi_var_input_0_1_V_ARLEN),
    .m_axi_var_input_0_1_V_ARSIZE(load39_U0_m_axi_var_input_0_1_V_ARSIZE),
    .m_axi_var_input_0_1_V_ARBURST(load39_U0_m_axi_var_input_0_1_V_ARBURST),
    .m_axi_var_input_0_1_V_ARLOCK(load39_U0_m_axi_var_input_0_1_V_ARLOCK),
    .m_axi_var_input_0_1_V_ARCACHE(load39_U0_m_axi_var_input_0_1_V_ARCACHE),
    .m_axi_var_input_0_1_V_ARPROT(load39_U0_m_axi_var_input_0_1_V_ARPROT),
    .m_axi_var_input_0_1_V_ARQOS(load39_U0_m_axi_var_input_0_1_V_ARQOS),
    .m_axi_var_input_0_1_V_ARREGION(load39_U0_m_axi_var_input_0_1_V_ARREGION),
    .m_axi_var_input_0_1_V_ARUSER(load39_U0_m_axi_var_input_0_1_V_ARUSER),
    .m_axi_var_input_0_1_V_RVALID(chan0bank1_RVALID),
    .m_axi_var_input_0_1_V_RREADY(load39_U0_m_axi_var_input_0_1_V_RREADY),
    .m_axi_var_input_0_1_V_RDATA(chan0bank1_RDATA),
    .m_axi_var_input_0_1_V_RLAST(chan0bank1_RLAST),
    .m_axi_var_input_0_1_V_RID(chan0bank1_RID),
    .m_axi_var_input_0_1_V_RUSER(chan0bank1_RUSER),
    .m_axi_var_input_0_1_V_RRESP(chan0bank1_RRESP),
    .m_axi_var_input_0_1_V_BVALID(1'b0),
    .m_axi_var_input_0_1_V_BREADY(load39_U0_m_axi_var_input_0_1_V_BREADY),
    .m_axi_var_input_0_1_V_BRESP(2'd0),
    .m_axi_var_input_0_1_V_BID(1'd0),
    .m_axi_var_input_0_1_V_BUSER(1'd0),
    .var_input_0_1_V_offset_dout(var_input_0_1_V_c_dout),
    .var_input_0_1_V_offset_empty_n(var_input_0_1_V_c_empty_n),
    .var_input_0_1_V_offset_read(load39_U0_var_input_0_1_V_offset_read),
    .coalesced_data_num_dout(coalesced_data_num_c12_dout),
    .coalesced_data_num_empty_n(coalesced_data_num_c12_empty_n),
    .coalesced_data_num_read(load39_U0_coalesced_data_num_read)
);

jacobi2d_kernel_load40 load40_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(load40_U0_ap_start),
    .ap_done(load40_U0_ap_done),
    .ap_continue(load40_U0_ap_continue),
    .ap_idle(load40_U0_ap_idle),
    .ap_ready(load40_U0_ap_ready),
    .input_stream_0_2_V_V_din(load40_U0_input_stream_0_2_V_V_din),
    .input_stream_0_2_V_V_full_n(input_stream_0_2_V_V_full_n),
    .input_stream_0_2_V_V_write(load40_U0_input_stream_0_2_V_V_write),
    .m_axi_var_input_0_2_V_AWVALID(load40_U0_m_axi_var_input_0_2_V_AWVALID),
    .m_axi_var_input_0_2_V_AWREADY(1'b0),
    .m_axi_var_input_0_2_V_AWADDR(load40_U0_m_axi_var_input_0_2_V_AWADDR),
    .m_axi_var_input_0_2_V_AWID(load40_U0_m_axi_var_input_0_2_V_AWID),
    .m_axi_var_input_0_2_V_AWLEN(load40_U0_m_axi_var_input_0_2_V_AWLEN),
    .m_axi_var_input_0_2_V_AWSIZE(load40_U0_m_axi_var_input_0_2_V_AWSIZE),
    .m_axi_var_input_0_2_V_AWBURST(load40_U0_m_axi_var_input_0_2_V_AWBURST),
    .m_axi_var_input_0_2_V_AWLOCK(load40_U0_m_axi_var_input_0_2_V_AWLOCK),
    .m_axi_var_input_0_2_V_AWCACHE(load40_U0_m_axi_var_input_0_2_V_AWCACHE),
    .m_axi_var_input_0_2_V_AWPROT(load40_U0_m_axi_var_input_0_2_V_AWPROT),
    .m_axi_var_input_0_2_V_AWQOS(load40_U0_m_axi_var_input_0_2_V_AWQOS),
    .m_axi_var_input_0_2_V_AWREGION(load40_U0_m_axi_var_input_0_2_V_AWREGION),
    .m_axi_var_input_0_2_V_AWUSER(load40_U0_m_axi_var_input_0_2_V_AWUSER),
    .m_axi_var_input_0_2_V_WVALID(load40_U0_m_axi_var_input_0_2_V_WVALID),
    .m_axi_var_input_0_2_V_WREADY(1'b0),
    .m_axi_var_input_0_2_V_WDATA(load40_U0_m_axi_var_input_0_2_V_WDATA),
    .m_axi_var_input_0_2_V_WSTRB(load40_U0_m_axi_var_input_0_2_V_WSTRB),
    .m_axi_var_input_0_2_V_WLAST(load40_U0_m_axi_var_input_0_2_V_WLAST),
    .m_axi_var_input_0_2_V_WID(load40_U0_m_axi_var_input_0_2_V_WID),
    .m_axi_var_input_0_2_V_WUSER(load40_U0_m_axi_var_input_0_2_V_WUSER),
    .m_axi_var_input_0_2_V_ARVALID(load40_U0_m_axi_var_input_0_2_V_ARVALID),
    .m_axi_var_input_0_2_V_ARREADY(chan0bank2_ARREADY),
    .m_axi_var_input_0_2_V_ARADDR(load40_U0_m_axi_var_input_0_2_V_ARADDR),
    .m_axi_var_input_0_2_V_ARID(load40_U0_m_axi_var_input_0_2_V_ARID),
    .m_axi_var_input_0_2_V_ARLEN(load40_U0_m_axi_var_input_0_2_V_ARLEN),
    .m_axi_var_input_0_2_V_ARSIZE(load40_U0_m_axi_var_input_0_2_V_ARSIZE),
    .m_axi_var_input_0_2_V_ARBURST(load40_U0_m_axi_var_input_0_2_V_ARBURST),
    .m_axi_var_input_0_2_V_ARLOCK(load40_U0_m_axi_var_input_0_2_V_ARLOCK),
    .m_axi_var_input_0_2_V_ARCACHE(load40_U0_m_axi_var_input_0_2_V_ARCACHE),
    .m_axi_var_input_0_2_V_ARPROT(load40_U0_m_axi_var_input_0_2_V_ARPROT),
    .m_axi_var_input_0_2_V_ARQOS(load40_U0_m_axi_var_input_0_2_V_ARQOS),
    .m_axi_var_input_0_2_V_ARREGION(load40_U0_m_axi_var_input_0_2_V_ARREGION),
    .m_axi_var_input_0_2_V_ARUSER(load40_U0_m_axi_var_input_0_2_V_ARUSER),
    .m_axi_var_input_0_2_V_RVALID(chan0bank2_RVALID),
    .m_axi_var_input_0_2_V_RREADY(load40_U0_m_axi_var_input_0_2_V_RREADY),
    .m_axi_var_input_0_2_V_RDATA(chan0bank2_RDATA),
    .m_axi_var_input_0_2_V_RLAST(chan0bank2_RLAST),
    .m_axi_var_input_0_2_V_RID(chan0bank2_RID),
    .m_axi_var_input_0_2_V_RUSER(chan0bank2_RUSER),
    .m_axi_var_input_0_2_V_RRESP(chan0bank2_RRESP),
    .m_axi_var_input_0_2_V_BVALID(1'b0),
    .m_axi_var_input_0_2_V_BREADY(load40_U0_m_axi_var_input_0_2_V_BREADY),
    .m_axi_var_input_0_2_V_BRESP(2'd0),
    .m_axi_var_input_0_2_V_BID(1'd0),
    .m_axi_var_input_0_2_V_BUSER(1'd0),
    .var_input_0_2_V_offset_dout(var_input_0_2_V_c_dout),
    .var_input_0_2_V_offset_empty_n(var_input_0_2_V_c_empty_n),
    .var_input_0_2_V_offset_read(load40_U0_var_input_0_2_V_offset_read),
    .coalesced_data_num_dout(coalesced_data_num_c13_dout),
    .coalesced_data_num_empty_n(coalesced_data_num_c13_empty_n),
    .coalesced_data_num_read(load40_U0_coalesced_data_num_read)
);

jacobi2d_kernel_load load_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(load_U0_ap_start),
    .ap_done(load_U0_ap_done),
    .ap_continue(load_U0_ap_continue),
    .ap_idle(load_U0_ap_idle),
    .ap_ready(load_U0_ap_ready),
    .to_V_V_din(load_U0_to_V_V_din),
    .to_V_V_full_n(input_stream_0_3_V_V_full_n),
    .to_V_V_write(load_U0_to_V_V_write),
    .m_axi_from_V_AWVALID(load_U0_m_axi_from_V_AWVALID),
    .m_axi_from_V_AWREADY(1'b0),
    .m_axi_from_V_AWADDR(load_U0_m_axi_from_V_AWADDR),
    .m_axi_from_V_AWID(load_U0_m_axi_from_V_AWID),
    .m_axi_from_V_AWLEN(load_U0_m_axi_from_V_AWLEN),
    .m_axi_from_V_AWSIZE(load_U0_m_axi_from_V_AWSIZE),
    .m_axi_from_V_AWBURST(load_U0_m_axi_from_V_AWBURST),
    .m_axi_from_V_AWLOCK(load_U0_m_axi_from_V_AWLOCK),
    .m_axi_from_V_AWCACHE(load_U0_m_axi_from_V_AWCACHE),
    .m_axi_from_V_AWPROT(load_U0_m_axi_from_V_AWPROT),
    .m_axi_from_V_AWQOS(load_U0_m_axi_from_V_AWQOS),
    .m_axi_from_V_AWREGION(load_U0_m_axi_from_V_AWREGION),
    .m_axi_from_V_AWUSER(load_U0_m_axi_from_V_AWUSER),
    .m_axi_from_V_WVALID(load_U0_m_axi_from_V_WVALID),
    .m_axi_from_V_WREADY(1'b0),
    .m_axi_from_V_WDATA(load_U0_m_axi_from_V_WDATA),
    .m_axi_from_V_WSTRB(load_U0_m_axi_from_V_WSTRB),
    .m_axi_from_V_WLAST(load_U0_m_axi_from_V_WLAST),
    .m_axi_from_V_WID(load_U0_m_axi_from_V_WID),
    .m_axi_from_V_WUSER(load_U0_m_axi_from_V_WUSER),
    .m_axi_from_V_ARVALID(load_U0_m_axi_from_V_ARVALID),
    .m_axi_from_V_ARREADY(chan0bank3_ARREADY),
    .m_axi_from_V_ARADDR(load_U0_m_axi_from_V_ARADDR),
    .m_axi_from_V_ARID(load_U0_m_axi_from_V_ARID),
    .m_axi_from_V_ARLEN(load_U0_m_axi_from_V_ARLEN),
    .m_axi_from_V_ARSIZE(load_U0_m_axi_from_V_ARSIZE),
    .m_axi_from_V_ARBURST(load_U0_m_axi_from_V_ARBURST),
    .m_axi_from_V_ARLOCK(load_U0_m_axi_from_V_ARLOCK),
    .m_axi_from_V_ARCACHE(load_U0_m_axi_from_V_ARCACHE),
    .m_axi_from_V_ARPROT(load_U0_m_axi_from_V_ARPROT),
    .m_axi_from_V_ARQOS(load_U0_m_axi_from_V_ARQOS),
    .m_axi_from_V_ARREGION(load_U0_m_axi_from_V_ARREGION),
    .m_axi_from_V_ARUSER(load_U0_m_axi_from_V_ARUSER),
    .m_axi_from_V_RVALID(chan0bank3_RVALID),
    .m_axi_from_V_RREADY(load_U0_m_axi_from_V_RREADY),
    .m_axi_from_V_RDATA(chan0bank3_RDATA),
    .m_axi_from_V_RLAST(chan0bank3_RLAST),
    .m_axi_from_V_RID(chan0bank3_RID),
    .m_axi_from_V_RUSER(chan0bank3_RUSER),
    .m_axi_from_V_RRESP(chan0bank3_RRESP),
    .m_axi_from_V_BVALID(1'b0),
    .m_axi_from_V_BREADY(load_U0_m_axi_from_V_BREADY),
    .m_axi_from_V_BRESP(2'd0),
    .m_axi_from_V_BID(1'd0),
    .m_axi_from_V_BUSER(1'd0),
    .from_V_offset_dout(var_input_0_3_V_c_dout),
    .from_V_offset_empty_n(var_input_0_3_V_c_empty_n),
    .from_V_offset_read(load_U0_from_V_offset_read),
    .coalesced_data_num_dout(coalesced_data_num_c14_dout),
    .coalesced_data_num_empty_n(coalesced_data_num_c14_empty_n),
    .coalesced_data_num_read(load_U0_coalesced_data_num_read)
);

jacobi2d_kernel_compute compute_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(compute_U0_ap_start),
    .ap_done(compute_U0_ap_done),
    .ap_continue(compute_U0_ap_continue),
    .ap_idle(compute_U0_ap_idle),
    .ap_ready(compute_U0_ap_ready),
    .to_chan_0_bank_0_V_V_din(compute_U0_to_chan_0_bank_0_V_V_din),
    .to_chan_0_bank_0_V_V_full_n(output_stream_0_0_V_V_full_n),
    .to_chan_0_bank_0_V_V_write(compute_U0_to_chan_0_bank_0_V_V_write),
    .to_chan_0_bank_1_V_V_din(compute_U0_to_chan_0_bank_1_V_V_din),
    .to_chan_0_bank_1_V_V_full_n(output_stream_0_1_V_V_full_n),
    .to_chan_0_bank_1_V_V_write(compute_U0_to_chan_0_bank_1_V_V_write),
    .to_chan_0_bank_2_V_V_din(compute_U0_to_chan_0_bank_2_V_V_din),
    .to_chan_0_bank_2_V_V_full_n(output_stream_0_2_V_V_full_n),
    .to_chan_0_bank_2_V_V_write(compute_U0_to_chan_0_bank_2_V_V_write),
    .to_chan_0_bank_3_V_V_din(compute_U0_to_chan_0_bank_3_V_V_din),
    .to_chan_0_bank_3_V_V_full_n(output_stream_0_3_V_V_full_n),
    .to_chan_0_bank_3_V_V_write(compute_U0_to_chan_0_bank_3_V_V_write),
    .from_chan_0_bank_0_V_V_dout(input_stream_0_0_V_V_dout),
    .from_chan_0_bank_0_V_V_empty_n(input_stream_0_0_V_V_empty_n),
    .from_chan_0_bank_0_V_V_read(compute_U0_from_chan_0_bank_0_V_V_read),
    .from_chan_0_bank_1_V_V_dout(input_stream_0_1_V_V_dout),
    .from_chan_0_bank_1_V_V_empty_n(input_stream_0_1_V_V_empty_n),
    .from_chan_0_bank_1_V_V_read(compute_U0_from_chan_0_bank_1_V_V_read),
    .from_chan_0_bank_2_V_V_dout(input_stream_0_2_V_V_dout),
    .from_chan_0_bank_2_V_V_empty_n(input_stream_0_2_V_V_empty_n),
    .from_chan_0_bank_2_V_V_read(compute_U0_from_chan_0_bank_2_V_V_read),
    .from_chan_0_bank_3_V_V_dout(input_stream_0_3_V_V_dout),
    .from_chan_0_bank_3_V_V_empty_n(input_stream_0_3_V_V_empty_n),
    .from_chan_0_bank_3_V_V_read(compute_U0_from_chan_0_bank_3_V_V_read),
    .coalesced_data_num_dout(coalesced_data_num_c15_dout),
    .coalesced_data_num_empty_n(coalesced_data_num_c15_empty_n),
    .coalesced_data_num_read(compute_U0_coalesced_data_num_read),
    .coalesced_data_num_out_din(compute_U0_coalesced_data_num_out_din),
    .coalesced_data_num_out_full_n(coalesced_data_num_c16_full_n),
    .coalesced_data_num_out_write(compute_U0_coalesced_data_num_out_write),
    .coalesced_data_num_out1_din(compute_U0_coalesced_data_num_out1_din),
    .coalesced_data_num_out1_full_n(coalesced_data_num_c17_full_n),
    .coalesced_data_num_out1_write(compute_U0_coalesced_data_num_out1_write),
    .coalesced_data_num_out2_din(compute_U0_coalesced_data_num_out2_din),
    .coalesced_data_num_out2_full_n(coalesced_data_num_c18_full_n),
    .coalesced_data_num_out2_write(compute_U0_coalesced_data_num_out2_write),
    .coalesced_data_num_out3_din(compute_U0_coalesced_data_num_out3_din),
    .coalesced_data_num_out3_full_n(coalesced_data_num_c19_full_n),
    .coalesced_data_num_out3_write(compute_U0_coalesced_data_num_out3_write)
);

jacobi2d_kernel_store41 store41_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(store41_U0_ap_start),
    .ap_done(store41_U0_ap_done),
    .ap_continue(store41_U0_ap_continue),
    .ap_idle(store41_U0_ap_idle),
    .ap_ready(store41_U0_ap_ready),
    .m_axi_var_output_0_0_V_AWVALID(store41_U0_m_axi_var_output_0_0_V_AWVALID),
    .m_axi_var_output_0_0_V_AWREADY(chan0bank0_AWREADY),
    .m_axi_var_output_0_0_V_AWADDR(store41_U0_m_axi_var_output_0_0_V_AWADDR),
    .m_axi_var_output_0_0_V_AWID(store41_U0_m_axi_var_output_0_0_V_AWID),
    .m_axi_var_output_0_0_V_AWLEN(store41_U0_m_axi_var_output_0_0_V_AWLEN),
    .m_axi_var_output_0_0_V_AWSIZE(store41_U0_m_axi_var_output_0_0_V_AWSIZE),
    .m_axi_var_output_0_0_V_AWBURST(store41_U0_m_axi_var_output_0_0_V_AWBURST),
    .m_axi_var_output_0_0_V_AWLOCK(store41_U0_m_axi_var_output_0_0_V_AWLOCK),
    .m_axi_var_output_0_0_V_AWCACHE(store41_U0_m_axi_var_output_0_0_V_AWCACHE),
    .m_axi_var_output_0_0_V_AWPROT(store41_U0_m_axi_var_output_0_0_V_AWPROT),
    .m_axi_var_output_0_0_V_AWQOS(store41_U0_m_axi_var_output_0_0_V_AWQOS),
    .m_axi_var_output_0_0_V_AWREGION(store41_U0_m_axi_var_output_0_0_V_AWREGION),
    .m_axi_var_output_0_0_V_AWUSER(store41_U0_m_axi_var_output_0_0_V_AWUSER),
    .m_axi_var_output_0_0_V_WVALID(store41_U0_m_axi_var_output_0_0_V_WVALID),
    .m_axi_var_output_0_0_V_WREADY(chan0bank0_WREADY),
    .m_axi_var_output_0_0_V_WDATA(store41_U0_m_axi_var_output_0_0_V_WDATA),
    .m_axi_var_output_0_0_V_WSTRB(store41_U0_m_axi_var_output_0_0_V_WSTRB),
    .m_axi_var_output_0_0_V_WLAST(store41_U0_m_axi_var_output_0_0_V_WLAST),
    .m_axi_var_output_0_0_V_WID(store41_U0_m_axi_var_output_0_0_V_WID),
    .m_axi_var_output_0_0_V_WUSER(store41_U0_m_axi_var_output_0_0_V_WUSER),
    .m_axi_var_output_0_0_V_ARVALID(store41_U0_m_axi_var_output_0_0_V_ARVALID),
    .m_axi_var_output_0_0_V_ARREADY(1'b0),
    .m_axi_var_output_0_0_V_ARADDR(store41_U0_m_axi_var_output_0_0_V_ARADDR),
    .m_axi_var_output_0_0_V_ARID(store41_U0_m_axi_var_output_0_0_V_ARID),
    .m_axi_var_output_0_0_V_ARLEN(store41_U0_m_axi_var_output_0_0_V_ARLEN),
    .m_axi_var_output_0_0_V_ARSIZE(store41_U0_m_axi_var_output_0_0_V_ARSIZE),
    .m_axi_var_output_0_0_V_ARBURST(store41_U0_m_axi_var_output_0_0_V_ARBURST),
    .m_axi_var_output_0_0_V_ARLOCK(store41_U0_m_axi_var_output_0_0_V_ARLOCK),
    .m_axi_var_output_0_0_V_ARCACHE(store41_U0_m_axi_var_output_0_0_V_ARCACHE),
    .m_axi_var_output_0_0_V_ARPROT(store41_U0_m_axi_var_output_0_0_V_ARPROT),
    .m_axi_var_output_0_0_V_ARQOS(store41_U0_m_axi_var_output_0_0_V_ARQOS),
    .m_axi_var_output_0_0_V_ARREGION(store41_U0_m_axi_var_output_0_0_V_ARREGION),
    .m_axi_var_output_0_0_V_ARUSER(store41_U0_m_axi_var_output_0_0_V_ARUSER),
    .m_axi_var_output_0_0_V_RVALID(1'b0),
    .m_axi_var_output_0_0_V_RREADY(store41_U0_m_axi_var_output_0_0_V_RREADY),
    .m_axi_var_output_0_0_V_RDATA(512'd0),
    .m_axi_var_output_0_0_V_RLAST(1'b0),
    .m_axi_var_output_0_0_V_RID(1'd0),
    .m_axi_var_output_0_0_V_RUSER(1'd0),
    .m_axi_var_output_0_0_V_RRESP(2'd0),
    .m_axi_var_output_0_0_V_BVALID(chan0bank0_BVALID),
    .m_axi_var_output_0_0_V_BREADY(store41_U0_m_axi_var_output_0_0_V_BREADY),
    .m_axi_var_output_0_0_V_BRESP(chan0bank0_BRESP),
    .m_axi_var_output_0_0_V_BID(chan0bank0_BID),
    .m_axi_var_output_0_0_V_BUSER(chan0bank0_BUSER),
    .var_output_0_0_V_offset_dout(var_output_0_0_V_c_dout),
    .var_output_0_0_V_offset_empty_n(var_output_0_0_V_c_empty_n),
    .var_output_0_0_V_offset_read(store41_U0_var_output_0_0_V_offset_read),
    .output_stream_0_0_V_V_dout(output_stream_0_0_V_V_dout),
    .output_stream_0_0_V_V_empty_n(output_stream_0_0_V_V_empty_n),
    .output_stream_0_0_V_V_read(store41_U0_output_stream_0_0_V_V_read),
    .coalesced_data_num_dout(coalesced_data_num_c16_dout),
    .coalesced_data_num_empty_n(coalesced_data_num_c16_empty_n),
    .coalesced_data_num_read(store41_U0_coalesced_data_num_read)
);

jacobi2d_kernel_store42 store42_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(store42_U0_ap_start),
    .ap_done(store42_U0_ap_done),
    .ap_continue(store42_U0_ap_continue),
    .ap_idle(store42_U0_ap_idle),
    .ap_ready(store42_U0_ap_ready),
    .m_axi_var_output_0_1_V_AWVALID(store42_U0_m_axi_var_output_0_1_V_AWVALID),
    .m_axi_var_output_0_1_V_AWREADY(chan0bank1_AWREADY),
    .m_axi_var_output_0_1_V_AWADDR(store42_U0_m_axi_var_output_0_1_V_AWADDR),
    .m_axi_var_output_0_1_V_AWID(store42_U0_m_axi_var_output_0_1_V_AWID),
    .m_axi_var_output_0_1_V_AWLEN(store42_U0_m_axi_var_output_0_1_V_AWLEN),
    .m_axi_var_output_0_1_V_AWSIZE(store42_U0_m_axi_var_output_0_1_V_AWSIZE),
    .m_axi_var_output_0_1_V_AWBURST(store42_U0_m_axi_var_output_0_1_V_AWBURST),
    .m_axi_var_output_0_1_V_AWLOCK(store42_U0_m_axi_var_output_0_1_V_AWLOCK),
    .m_axi_var_output_0_1_V_AWCACHE(store42_U0_m_axi_var_output_0_1_V_AWCACHE),
    .m_axi_var_output_0_1_V_AWPROT(store42_U0_m_axi_var_output_0_1_V_AWPROT),
    .m_axi_var_output_0_1_V_AWQOS(store42_U0_m_axi_var_output_0_1_V_AWQOS),
    .m_axi_var_output_0_1_V_AWREGION(store42_U0_m_axi_var_output_0_1_V_AWREGION),
    .m_axi_var_output_0_1_V_AWUSER(store42_U0_m_axi_var_output_0_1_V_AWUSER),
    .m_axi_var_output_0_1_V_WVALID(store42_U0_m_axi_var_output_0_1_V_WVALID),
    .m_axi_var_output_0_1_V_WREADY(chan0bank1_WREADY),
    .m_axi_var_output_0_1_V_WDATA(store42_U0_m_axi_var_output_0_1_V_WDATA),
    .m_axi_var_output_0_1_V_WSTRB(store42_U0_m_axi_var_output_0_1_V_WSTRB),
    .m_axi_var_output_0_1_V_WLAST(store42_U0_m_axi_var_output_0_1_V_WLAST),
    .m_axi_var_output_0_1_V_WID(store42_U0_m_axi_var_output_0_1_V_WID),
    .m_axi_var_output_0_1_V_WUSER(store42_U0_m_axi_var_output_0_1_V_WUSER),
    .m_axi_var_output_0_1_V_ARVALID(store42_U0_m_axi_var_output_0_1_V_ARVALID),
    .m_axi_var_output_0_1_V_ARREADY(1'b0),
    .m_axi_var_output_0_1_V_ARADDR(store42_U0_m_axi_var_output_0_1_V_ARADDR),
    .m_axi_var_output_0_1_V_ARID(store42_U0_m_axi_var_output_0_1_V_ARID),
    .m_axi_var_output_0_1_V_ARLEN(store42_U0_m_axi_var_output_0_1_V_ARLEN),
    .m_axi_var_output_0_1_V_ARSIZE(store42_U0_m_axi_var_output_0_1_V_ARSIZE),
    .m_axi_var_output_0_1_V_ARBURST(store42_U0_m_axi_var_output_0_1_V_ARBURST),
    .m_axi_var_output_0_1_V_ARLOCK(store42_U0_m_axi_var_output_0_1_V_ARLOCK),
    .m_axi_var_output_0_1_V_ARCACHE(store42_U0_m_axi_var_output_0_1_V_ARCACHE),
    .m_axi_var_output_0_1_V_ARPROT(store42_U0_m_axi_var_output_0_1_V_ARPROT),
    .m_axi_var_output_0_1_V_ARQOS(store42_U0_m_axi_var_output_0_1_V_ARQOS),
    .m_axi_var_output_0_1_V_ARREGION(store42_U0_m_axi_var_output_0_1_V_ARREGION),
    .m_axi_var_output_0_1_V_ARUSER(store42_U0_m_axi_var_output_0_1_V_ARUSER),
    .m_axi_var_output_0_1_V_RVALID(1'b0),
    .m_axi_var_output_0_1_V_RREADY(store42_U0_m_axi_var_output_0_1_V_RREADY),
    .m_axi_var_output_0_1_V_RDATA(512'd0),
    .m_axi_var_output_0_1_V_RLAST(1'b0),
    .m_axi_var_output_0_1_V_RID(1'd0),
    .m_axi_var_output_0_1_V_RUSER(1'd0),
    .m_axi_var_output_0_1_V_RRESP(2'd0),
    .m_axi_var_output_0_1_V_BVALID(chan0bank1_BVALID),
    .m_axi_var_output_0_1_V_BREADY(store42_U0_m_axi_var_output_0_1_V_BREADY),
    .m_axi_var_output_0_1_V_BRESP(chan0bank1_BRESP),
    .m_axi_var_output_0_1_V_BID(chan0bank1_BID),
    .m_axi_var_output_0_1_V_BUSER(chan0bank1_BUSER),
    .var_output_0_1_V_offset_dout(var_output_0_1_V_c_dout),
    .var_output_0_1_V_offset_empty_n(var_output_0_1_V_c_empty_n),
    .var_output_0_1_V_offset_read(store42_U0_var_output_0_1_V_offset_read),
    .output_stream_0_1_V_V_dout(output_stream_0_1_V_V_dout),
    .output_stream_0_1_V_V_empty_n(output_stream_0_1_V_V_empty_n),
    .output_stream_0_1_V_V_read(store42_U0_output_stream_0_1_V_V_read),
    .coalesced_data_num_dout(coalesced_data_num_c17_dout),
    .coalesced_data_num_empty_n(coalesced_data_num_c17_empty_n),
    .coalesced_data_num_read(store42_U0_coalesced_data_num_read)
);

jacobi2d_kernel_store43 store43_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(store43_U0_ap_start),
    .ap_done(store43_U0_ap_done),
    .ap_continue(store43_U0_ap_continue),
    .ap_idle(store43_U0_ap_idle),
    .ap_ready(store43_U0_ap_ready),
    .m_axi_var_output_0_2_V_AWVALID(store43_U0_m_axi_var_output_0_2_V_AWVALID),
    .m_axi_var_output_0_2_V_AWREADY(chan0bank2_AWREADY),
    .m_axi_var_output_0_2_V_AWADDR(store43_U0_m_axi_var_output_0_2_V_AWADDR),
    .m_axi_var_output_0_2_V_AWID(store43_U0_m_axi_var_output_0_2_V_AWID),
    .m_axi_var_output_0_2_V_AWLEN(store43_U0_m_axi_var_output_0_2_V_AWLEN),
    .m_axi_var_output_0_2_V_AWSIZE(store43_U0_m_axi_var_output_0_2_V_AWSIZE),
    .m_axi_var_output_0_2_V_AWBURST(store43_U0_m_axi_var_output_0_2_V_AWBURST),
    .m_axi_var_output_0_2_V_AWLOCK(store43_U0_m_axi_var_output_0_2_V_AWLOCK),
    .m_axi_var_output_0_2_V_AWCACHE(store43_U0_m_axi_var_output_0_2_V_AWCACHE),
    .m_axi_var_output_0_2_V_AWPROT(store43_U0_m_axi_var_output_0_2_V_AWPROT),
    .m_axi_var_output_0_2_V_AWQOS(store43_U0_m_axi_var_output_0_2_V_AWQOS),
    .m_axi_var_output_0_2_V_AWREGION(store43_U0_m_axi_var_output_0_2_V_AWREGION),
    .m_axi_var_output_0_2_V_AWUSER(store43_U0_m_axi_var_output_0_2_V_AWUSER),
    .m_axi_var_output_0_2_V_WVALID(store43_U0_m_axi_var_output_0_2_V_WVALID),
    .m_axi_var_output_0_2_V_WREADY(chan0bank2_WREADY),
    .m_axi_var_output_0_2_V_WDATA(store43_U0_m_axi_var_output_0_2_V_WDATA),
    .m_axi_var_output_0_2_V_WSTRB(store43_U0_m_axi_var_output_0_2_V_WSTRB),
    .m_axi_var_output_0_2_V_WLAST(store43_U0_m_axi_var_output_0_2_V_WLAST),
    .m_axi_var_output_0_2_V_WID(store43_U0_m_axi_var_output_0_2_V_WID),
    .m_axi_var_output_0_2_V_WUSER(store43_U0_m_axi_var_output_0_2_V_WUSER),
    .m_axi_var_output_0_2_V_ARVALID(store43_U0_m_axi_var_output_0_2_V_ARVALID),
    .m_axi_var_output_0_2_V_ARREADY(1'b0),
    .m_axi_var_output_0_2_V_ARADDR(store43_U0_m_axi_var_output_0_2_V_ARADDR),
    .m_axi_var_output_0_2_V_ARID(store43_U0_m_axi_var_output_0_2_V_ARID),
    .m_axi_var_output_0_2_V_ARLEN(store43_U0_m_axi_var_output_0_2_V_ARLEN),
    .m_axi_var_output_0_2_V_ARSIZE(store43_U0_m_axi_var_output_0_2_V_ARSIZE),
    .m_axi_var_output_0_2_V_ARBURST(store43_U0_m_axi_var_output_0_2_V_ARBURST),
    .m_axi_var_output_0_2_V_ARLOCK(store43_U0_m_axi_var_output_0_2_V_ARLOCK),
    .m_axi_var_output_0_2_V_ARCACHE(store43_U0_m_axi_var_output_0_2_V_ARCACHE),
    .m_axi_var_output_0_2_V_ARPROT(store43_U0_m_axi_var_output_0_2_V_ARPROT),
    .m_axi_var_output_0_2_V_ARQOS(store43_U0_m_axi_var_output_0_2_V_ARQOS),
    .m_axi_var_output_0_2_V_ARREGION(store43_U0_m_axi_var_output_0_2_V_ARREGION),
    .m_axi_var_output_0_2_V_ARUSER(store43_U0_m_axi_var_output_0_2_V_ARUSER),
    .m_axi_var_output_0_2_V_RVALID(1'b0),
    .m_axi_var_output_0_2_V_RREADY(store43_U0_m_axi_var_output_0_2_V_RREADY),
    .m_axi_var_output_0_2_V_RDATA(512'd0),
    .m_axi_var_output_0_2_V_RLAST(1'b0),
    .m_axi_var_output_0_2_V_RID(1'd0),
    .m_axi_var_output_0_2_V_RUSER(1'd0),
    .m_axi_var_output_0_2_V_RRESP(2'd0),
    .m_axi_var_output_0_2_V_BVALID(chan0bank2_BVALID),
    .m_axi_var_output_0_2_V_BREADY(store43_U0_m_axi_var_output_0_2_V_BREADY),
    .m_axi_var_output_0_2_V_BRESP(chan0bank2_BRESP),
    .m_axi_var_output_0_2_V_BID(chan0bank2_BID),
    .m_axi_var_output_0_2_V_BUSER(chan0bank2_BUSER),
    .var_output_0_2_V_offset_dout(var_output_0_2_V_c_dout),
    .var_output_0_2_V_offset_empty_n(var_output_0_2_V_c_empty_n),
    .var_output_0_2_V_offset_read(store43_U0_var_output_0_2_V_offset_read),
    .output_stream_0_2_V_V_dout(output_stream_0_2_V_V_dout),
    .output_stream_0_2_V_V_empty_n(output_stream_0_2_V_V_empty_n),
    .output_stream_0_2_V_V_read(store43_U0_output_stream_0_2_V_V_read),
    .coalesced_data_num_dout(coalesced_data_num_c18_dout),
    .coalesced_data_num_empty_n(coalesced_data_num_c18_empty_n),
    .coalesced_data_num_read(store43_U0_coalesced_data_num_read)
);

jacobi2d_kernel_store store_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(store_U0_ap_start),
    .ap_done(store_U0_ap_done),
    .ap_continue(store_U0_ap_continue),
    .ap_idle(store_U0_ap_idle),
    .ap_ready(store_U0_ap_ready),
    .m_axi_to_V_AWVALID(store_U0_m_axi_to_V_AWVALID),
    .m_axi_to_V_AWREADY(chan0bank3_AWREADY),
    .m_axi_to_V_AWADDR(store_U0_m_axi_to_V_AWADDR),
    .m_axi_to_V_AWID(store_U0_m_axi_to_V_AWID),
    .m_axi_to_V_AWLEN(store_U0_m_axi_to_V_AWLEN),
    .m_axi_to_V_AWSIZE(store_U0_m_axi_to_V_AWSIZE),
    .m_axi_to_V_AWBURST(store_U0_m_axi_to_V_AWBURST),
    .m_axi_to_V_AWLOCK(store_U0_m_axi_to_V_AWLOCK),
    .m_axi_to_V_AWCACHE(store_U0_m_axi_to_V_AWCACHE),
    .m_axi_to_V_AWPROT(store_U0_m_axi_to_V_AWPROT),
    .m_axi_to_V_AWQOS(store_U0_m_axi_to_V_AWQOS),
    .m_axi_to_V_AWREGION(store_U0_m_axi_to_V_AWREGION),
    .m_axi_to_V_AWUSER(store_U0_m_axi_to_V_AWUSER),
    .m_axi_to_V_WVALID(store_U0_m_axi_to_V_WVALID),
    .m_axi_to_V_WREADY(chan0bank3_WREADY),
    .m_axi_to_V_WDATA(store_U0_m_axi_to_V_WDATA),
    .m_axi_to_V_WSTRB(store_U0_m_axi_to_V_WSTRB),
    .m_axi_to_V_WLAST(store_U0_m_axi_to_V_WLAST),
    .m_axi_to_V_WID(store_U0_m_axi_to_V_WID),
    .m_axi_to_V_WUSER(store_U0_m_axi_to_V_WUSER),
    .m_axi_to_V_ARVALID(store_U0_m_axi_to_V_ARVALID),
    .m_axi_to_V_ARREADY(1'b0),
    .m_axi_to_V_ARADDR(store_U0_m_axi_to_V_ARADDR),
    .m_axi_to_V_ARID(store_U0_m_axi_to_V_ARID),
    .m_axi_to_V_ARLEN(store_U0_m_axi_to_V_ARLEN),
    .m_axi_to_V_ARSIZE(store_U0_m_axi_to_V_ARSIZE),
    .m_axi_to_V_ARBURST(store_U0_m_axi_to_V_ARBURST),
    .m_axi_to_V_ARLOCK(store_U0_m_axi_to_V_ARLOCK),
    .m_axi_to_V_ARCACHE(store_U0_m_axi_to_V_ARCACHE),
    .m_axi_to_V_ARPROT(store_U0_m_axi_to_V_ARPROT),
    .m_axi_to_V_ARQOS(store_U0_m_axi_to_V_ARQOS),
    .m_axi_to_V_ARREGION(store_U0_m_axi_to_V_ARREGION),
    .m_axi_to_V_ARUSER(store_U0_m_axi_to_V_ARUSER),
    .m_axi_to_V_RVALID(1'b0),
    .m_axi_to_V_RREADY(store_U0_m_axi_to_V_RREADY),
    .m_axi_to_V_RDATA(512'd0),
    .m_axi_to_V_RLAST(1'b0),
    .m_axi_to_V_RID(1'd0),
    .m_axi_to_V_RUSER(1'd0),
    .m_axi_to_V_RRESP(2'd0),
    .m_axi_to_V_BVALID(chan0bank3_BVALID),
    .m_axi_to_V_BREADY(store_U0_m_axi_to_V_BREADY),
    .m_axi_to_V_BRESP(chan0bank3_BRESP),
    .m_axi_to_V_BID(chan0bank3_BID),
    .m_axi_to_V_BUSER(chan0bank3_BUSER),
    .to_V_offset_dout(var_output_0_3_V_c_dout),
    .to_V_offset_empty_n(var_output_0_3_V_c_empty_n),
    .to_V_offset_read(store_U0_to_V_offset_read),
    .from_V_V_dout(output_stream_0_3_V_V_dout),
    .from_V_V_empty_n(output_stream_0_3_V_V_empty_n),
    .from_V_V_read(store_U0_from_V_V_read),
    .coalesced_data_num_dout(coalesced_data_num_c19_dout),
    .coalesced_data_num_empty_n(coalesced_data_num_c19_empty_n),
    .coalesced_data_num_read(store_U0_coalesced_data_num_read)
);

jacobi2d_kernel_fifo_w64_d2_A coalesced_data_num_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(jacobi2d_kernel_entry118311_U0_coalesced_data_num_out_din),
    .if_full_n(coalesced_data_num_c_full_n),
    .if_write(jacobi2d_kernel_entry118311_U0_coalesced_data_num_out_write),
    .if_dout(coalesced_data_num_c_dout),
    .if_empty_n(coalesced_data_num_c_empty_n),
    .if_read(load38_U0_coalesced_data_num_read)
);

jacobi2d_kernel_fifo_w64_d2_A coalesced_data_num_c12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(jacobi2d_kernel_entry118311_U0_coalesced_data_num_out1_din),
    .if_full_n(coalesced_data_num_c12_full_n),
    .if_write(jacobi2d_kernel_entry118311_U0_coalesced_data_num_out1_write),
    .if_dout(coalesced_data_num_c12_dout),
    .if_empty_n(coalesced_data_num_c12_empty_n),
    .if_read(load39_U0_coalesced_data_num_read)
);

jacobi2d_kernel_fifo_w64_d2_A coalesced_data_num_c13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(jacobi2d_kernel_entry118311_U0_coalesced_data_num_out2_din),
    .if_full_n(coalesced_data_num_c13_full_n),
    .if_write(jacobi2d_kernel_entry118311_U0_coalesced_data_num_out2_write),
    .if_dout(coalesced_data_num_c13_dout),
    .if_empty_n(coalesced_data_num_c13_empty_n),
    .if_read(load40_U0_coalesced_data_num_read)
);

jacobi2d_kernel_fifo_w64_d2_A coalesced_data_num_c14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(jacobi2d_kernel_entry118311_U0_coalesced_data_num_out3_din),
    .if_full_n(coalesced_data_num_c14_full_n),
    .if_write(jacobi2d_kernel_entry118311_U0_coalesced_data_num_out3_write),
    .if_dout(coalesced_data_num_c14_dout),
    .if_empty_n(coalesced_data_num_c14_empty_n),
    .if_read(load_U0_coalesced_data_num_read)
);

jacobi2d_kernel_fifo_w32_d4_A var_output_0_0_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(jacobi2d_kernel_entry118311_U0_var_output_0_0_V_out_din),
    .if_full_n(var_output_0_0_V_c_full_n),
    .if_write(jacobi2d_kernel_entry118311_U0_var_output_0_0_V_out_write),
    .if_dout(var_output_0_0_V_c_dout),
    .if_empty_n(var_output_0_0_V_c_empty_n),
    .if_read(store41_U0_var_output_0_0_V_offset_read)
);

jacobi2d_kernel_fifo_w32_d4_A var_output_0_1_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(jacobi2d_kernel_entry118311_U0_var_output_0_1_V_out_din),
    .if_full_n(var_output_0_1_V_c_full_n),
    .if_write(jacobi2d_kernel_entry118311_U0_var_output_0_1_V_out_write),
    .if_dout(var_output_0_1_V_c_dout),
    .if_empty_n(var_output_0_1_V_c_empty_n),
    .if_read(store42_U0_var_output_0_1_V_offset_read)
);

jacobi2d_kernel_fifo_w32_d4_A var_output_0_2_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(jacobi2d_kernel_entry118311_U0_var_output_0_2_V_out_din),
    .if_full_n(var_output_0_2_V_c_full_n),
    .if_write(jacobi2d_kernel_entry118311_U0_var_output_0_2_V_out_write),
    .if_dout(var_output_0_2_V_c_dout),
    .if_empty_n(var_output_0_2_V_c_empty_n),
    .if_read(store43_U0_var_output_0_2_V_offset_read)
);

jacobi2d_kernel_fifo_w32_d4_A var_output_0_3_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(jacobi2d_kernel_entry118311_U0_var_output_0_3_V_out_din),
    .if_full_n(var_output_0_3_V_c_full_n),
    .if_write(jacobi2d_kernel_entry118311_U0_var_output_0_3_V_out_write),
    .if_dout(var_output_0_3_V_c_dout),
    .if_empty_n(var_output_0_3_V_c_empty_n),
    .if_read(store_U0_to_V_offset_read)
);

jacobi2d_kernel_fifo_w32_d2_A var_input_0_0_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(jacobi2d_kernel_entry118311_U0_var_input_0_0_V_out_din),
    .if_full_n(var_input_0_0_V_c_full_n),
    .if_write(jacobi2d_kernel_entry118311_U0_var_input_0_0_V_out_write),
    .if_dout(var_input_0_0_V_c_dout),
    .if_empty_n(var_input_0_0_V_c_empty_n),
    .if_read(load38_U0_var_input_0_0_V_offset_read)
);

jacobi2d_kernel_fifo_w32_d2_A var_input_0_1_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(jacobi2d_kernel_entry118311_U0_var_input_0_1_V_out_din),
    .if_full_n(var_input_0_1_V_c_full_n),
    .if_write(jacobi2d_kernel_entry118311_U0_var_input_0_1_V_out_write),
    .if_dout(var_input_0_1_V_c_dout),
    .if_empty_n(var_input_0_1_V_c_empty_n),
    .if_read(load39_U0_var_input_0_1_V_offset_read)
);

jacobi2d_kernel_fifo_w32_d2_A var_input_0_2_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(jacobi2d_kernel_entry118311_U0_var_input_0_2_V_out_din),
    .if_full_n(var_input_0_2_V_c_full_n),
    .if_write(jacobi2d_kernel_entry118311_U0_var_input_0_2_V_out_write),
    .if_dout(var_input_0_2_V_c_dout),
    .if_empty_n(var_input_0_2_V_c_empty_n),
    .if_read(load40_U0_var_input_0_2_V_offset_read)
);

jacobi2d_kernel_fifo_w32_d2_A var_input_0_3_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(jacobi2d_kernel_entry118311_U0_var_input_0_3_V_out_din),
    .if_full_n(var_input_0_3_V_c_full_n),
    .if_write(jacobi2d_kernel_entry118311_U0_var_input_0_3_V_out_write),
    .if_dout(var_input_0_3_V_c_dout),
    .if_empty_n(var_input_0_3_V_c_empty_n),
    .if_read(load_U0_from_V_offset_read)
);

jacobi2d_kernel_fifo_w512_d32_A input_stream_0_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load38_U0_input_stream_0_0_V_V_din),
    .if_full_n(input_stream_0_0_V_V_full_n),
    .if_write(load38_U0_input_stream_0_0_V_V_write),
    .if_dout(input_stream_0_0_V_V_dout),
    .if_empty_n(input_stream_0_0_V_V_empty_n),
    .if_read(compute_U0_from_chan_0_bank_0_V_V_read)
);

jacobi2d_kernel_fifo_w64_d2_A coalesced_data_num_c15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load38_U0_coalesced_data_num_out_din),
    .if_full_n(coalesced_data_num_c15_full_n),
    .if_write(load38_U0_coalesced_data_num_out_write),
    .if_dout(coalesced_data_num_c15_dout),
    .if_empty_n(coalesced_data_num_c15_empty_n),
    .if_read(compute_U0_coalesced_data_num_read)
);

jacobi2d_kernel_fifo_w512_d32_A input_stream_0_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load39_U0_input_stream_0_1_V_V_din),
    .if_full_n(input_stream_0_1_V_V_full_n),
    .if_write(load39_U0_input_stream_0_1_V_V_write),
    .if_dout(input_stream_0_1_V_V_dout),
    .if_empty_n(input_stream_0_1_V_V_empty_n),
    .if_read(compute_U0_from_chan_0_bank_1_V_V_read)
);

jacobi2d_kernel_fifo_w512_d32_A input_stream_0_2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load40_U0_input_stream_0_2_V_V_din),
    .if_full_n(input_stream_0_2_V_V_full_n),
    .if_write(load40_U0_input_stream_0_2_V_V_write),
    .if_dout(input_stream_0_2_V_V_dout),
    .if_empty_n(input_stream_0_2_V_V_empty_n),
    .if_read(compute_U0_from_chan_0_bank_2_V_V_read)
);

jacobi2d_kernel_fifo_w512_d32_A input_stream_0_3_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load_U0_to_V_V_din),
    .if_full_n(input_stream_0_3_V_V_full_n),
    .if_write(load_U0_to_V_V_write),
    .if_dout(input_stream_0_3_V_V_dout),
    .if_empty_n(input_stream_0_3_V_V_empty_n),
    .if_read(compute_U0_from_chan_0_bank_3_V_V_read)
);

jacobi2d_kernel_fifo_w512_d32_A output_stream_0_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_U0_to_chan_0_bank_0_V_V_din),
    .if_full_n(output_stream_0_0_V_V_full_n),
    .if_write(compute_U0_to_chan_0_bank_0_V_V_write),
    .if_dout(output_stream_0_0_V_V_dout),
    .if_empty_n(output_stream_0_0_V_V_empty_n),
    .if_read(store41_U0_output_stream_0_0_V_V_read)
);

jacobi2d_kernel_fifo_w512_d32_A output_stream_0_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_U0_to_chan_0_bank_1_V_V_din),
    .if_full_n(output_stream_0_1_V_V_full_n),
    .if_write(compute_U0_to_chan_0_bank_1_V_V_write),
    .if_dout(output_stream_0_1_V_V_dout),
    .if_empty_n(output_stream_0_1_V_V_empty_n),
    .if_read(store42_U0_output_stream_0_1_V_V_read)
);

jacobi2d_kernel_fifo_w512_d32_A output_stream_0_2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_U0_to_chan_0_bank_2_V_V_din),
    .if_full_n(output_stream_0_2_V_V_full_n),
    .if_write(compute_U0_to_chan_0_bank_2_V_V_write),
    .if_dout(output_stream_0_2_V_V_dout),
    .if_empty_n(output_stream_0_2_V_V_empty_n),
    .if_read(store43_U0_output_stream_0_2_V_V_read)
);

jacobi2d_kernel_fifo_w512_d32_A output_stream_0_3_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_U0_to_chan_0_bank_3_V_V_din),
    .if_full_n(output_stream_0_3_V_V_full_n),
    .if_write(compute_U0_to_chan_0_bank_3_V_V_write),
    .if_dout(output_stream_0_3_V_V_dout),
    .if_empty_n(output_stream_0_3_V_V_empty_n),
    .if_read(store_U0_from_V_V_read)
);

jacobi2d_kernel_fifo_w64_d2_A coalesced_data_num_c16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_U0_coalesced_data_num_out_din),
    .if_full_n(coalesced_data_num_c16_full_n),
    .if_write(compute_U0_coalesced_data_num_out_write),
    .if_dout(coalesced_data_num_c16_dout),
    .if_empty_n(coalesced_data_num_c16_empty_n),
    .if_read(store41_U0_coalesced_data_num_read)
);

jacobi2d_kernel_fifo_w64_d2_A coalesced_data_num_c17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_U0_coalesced_data_num_out1_din),
    .if_full_n(coalesced_data_num_c17_full_n),
    .if_write(compute_U0_coalesced_data_num_out1_write),
    .if_dout(coalesced_data_num_c17_dout),
    .if_empty_n(coalesced_data_num_c17_empty_n),
    .if_read(store42_U0_coalesced_data_num_read)
);

jacobi2d_kernel_fifo_w64_d2_A coalesced_data_num_c18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_U0_coalesced_data_num_out2_din),
    .if_full_n(coalesced_data_num_c18_full_n),
    .if_write(compute_U0_coalesced_data_num_out2_write),
    .if_dout(coalesced_data_num_c18_dout),
    .if_empty_n(coalesced_data_num_c18_empty_n),
    .if_read(store43_U0_coalesced_data_num_read)
);

jacobi2d_kernel_fifo_w64_d2_A coalesced_data_num_c19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_U0_coalesced_data_num_out3_din),
    .if_full_n(coalesced_data_num_c19_full_n),
    .if_write(compute_U0_coalesced_data_num_out3_write),
    .if_dout(coalesced_data_num_c19_dout),
    .if_empty_n(coalesced_data_num_c19_empty_n),
    .if_read(store_U0_coalesced_data_num_read)
);

jacobi2d_kernel_start_for_store41_U0 start_for_store41_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_store41_U0_din),
    .if_full_n(start_for_store41_U0_full_n),
    .if_write(jacobi2d_kernel_entry118311_U0_start_write),
    .if_dout(start_for_store41_U0_dout),
    .if_empty_n(start_for_store41_U0_empty_n),
    .if_read(store41_U0_ap_ready)
);

jacobi2d_kernel_start_for_store42_U0 start_for_store42_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_store42_U0_din),
    .if_full_n(start_for_store42_U0_full_n),
    .if_write(jacobi2d_kernel_entry118311_U0_start_write),
    .if_dout(start_for_store42_U0_dout),
    .if_empty_n(start_for_store42_U0_empty_n),
    .if_read(store42_U0_ap_ready)
);

jacobi2d_kernel_start_for_store43_U0 start_for_store43_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_store43_U0_din),
    .if_full_n(start_for_store43_U0_full_n),
    .if_write(jacobi2d_kernel_entry118311_U0_start_write),
    .if_dout(start_for_store43_U0_dout),
    .if_empty_n(start_for_store43_U0_empty_n),
    .if_read(store43_U0_ap_ready)
);

jacobi2d_kernel_start_for_store_U0 start_for_store_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_store_U0_din),
    .if_full_n(start_for_store_U0_full_n),
    .if_write(jacobi2d_kernel_entry118311_U0_start_write),
    .if_dout(start_for_store_U0_dout),
    .if_empty_n(start_for_store_U0_empty_n),
    .if_read(store_U0_ap_ready)
);

jacobi2d_kernel_start_for_compute_U0 start_for_compute_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_compute_U0_din),
    .if_full_n(start_for_compute_U0_full_n),
    .if_write(load38_U0_start_write),
    .if_dout(start_for_compute_U0_dout),
    .if_empty_n(start_for_compute_U0_empty_n),
    .if_read(compute_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_jacobi2d_kernel_entry118311_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_jacobi2d_kernel_entry118311_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_jacobi2d_kernel_entry118311_U0_ap_ready <= ap_sync_jacobi2d_kernel_entry118311_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_load38_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_load38_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_load38_U0_ap_ready <= ap_sync_load38_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_load39_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_load39_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_load39_U0_ap_ready <= ap_sync_load39_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_load40_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_load40_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_load40_U0_ap_ready <= ap_sync_load40_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_load_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_load_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_load_U0_ap_ready <= ap_sync_load_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if (((jacobi2d_kernel_entry118311_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        jacobi2d_kernel_entry118311_U0_ap_ready_count <= (jacobi2d_kernel_entry118311_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (jacobi2d_kernel_entry118311_U0_ap_ready == 1'b1))) begin
        jacobi2d_kernel_entry118311_U0_ap_ready_count <= (jacobi2d_kernel_entry118311_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((load38_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        load38_U0_ap_ready_count <= (load38_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (load38_U0_ap_ready == 1'b1))) begin
        load38_U0_ap_ready_count <= (load38_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((load39_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        load39_U0_ap_ready_count <= (load39_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (load39_U0_ap_ready == 1'b1))) begin
        load39_U0_ap_ready_count <= (load39_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((load40_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        load40_U0_ap_ready_count <= (load40_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (load40_U0_ap_ready == 1'b1))) begin
        load40_U0_ap_ready_count <= (load40_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((load_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        load_U0_ap_ready_count <= (load_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (load_U0_ap_ready == 1'b1))) begin
        load_U0_ap_ready_count <= (load_U0_ap_ready_count + 2'd1);
    end
end

assign ap_done = ap_sync_done;

assign ap_idle = (store_U0_ap_idle & store43_U0_ap_idle & store42_U0_ap_idle & store41_U0_ap_idle & load_U0_ap_idle & load40_U0_ap_idle & load39_U0_ap_idle & load38_U0_ap_idle & jacobi2d_kernel_entry118311_U0_ap_idle & compute_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_continue = ap_sync_done;

assign ap_sync_done = (store_U0_ap_done & store43_U0_ap_done & store42_U0_ap_done & store41_U0_ap_done);

assign ap_sync_jacobi2d_kernel_entry118311_U0_ap_ready = (jacobi2d_kernel_entry118311_U0_ap_ready | ap_sync_reg_jacobi2d_kernel_entry118311_U0_ap_ready);

assign ap_sync_load38_U0_ap_ready = (load38_U0_ap_ready | ap_sync_reg_load38_U0_ap_ready);

assign ap_sync_load39_U0_ap_ready = (load39_U0_ap_ready | ap_sync_reg_load39_U0_ap_ready);

assign ap_sync_load40_U0_ap_ready = (load40_U0_ap_ready | ap_sync_reg_load40_U0_ap_ready);

assign ap_sync_load_U0_ap_ready = (load_U0_ap_ready | ap_sync_reg_load_U0_ap_ready);

assign ap_sync_ready = (ap_sync_load_U0_ap_ready & ap_sync_load40_U0_ap_ready & ap_sync_load39_U0_ap_ready & ap_sync_load38_U0_ap_ready & ap_sync_jacobi2d_kernel_entry118311_U0_ap_ready);

assign compute_U0_ap_continue = 1'b1;

assign compute_U0_ap_start = start_for_compute_U0_empty_n;

assign compute_U0_start_full_n = 1'b1;

assign compute_U0_start_write = 1'b0;

assign jacobi2d_kernel_entry118311_U0_ap_continue = 1'b1;

assign jacobi2d_kernel_entry118311_U0_ap_start = ((ap_sync_reg_jacobi2d_kernel_entry118311_U0_ap_ready ^ 1'b1) & ap_start);

assign jacobi2d_kernel_entry118311_U0_start_full_n = (start_for_store_U0_full_n & start_for_store43_U0_full_n & start_for_store42_U0_full_n & start_for_store41_U0_full_n);

assign load38_U0_ap_continue = 1'b1;

assign load38_U0_ap_start = ((ap_sync_reg_load38_U0_ap_ready ^ 1'b1) & ap_start);

assign load39_U0_ap_continue = 1'b1;

assign load39_U0_ap_start = ((ap_sync_reg_load39_U0_ap_ready ^ 1'b1) & ap_start);

assign load39_U0_start_full_n = 1'b1;

assign load39_U0_start_write = 1'b0;

assign load40_U0_ap_continue = 1'b1;

assign load40_U0_ap_start = ((ap_sync_reg_load40_U0_ap_ready ^ 1'b1) & ap_start);

assign load40_U0_start_full_n = 1'b1;

assign load40_U0_start_write = 1'b0;

assign load_U0_ap_continue = 1'b1;

assign load_U0_ap_start = ((ap_sync_reg_load_U0_ap_ready ^ 1'b1) & ap_start);

assign load_U0_start_full_n = 1'b1;

assign load_U0_start_write = 1'b0;

assign start_for_compute_U0_din = 1'b1;

assign start_for_store41_U0_din = 1'b1;

assign start_for_store42_U0_din = 1'b1;

assign start_for_store43_U0_din = 1'b1;

assign start_for_store_U0_din = 1'b1;

assign store41_U0_ap_continue = ap_sync_done;

assign store41_U0_ap_start = start_for_store41_U0_empty_n;

assign store41_U0_start_full_n = 1'b1;

assign store41_U0_start_write = 1'b0;

assign store42_U0_ap_continue = ap_sync_done;

assign store42_U0_ap_start = start_for_store42_U0_empty_n;

assign store42_U0_start_full_n = 1'b1;

assign store42_U0_start_write = 1'b0;

assign store43_U0_ap_continue = ap_sync_done;

assign store43_U0_ap_start = start_for_store43_U0_empty_n;

assign store43_U0_start_full_n = 1'b1;

assign store43_U0_start_write = 1'b0;

assign store_U0_ap_continue = ap_sync_done;

assign store_U0_ap_start = start_for_store_U0_empty_n;

assign store_U0_start_full_n = 1'b1;

assign store_U0_start_write = 1'b0;

endmodule //jacobi2d_kernel_jacobi2d_kernel
