

================================================================
== Vivado HLS Report for 'operator_double_div3'
================================================================
* Date:           Tue Aug  7 14:03:58 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       classique
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.063|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    7|    1|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div3_chunk_fu_111  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_118  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     697|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|    3276|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     168|
|Register         |        -|      -|     238|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     238|    4141|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       4|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+---+------+
    |          Instance         |     Module     | BRAM_18K| DSP48E| FF|  LUT |
    +---------------------------+----------------+---------+-------+---+------+
    |grp_lut_div3_chunk_fu_111  |lut_div3_chunk  |        0|      0|  0|  1638|
    |grp_lut_div3_chunk_fu_118  |lut_div3_chunk  |        0|      0|  0|  1638|
    +---------------------------+----------------+---------+-------+---+------+
    |Total                      |                |        0|      0|  0|  3276|
    +---------------------------+----------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |shift_V_1_fu_266_p2          |     +    |      0|  0|   18|           2|          11|
    |xf_V_fu_378_p2               |     +    |      0|  0|   62|           1|          55|
    |new_exp_V_1_fu_204_p2        |     -    |      0|  0|   18|          11|          11|
    |shift_V_fu_260_p2            |     -    |      0|  0|   18|           1|          11|
    |sel_tmp4_fu_284_p2           |    and   |      0|  0|    6|           1|           1|
    |sel_tmp8_fu_312_p2           |    and   |      0|  0|    6|           1|           1|
    |icmp_fu_254_p2               |   icmp   |      0|  0|   13|          10|           1|
    |tmp_1_fu_192_p2              |   icmp   |      0|  0|   13|          11|           2|
    |tmp_2_fu_198_p2              |   icmp   |      0|  0|   13|          11|          11|
    |tmp_4_fu_232_p2              |   icmp   |      0|  0|   13|          11|           1|
    |tmp_5_fu_238_p2              |   icmp   |      0|  0|   13|          11|          11|
    |r_V_3_fu_354_p2              |   lshr   |      0|  0|  160|          53|          53|
    |sel_tmp3_demorgan_fu_272_p2  |    or    |      0|  0|    6|           1|           1|
    |tmp_7_fu_218_p2              |    or    |      0|  0|    6|           1|           1|
    |p_Repl2_1_fu_224_p3          |  select  |      0|  0|   11|           1|          11|
    |p_new_exp_V_1_fu_210_p3      |  select  |      0|  0|    2|           1|           2|
    |shift_V_2_fu_290_p3          |  select  |      0|  0|   11|           1|          11|
    |shift_V_3_fu_298_p3          |  select  |      0|  0|   11|           1|           1|
    |shift_V_4_fu_318_p3          |  select  |      0|  0|   11|           1|          11|
    |shift_V_cast_cast_fu_184_p3  |  select  |      0|  0|    2|           1|           1|
    |xf_V_1_fu_334_p3             |  select  |      0|  0|   53|           1|          53|
    |xf_V_3_fu_370_p3             |  select  |      0|  0|   55|           1|          55|
    |r_V_4_fu_364_p2              |    shl   |      0|  0|  164|          55|          55|
    |sel_tmp3_fu_278_p2           |    xor   |      0|  0|    6|           1|           2|
    |sel_tmp7_fu_306_p2           |    xor   |      0|  0|    6|           1|           2|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |Total                        |          |      0|  0|  697|         191|         375|
    +-----------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  44|          9|    1|          9|
    |ap_phi_mux_p_Repl2_s_phi_fu_105_p4  |   9|          2|   52|        104|
    |ap_return                           |   9|          2|   64|        128|
    |grp_lut_div3_chunk_fu_111_d_V       |  41|          8|    4|         32|
    |grp_lut_div3_chunk_fu_111_r_in_V    |  15|          3|    2|          6|
    |grp_lut_div3_chunk_fu_118_d_V       |  41|          8|    4|         32|
    |p_Repl2_s_reg_102                   |   9|          2|   52|        104|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 168|         34|  179|        415|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   8|   0|    8|          0|
    |ap_return_preg                 |  64|   0|   64|          0|
    |p_Repl2_1_reg_568              |  11|   0|   11|          0|
    |p_Repl2_2_reg_554              |   1|   0|    1|          0|
    |p_Repl2_s_reg_102              |  52|   0|   52|          0|
    |p_Result_22_10_i_i_reg_633     |   4|   0|    4|          0|
    |p_Result_22_1_i_i_reg_583      |   4|   0|    4|          0|
    |p_Result_22_2_i_i_reg_588      |   4|   0|    4|          0|
    |p_Result_22_3_i_i_reg_593      |   4|   0|    4|          0|
    |p_Result_22_4_i_i_reg_598      |   4|   0|    4|          0|
    |p_Result_22_5_i_i_reg_603      |   4|   0|    4|          0|
    |p_Result_22_6_i_i_reg_608      |   4|   0|    4|          0|
    |p_Result_22_7_i_i_reg_613      |   4|   0|    4|          0|
    |p_Result_22_8_i_i_reg_618      |   4|   0|    4|          0|
    |p_Result_22_9_i_i_reg_623      |   4|   0|    4|          0|
    |p_Result_22_i_i_8_reg_628      |   4|   0|    4|          0|
    |p_Result_22_i_i_reg_578        |   4|   0|    4|          0|
    |p_Result_i_i_reg_573           |   3|   0|    3|          0|
    |q_chunk_V_ret2_1_i_i_reg_648   |   4|   0|    4|          0|
    |q_chunk_V_ret2_2_i_i_reg_653   |   4|   0|    4|          0|
    |q_chunk_V_ret2_3_i_i_reg_658   |   4|   0|    4|          0|
    |q_chunk_V_ret2_4_i_i_reg_663   |   4|   0|    4|          0|
    |q_chunk_V_ret2_5_i_i_reg_668   |   4|   0|    4|          0|
    |q_chunk_V_ret2_6_i_i_reg_673   |   4|   0|    4|          0|
    |q_chunk_V_ret2_7_i_i_reg_678   |   4|   0|    4|          0|
    |q_chunk_V_ret2_8_i_i_reg_683   |   4|   0|    4|          0|
    |q_chunk_V_ret2_9_i_i_reg_688   |   4|   0|    4|          0|
    |q_chunk_V_ret2_i_i_10_reg_693  |   4|   0|    4|          0|
    |q_chunk_V_ret2_i_i_reg_643     |   4|   0|    4|          0|
    |reg_141                        |   2|   0|    2|          0|
    |tmp_1_reg_564                  |   1|   0|    1|          0|
    |tmp_9_reg_638                  |   4|   0|    4|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 238|   0|  238|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_double_div3 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_double_div3 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_double_div3 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_double_div3 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_double_div3 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_double_div3 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_double_div3 | return value |
|in_r       |  in |   64|   ap_none  |         in_r         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

