cycle 0
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00000000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000000
ctl_state 00000000
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 1
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00000000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000001
ctl_state 00000001
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 2
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00000000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000002
ctl_state 00000002
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 3
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 008800c8
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000003
ctl_state 00000003
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 4
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 008800c8
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 000000c8
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000004
ctl_state 00000004
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 5
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 008800c8
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 000000c8
alu0 000000c8
alu1 00000000
aluout 00000000
cycle_counter 00000005
ctl_state 00000005
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 6
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 008800c8
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 000000c8
alu0 000000c8
alu1 00000000
aluout 000000c8
cycle_counter 00000006
ctl_state 00000006
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 7
r2 000000c8
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 008800c8
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 000000c8
alu0 000000c8
alu1 00000000
aluout 000000c8
cycle_counter 00000007
ctl_state 00000001
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 8
r2 000000c8
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 008800c8
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 000000c8
alu0 000000c8
alu1 00000000
aluout 000000c8
cycle_counter 00000008
ctl_state 00000002
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 9
r2 000000c8
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00c801f4
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 000000c8
alu0 000000c8
alu1 00000000
aluout 000000c8
cycle_counter 00000009
ctl_state 00000003
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 10
r2 000000c8
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00c801f4
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 000001f4
alu0 000000c8
alu1 00000000
aluout 000000c8
cycle_counter 0000000a
ctl_state 00000004
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 11
r2 000000c8
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00c801f4
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 000001f4
alu0 000001f4
alu1 00000000
aluout 000000c8
cycle_counter 0000000b
ctl_state 00000005
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 12
r2 000000c8
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00c801f4
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 000001f4
alu0 000001f4
alu1 00000000
aluout 000001f4
cycle_counter 0000000c
ctl_state 00000006
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 13
r2 000000c8
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 00c801f4
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 000001f4
alu0 000001f4
alu1 00000000
aluout 000001f4
cycle_counter 0000000d
ctl_state 00000001
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 14
r2 000000c8
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 00c801f4
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 000001f4
alu0 000001f4
alu1 00000000
aluout 000001f4
cycle_counter 0000000e
ctl_state 00000002
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 15
r2 000000c8
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 3cca0064
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 000001f4
alu0 000001f4
alu1 00000000
aluout 000001f4
cycle_counter 0000000f
ctl_state 00000003
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 16
r2 000000c8
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 3cca0064
opcode 0000001e
dst 00000003
src0 00000001
src1 00000002
immediate 00000064
alu0 000001f4
alu1 00000000
aluout 000001f4
cycle_counter 00000010
ctl_state 00000004
dma_state 00000000
dma_src 00000000
dma_dst 00000000
dma_counter 00000000
dma_reg 00000000

cycle 17
r2 000000c8
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 3cca0064
opcode 0000001e
dst 00000003
src0 00000001
src1 00000002
immediate 00000064
alu0 000001f4
alu1 00000000
aluout 000001f4
cycle_counter 00000011
ctl_state 00000005
dma_state 00000000
dma_src 000000c8
dma_dst 000001f4
dma_counter 00000064
dma_reg 00000000

cycle 18
r2 000000c8
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 3cca0064
opcode 0000001e
dst 00000003
src0 00000001
src1 00000002
immediate 00000064
alu0 000001f4
alu1 00000000
aluout 000001f4
cycle_counter 00000012
ctl_state 00000006
dma_state 00000001
dma_src 000000c8
dma_dst 000001f4
dma_counter 00000064
dma_reg 00000000

cycle 19
r2 000000c8
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 3cca0064
opcode 0000001e
dst 00000003
src0 00000001
src1 00000002
immediate 00000064
alu0 000001f4
alu1 00000000
aluout 000001f4
cycle_counter 00000013
ctl_state 00000001
dma_state 00000001
dma_src 000000c8
dma_dst 000001f4
dma_counter 00000064
dma_reg 00000000

cycle 20
r2 000000c8
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 3cca0064
opcode 0000001e
dst 00000003
src0 00000001
src1 00000002
immediate 00000064
alu0 000001f4
alu1 00000000
aluout 000001f4
cycle_counter 00000014
ctl_state 00000002
dma_state 00000001
dma_src 000000c8
dma_dst 000001f4
dma_counter 00000064
dma_reg 00000000

cycle 21
r2 000000c8
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 0088001e
opcode 0000001e
dst 00000003
src0 00000001
src1 00000002
immediate 00000064
alu0 000001f4
alu1 00000000
aluout 000001f4
cycle_counter 00000015
ctl_state 00000003
dma_state 00000002
dma_src 000000c8
dma_dst 000001f4
dma_counter 00000064
dma_reg 00000000

cycle 22
r2 000000c8
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 0088001e
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 0000001e
alu0 000001f4
alu1 00000000
aluout 000001f4
cycle_counter 00000016
ctl_state 00000004
dma_state 00000003
dma_src 000000c8
dma_dst 000001f4
dma_counter 00000064
dma_reg 00000064

cycle 23
r2 000000c8
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 0088001e
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 0000001e
alu0 0000001e
alu1 00000000
aluout 000001f4
cycle_counter 00000017
ctl_state 00000005
dma_state 00000001
dma_src 000000c9
dma_dst 000001f5
dma_counter 00000063
dma_reg 00000064

cycle 24
r2 000000c8
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 0088001e
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 0000001e
alu0 0000001e
alu1 00000000
aluout 0000001e
cycle_counter 00000018
ctl_state 00000006
dma_state 00000002
dma_src 000000c9
dma_dst 000001f5
dma_counter 00000063
dma_reg 00000064

cycle 25
r2 0000001e
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 0088001e
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 0000001e
alu0 0000001e
alu1 00000000
aluout 0000001e
cycle_counter 00000019
ctl_state 00000001
dma_state 00000003
dma_src 000000c9
dma_dst 000001f5
dma_counter 00000063
dma_reg 00000065

cycle 26
r2 0000001e
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 0088001e
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 0000001e
alu0 0000001e
alu1 00000000
aluout 0000001e
cycle_counter 0000001a
ctl_state 00000002
dma_state 00000003
dma_src 000000c9
dma_dst 000001f5
dma_counter 00000063
dma_reg 00000065

cycle 27
r2 0000001e
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 00c80001
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 0000001e
alu0 0000001e
alu1 00000000
aluout 0000001e
cycle_counter 0000001b
ctl_state 00000003
dma_state 00000001
dma_src 000000ca
dma_dst 000001f6
dma_counter 00000062
dma_reg 00000065

cycle 28
r2 0000001e
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 00c80001
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 00000001
alu0 0000001e
alu1 00000000
aluout 0000001e
cycle_counter 0000001c
ctl_state 00000004
dma_state 00000002
dma_src 000000ca
dma_dst 000001f6
dma_counter 00000062
dma_reg 00000065

cycle 29
r2 0000001e
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 00c80001
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 00000001
alu0 00000001
alu1 00000000
aluout 0000001e
cycle_counter 0000001d
ctl_state 00000005
dma_state 00000003
dma_src 000000ca
dma_dst 000001f6
dma_counter 00000062
dma_reg 00000066

cycle 30
r2 0000001e
r3 000001f4
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 00c80001
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 00000001
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 0000001e
ctl_state 00000006
dma_state 00000001
dma_src 000000cb
dma_dst 000001f7
dma_counter 00000061
dma_reg 00000066

cycle 31
r2 0000001e
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 00c80001
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 00000001
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 0000001f
ctl_state 00000001
dma_state 00000001
dma_src 000000cb
dma_dst 000001f7
dma_counter 00000061
dma_reg 00000066

cycle 32
r2 0000001e
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 00c80001
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 00000001
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000020
ctl_state 00000002
dma_state 00000001
dma_src 000000cb
dma_dst 000001f7
dma_counter 00000061
dma_reg 00000066

cycle 33
r2 0000001e
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 01080008
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 00000001
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000021
ctl_state 00000003
dma_state 00000002
dma_src 000000cb
dma_dst 000001f7
dma_counter 00000061
dma_reg 00000066

cycle 34
r2 0000001e
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 01080008
opcode 00000000
dst 00000004
src0 00000001
src1 00000000
immediate 00000008
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000022
ctl_state 00000004
dma_state 00000003
dma_src 000000cb
dma_dst 000001f7
dma_counter 00000061
dma_reg 00000067

cycle 35
r2 0000001e
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 01080008
opcode 00000000
dst 00000004
src0 00000001
src1 00000000
immediate 00000008
alu0 00000008
alu1 00000000
aluout 00000001
cycle_counter 00000023
ctl_state 00000005
dma_state 00000001
dma_src 000000cc
dma_dst 000001f8
dma_counter 00000060
dma_reg 00000067

cycle 36
r2 0000001e
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 01080008
opcode 00000000
dst 00000004
src0 00000001
src1 00000000
immediate 00000008
alu0 00000008
alu1 00000000
aluout 00000008
cycle_counter 00000024
ctl_state 00000006
dma_state 00000002
dma_src 000000cc
dma_dst 000001f8
dma_counter 00000060
dma_reg 00000067

cycle 37
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000006
inst 01080008
opcode 00000000
dst 00000004
src0 00000001
src1 00000000
immediate 00000008
alu0 00000008
alu1 00000000
aluout 00000008
cycle_counter 00000025
ctl_state 00000001
dma_state 00000003
dma_src 000000cc
dma_dst 000001f8
dma_counter 00000060
dma_reg 00000068

cycle 38
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000006
inst 01080008
opcode 00000000
dst 00000004
src0 00000001
src1 00000000
immediate 00000008
alu0 00000008
alu1 00000000
aluout 00000008
cycle_counter 00000026
ctl_state 00000002
dma_state 00000003
dma_src 000000cc
dma_dst 000001f8
dma_counter 00000060
dma_reg 00000068

cycle 39
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000006
inst 241c000e
opcode 00000000
dst 00000004
src0 00000001
src1 00000000
immediate 00000008
alu0 00000008
alu1 00000000
aluout 00000008
cycle_counter 00000027
ctl_state 00000003
dma_state 00000001
dma_src 000000cd
dma_dst 000001f9
dma_counter 0000005f
dma_reg 00000068

cycle 40
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000008
alu1 00000000
aluout 00000008
cycle_counter 00000028
ctl_state 00000004
dma_state 00000002
dma_src 000000cd
dma_dst 000001f9
dma_counter 0000005f
dma_reg 00000068

cycle 41
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000001
alu1 00000008
aluout 00000008
cycle_counter 00000029
ctl_state 00000005
dma_state 00000003
dma_src 000000cd
dma_dst 000001f9
dma_counter 0000005f
dma_reg 00000069

cycle 42
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000001
alu1 00000008
aluout 00000000
cycle_counter 0000002a
ctl_state 00000006
dma_state 00000001
dma_src 000000ce
dma_dst 000001fa
dma_counter 0000005e
dma_reg 00000069

cycle 43
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000007
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000001
alu1 00000008
aluout 00000000
cycle_counter 0000002b
ctl_state 00000001
dma_state 00000001
dma_src 000000ce
dma_dst 000001fa
dma_counter 0000005e
dma_reg 00000069

cycle 44
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000007
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000001
alu1 00000008
aluout 00000000
cycle_counter 0000002c
ctl_state 00000002
dma_state 00000001
dma_src 000000ce
dma_dst 000001fa
dma_counter 0000005e
dma_reg 00000069

cycle 45
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000007
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000001
alu1 00000008
aluout 00000000
cycle_counter 0000002d
ctl_state 00000003
dma_state 00000002
dma_src 000000ce
dma_dst 000001fa
dma_counter 0000005e
dma_reg 00000069

cycle 46
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000001
alu1 00000008
aluout 00000000
cycle_counter 0000002e
ctl_state 00000004
dma_state 00000003
dma_src 000000ce
dma_dst 000001fa
dma_counter 0000005e
dma_reg 0000006a

cycle 47
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000001e
aluout 00000000
cycle_counter 0000002f
ctl_state 00000005
dma_state 00000001
dma_src 000000cf
dma_dst 000001fb
dma_counter 0000005d
dma_reg 0000006a

cycle 48
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000001e
aluout 00000000
cycle_counter 00000030
ctl_state 00000006
dma_state 00000001
dma_src 000000cf
dma_dst 000001fb
dma_counter 0000005d
dma_reg 0000006a

cycle 49
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000008
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000001e
aluout 00000000
cycle_counter 00000031
ctl_state 00000001
dma_state 00000001
dma_src 000000cf
dma_dst 000001fb
dma_counter 0000005d
dma_reg 0000006a

cycle 50
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000008
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000001e
aluout 00000000
cycle_counter 00000032
ctl_state 00000002
dma_state 00000001
dma_src 000000cf
dma_dst 000001fb
dma_counter 0000005d
dma_reg 0000006a

cycle 51
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000008
inst 00910001
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000001e
aluout 00000000
cycle_counter 00000033
ctl_state 00000003
dma_state 00000002
dma_src 000000cf
dma_dst 000001fb
dma_counter 0000005d
dma_reg 0000006a

cycle 52
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000008
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000001e
aluout 00000000
cycle_counter 00000034
ctl_state 00000004
dma_state 00000003
dma_src 000000cf
dma_dst 000001fb
dma_counter 0000005d
dma_reg 0000006b

cycle 53
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000008
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000001e
alu1 00000001
aluout 00000000
cycle_counter 00000035
ctl_state 00000005
dma_state 00000001
dma_src 000000d0
dma_dst 000001fc
dma_counter 0000005c
dma_reg 0000006b

cycle 54
r2 0000001e
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000008
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000001e
alu1 00000001
aluout 0000001f
cycle_counter 00000036
ctl_state 00000006
dma_state 00000002
dma_src 000000d0
dma_dst 000001fc
dma_counter 0000005c
dma_reg 0000006b

cycle 55
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000009
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000001e
alu1 00000001
aluout 0000001f
cycle_counter 00000037
ctl_state 00000001
dma_state 00000003
dma_src 000000d0
dma_dst 000001fc
dma_counter 0000005c
dma_reg 0000006c

cycle 56
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000009
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000001e
alu1 00000001
aluout 0000001f
cycle_counter 00000038
ctl_state 00000002
dma_state 00000003
dma_src 000000d0
dma_dst 000001fc
dma_counter 0000005c
dma_reg 0000006c

cycle 57
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000009
inst 11820000
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000001e
alu1 00000001
aluout 0000001f
cycle_counter 00000039
ctl_state 00000003
dma_state 00000001
dma_src 000000d1
dma_dst 000001fd
dma_counter 0000005b
dma_reg 0000006c

cycle 58
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000009
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 0000001e
alu1 00000001
aluout 0000001f
cycle_counter 0000003a
ctl_state 00000004
dma_state 00000002
dma_src 000000d1
dma_dst 000001fd
dma_counter 0000005b
dma_reg 0000006c

cycle 59
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000009
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000001f
aluout 0000001f
cycle_counter 0000003b
ctl_state 00000005
dma_state 00000003
dma_src 000000d1
dma_dst 000001fd
dma_counter 0000005b
dma_reg 0000006d

cycle 60
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000009
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000001f
aluout 0000001f
cycle_counter 0000003c
ctl_state 00000006
dma_state 00000003
dma_src 000000d1
dma_dst 000001fd
dma_counter 0000005b
dma_reg 0000006d

cycle 61
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000a
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000001f
aluout 0000001f
cycle_counter 0000003d
ctl_state 00000001
dma_state 00000003
dma_src 000000d1
dma_dst 000001fd
dma_counter 0000005b
dma_reg 0000006d

cycle 62
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000a
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000001f
aluout 0000001f
cycle_counter 0000003e
ctl_state 00000002
dma_state 00000003
dma_src 000000d1
dma_dst 000001fd
dma_counter 0000005b
dma_reg 0000006d

cycle 63
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000a
inst 01b50000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000001f
aluout 0000001f
cycle_counter 0000003f
ctl_state 00000003
dma_state 00000001
dma_src 000000d2
dma_dst 000001fe
dma_counter 0000005a
dma_reg 0000006d

cycle 64
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000a
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000000
alu1 0000001f
aluout 0000001f
cycle_counter 00000040
ctl_state 00000004
dma_state 00000002
dma_src 000000d2
dma_dst 000001fe
dma_counter 0000005a
dma_reg 0000006d

cycle 65
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000a
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000001
alu1 00000000
aluout 0000001f
cycle_counter 00000041
ctl_state 00000005
dma_state 00000003
dma_src 000000d2
dma_dst 000001fe
dma_counter 0000005a
dma_reg 0000006e

cycle 66
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000a
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000042
ctl_state 00000006
dma_state 00000001
dma_src 000000d3
dma_dst 000001ff
dma_counter 00000059
dma_reg 0000006e

cycle 67
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000b
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000043
ctl_state 00000001
dma_state 00000001
dma_src 000000d3
dma_dst 000001ff
dma_counter 00000059
dma_reg 0000006e

cycle 68
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000b
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000044
ctl_state 00000002
dma_state 00000001
dma_src 000000d3
dma_dst 000001ff
dma_counter 00000059
dma_reg 0000006e

cycle 69
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000b
inst 12320000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000045
ctl_state 00000003
dma_state 00000002
dma_src 000000d3
dma_dst 000001ff
dma_counter 00000059
dma_reg 0000006e

cycle 70
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000b
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000046
ctl_state 00000004
dma_state 00000003
dma_src 000000d3
dma_dst 000001ff
dma_counter 00000059
dma_reg 0000006f

cycle 71
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000b
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000001
alu1 0000001f
aluout 00000001
cycle_counter 00000047
ctl_state 00000005
dma_state 00000001
dma_src 000000d4
dma_dst 00000200
dma_counter 00000058
dma_reg 0000006f

cycle 72
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000b
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000001
alu1 0000001f
aluout 00000001
cycle_counter 00000048
ctl_state 00000006
dma_state 00000001
dma_src 000000d4
dma_dst 00000200
dma_counter 00000058
dma_reg 0000006f

cycle 73
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000c
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000001
alu1 0000001f
aluout 00000001
cycle_counter 00000049
ctl_state 00000001
dma_state 00000001
dma_src 000000d4
dma_dst 00000200
dma_counter 00000058
dma_reg 0000006f

cycle 74
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000c
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000001
alu1 0000001f
aluout 00000001
cycle_counter 0000004a
ctl_state 00000002
dma_state 00000001
dma_src 000000d4
dma_dst 00000200
dma_counter 00000058
dma_reg 0000006f

cycle 75
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000c
inst 00d90001
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000001
alu1 0000001f
aluout 00000001
cycle_counter 0000004b
ctl_state 00000003
dma_state 00000002
dma_src 000000d4
dma_dst 00000200
dma_counter 00000058
dma_reg 0000006f

cycle 76
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000c
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000001
alu1 0000001f
aluout 00000001
cycle_counter 0000004c
ctl_state 00000004
dma_state 00000003
dma_src 000000d4
dma_dst 00000200
dma_counter 00000058
dma_reg 00000070

cycle 77
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000c
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000001
cycle_counter 0000004d
ctl_state 00000005
dma_state 00000001
dma_src 000000d5
dma_dst 00000201
dma_counter 00000057
dma_reg 00000070

cycle 78
r2 0000001f
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000c
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000002
cycle_counter 0000004e
ctl_state 00000006
dma_state 00000002
dma_src 000000d5
dma_dst 00000201
dma_counter 00000057
dma_reg 00000070

cycle 79
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000d
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000002
cycle_counter 0000004f
ctl_state 00000001
dma_state 00000003
dma_src 000000d5
dma_dst 00000201
dma_counter 00000057
dma_reg 00000071

cycle 80
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000d
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000002
cycle_counter 00000050
ctl_state 00000002
dma_state 00000003
dma_src 000000d5
dma_dst 00000201
dma_counter 00000057
dma_reg 00000071

cycle 81
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000d
inst 24000006
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000002
cycle_counter 00000051
ctl_state 00000003
dma_state 00000001
dma_src 000000d6
dma_dst 00000202
dma_counter 00000056
dma_reg 00000071

cycle 82
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000d
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000001
alu1 00000001
aluout 00000002
cycle_counter 00000052
ctl_state 00000004
dma_state 00000002
dma_src 000000d6
dma_dst 00000202
dma_counter 00000056
dma_reg 00000071

cycle 83
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000d
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000002
cycle_counter 00000053
ctl_state 00000005
dma_state 00000003
dma_src 000000d6
dma_dst 00000202
dma_counter 00000056
dma_reg 00000072

cycle 84
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000d
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000054
ctl_state 00000006
dma_state 00000001
dma_src 000000d7
dma_dst 00000203
dma_counter 00000055
dma_reg 00000072

cycle 85
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000d
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000055
ctl_state 00000001
dma_state 00000001
dma_src 000000d7
dma_dst 00000203
dma_counter 00000055
dma_reg 00000072

cycle 86
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000d
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000056
ctl_state 00000002
dma_state 00000001
dma_src 000000d7
dma_dst 00000203
dma_counter 00000055
dma_reg 00000072

cycle 87
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000057
ctl_state 00000003
dma_state 00000002
dma_src 000000d7
dma_dst 00000203
dma_counter 00000055
dma_reg 00000072

cycle 88
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000058
ctl_state 00000004
dma_state 00000003
dma_src 000000d7
dma_dst 00000203
dma_counter 00000055
dma_reg 00000073

cycle 89
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000002
alu1 00000008
aluout 00000001
cycle_counter 00000059
ctl_state 00000005
dma_state 00000001
dma_src 000000d8
dma_dst 00000204
dma_counter 00000054
dma_reg 00000073

cycle 90
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000002
alu1 00000008
aluout 00000000
cycle_counter 0000005a
ctl_state 00000006
dma_state 00000002
dma_src 000000d8
dma_dst 00000204
dma_counter 00000054
dma_reg 00000073

cycle 91
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000d
pc 00000007
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000002
alu1 00000008
aluout 00000000
cycle_counter 0000005b
ctl_state 00000001
dma_state 00000003
dma_src 000000d8
dma_dst 00000204
dma_counter 00000054
dma_reg 00000074

cycle 92
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000d
pc 00000007
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000002
alu1 00000008
aluout 00000000
cycle_counter 0000005c
ctl_state 00000002
dma_state 00000003
dma_src 000000d8
dma_dst 00000204
dma_counter 00000054
dma_reg 00000074

cycle 93
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000d
pc 00000007
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000002
alu1 00000008
aluout 00000000
cycle_counter 0000005d
ctl_state 00000003
dma_state 00000001
dma_src 000000d9
dma_dst 00000205
dma_counter 00000053
dma_reg 00000074

cycle 94
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000d
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000002
alu1 00000008
aluout 00000000
cycle_counter 0000005e
ctl_state 00000004
dma_state 00000002
dma_src 000000d9
dma_dst 00000205
dma_counter 00000053
dma_reg 00000074

cycle 95
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000d
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000001f
aluout 00000000
cycle_counter 0000005f
ctl_state 00000005
dma_state 00000003
dma_src 000000d9
dma_dst 00000205
dma_counter 00000053
dma_reg 00000075

cycle 96
r2 0000001f
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000d
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000001f
aluout 00000000
cycle_counter 00000060
ctl_state 00000006
dma_state 00000003
dma_src 000000d9
dma_dst 00000205
dma_counter 00000053
dma_reg 00000075

cycle 97
r2 0000001f
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000d
pc 00000008
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000001f
aluout 00000000
cycle_counter 00000061
ctl_state 00000001
dma_state 00000003
dma_src 000000d9
dma_dst 00000205
dma_counter 00000053
dma_reg 00000075

cycle 98
r2 0000001f
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000d
pc 00000008
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000001f
aluout 00000000
cycle_counter 00000062
ctl_state 00000002
dma_state 00000003
dma_src 000000d9
dma_dst 00000205
dma_counter 00000053
dma_reg 00000075

cycle 99
r2 0000001f
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000d
pc 00000008
inst 00910001
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000001f
aluout 00000000
cycle_counter 00000063
ctl_state 00000003
dma_state 00000001
dma_src 000000da
dma_dst 00000206
dma_counter 00000052
dma_reg 00000075

cycle 100
r2 0000001f
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000d
pc 00000008
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000001f
aluout 00000000
cycle_counter 00000064
ctl_state 00000004
dma_state 00000002
dma_src 000000da
dma_dst 00000206
dma_counter 00000052
dma_reg 00000075

cycle 101
r2 0000001f
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000d
pc 00000008
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000001f
alu1 00000001
aluout 00000000
cycle_counter 00000065
ctl_state 00000005
dma_state 00000003
dma_src 000000da
dma_dst 00000206
dma_counter 00000052
dma_reg 00000076

cycle 102
r2 0000001f
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000d
pc 00000008
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000001f
alu1 00000001
aluout 00000020
cycle_counter 00000066
ctl_state 00000006
dma_state 00000001
dma_src 000000db
dma_dst 00000207
dma_counter 00000051
dma_reg 00000076

cycle 103
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000d
pc 00000009
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000001f
alu1 00000001
aluout 00000020
cycle_counter 00000067
ctl_state 00000001
dma_state 00000001
dma_src 000000db
dma_dst 00000207
dma_counter 00000051
dma_reg 00000076

cycle 104
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000d
pc 00000009
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000001f
alu1 00000001
aluout 00000020
cycle_counter 00000068
ctl_state 00000002
dma_state 00000001
dma_src 000000db
dma_dst 00000207
dma_counter 00000051
dma_reg 00000076

cycle 105
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000d
pc 00000009
inst 11820000
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000001f
alu1 00000001
aluout 00000020
cycle_counter 00000069
ctl_state 00000003
dma_state 00000002
dma_src 000000db
dma_dst 00000207
dma_counter 00000051
dma_reg 00000076

cycle 106
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000d
pc 00000009
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 0000001f
alu1 00000001
aluout 00000020
cycle_counter 0000006a
ctl_state 00000004
dma_state 00000003
dma_src 000000db
dma_dst 00000207
dma_counter 00000051
dma_reg 00000077

cycle 107
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000d
pc 00000009
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000020
aluout 00000020
cycle_counter 0000006b
ctl_state 00000005
dma_state 00000001
dma_src 000000dc
dma_dst 00000208
dma_counter 00000050
dma_reg 00000077

cycle 108
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000d
pc 00000009
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000020
aluout 00000020
cycle_counter 0000006c
ctl_state 00000006
dma_state 00000001
dma_src 000000dc
dma_dst 00000208
dma_counter 00000050
dma_reg 00000077

cycle 109
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000002
r7 0000000d
pc 0000000a
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000020
aluout 00000020
cycle_counter 0000006d
ctl_state 00000001
dma_state 00000001
dma_src 000000dc
dma_dst 00000208
dma_counter 00000050
dma_reg 00000077

cycle 110
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000002
r7 0000000d
pc 0000000a
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000020
aluout 00000020
cycle_counter 0000006e
ctl_state 00000002
dma_state 00000001
dma_src 000000dc
dma_dst 00000208
dma_counter 00000050
dma_reg 00000077

cycle 111
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000002
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000020
aluout 00000020
cycle_counter 0000006f
ctl_state 00000003
dma_state 00000002
dma_src 000000dc
dma_dst 00000208
dma_counter 00000050
dma_reg 00000077

cycle 112
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000002
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000000
alu1 00000020
aluout 00000020
cycle_counter 00000070
ctl_state 00000004
dma_state 00000003
dma_src 000000dc
dma_dst 00000208
dma_counter 00000050
dma_reg 00000078

cycle 113
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000002
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000002
alu1 00000001
aluout 00000020
cycle_counter 00000071
ctl_state 00000005
dma_state 00000001
dma_src 000000dd
dma_dst 00000209
dma_counter 0000004f
dma_reg 00000078

cycle 114
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000002
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 00000072
ctl_state 00000006
dma_state 00000002
dma_src 000000dd
dma_dst 00000209
dma_counter 0000004f
dma_reg 00000078

cycle 115
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 0000000b
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 00000073
ctl_state 00000001
dma_state 00000003
dma_src 000000dd
dma_dst 00000209
dma_counter 0000004f
dma_reg 00000079

cycle 116
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 0000000b
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 00000074
ctl_state 00000002
dma_state 00000003
dma_src 000000dd
dma_dst 00000209
dma_counter 0000004f
dma_reg 00000079

cycle 117
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 00000075
ctl_state 00000003
dma_state 00000001
dma_src 000000de
dma_dst 0000020a
dma_counter 0000004e
dma_reg 00000079

cycle 118
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 00000076
ctl_state 00000004
dma_state 00000002
dma_src 000000de
dma_dst 0000020a
dma_counter 0000004e
dma_reg 00000079

cycle 119
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000003
alu1 00000020
aluout 00000003
cycle_counter 00000077
ctl_state 00000005
dma_state 00000003
dma_src 000000de
dma_dst 0000020a
dma_counter 0000004e
dma_reg 0000007a

cycle 120
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000003
alu1 00000020
aluout 00000003
cycle_counter 00000078
ctl_state 00000006
dma_state 00000001
dma_src 000000df
dma_dst 0000020b
dma_counter 0000004d
dma_reg 0000007a

cycle 121
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 0000000c
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000003
alu1 00000020
aluout 00000003
cycle_counter 00000079
ctl_state 00000001
dma_state 00000001
dma_src 000000df
dma_dst 0000020b
dma_counter 0000004d
dma_reg 0000007a

cycle 122
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 0000000c
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000003
alu1 00000020
aluout 00000003
cycle_counter 0000007a
ctl_state 00000002
dma_state 00000001
dma_src 000000df
dma_dst 0000020b
dma_counter 0000004d
dma_reg 0000007a

cycle 123
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000003
alu1 00000020
aluout 00000003
cycle_counter 0000007b
ctl_state 00000003
dma_state 00000002
dma_src 000000df
dma_dst 0000020b
dma_counter 0000004d
dma_reg 0000007a

cycle 124
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000020
aluout 00000003
cycle_counter 0000007c
ctl_state 00000004
dma_state 00000003
dma_src 000000df
dma_dst 0000020b
dma_counter 0000004d
dma_reg 0000007b

cycle 125
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 0000007d
ctl_state 00000005
dma_state 00000001
dma_src 000000e0
dma_dst 0000020c
dma_counter 0000004c
dma_reg 0000007b

cycle 126
r2 00000020
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 0000007e
ctl_state 00000006
dma_state 00000002
dma_src 000000e0
dma_dst 0000020c
dma_counter 0000004c
dma_reg 0000007b

cycle 127
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 0000000d
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 0000007f
ctl_state 00000001
dma_state 00000003
dma_src 000000e0
dma_dst 0000020c
dma_counter 0000004c
dma_reg 0000007c

cycle 128
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 0000000d
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 00000080
ctl_state 00000002
dma_state 00000003
dma_src 000000e0
dma_dst 0000020c
dma_counter 0000004c
dma_reg 0000007c

cycle 129
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 00000081
ctl_state 00000003
dma_state 00000001
dma_src 000000e1
dma_dst 0000020d
dma_counter 0000004b
dma_reg 0000007c

cycle 130
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 00000082
ctl_state 00000004
dma_state 00000002
dma_src 000000e1
dma_dst 0000020d
dma_counter 0000004b
dma_reg 0000007c

cycle 131
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000003
cycle_counter 00000083
ctl_state 00000005
dma_state 00000003
dma_src 000000e1
dma_dst 0000020d
dma_counter 0000004b
dma_reg 0000007d

cycle 132
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000084
ctl_state 00000006
dma_state 00000001
dma_src 000000e2
dma_dst 0000020e
dma_counter 0000004a
dma_reg 0000007d

cycle 133
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000085
ctl_state 00000001
dma_state 00000001
dma_src 000000e2
dma_dst 0000020e
dma_counter 0000004a
dma_reg 0000007d

cycle 134
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000086
ctl_state 00000002
dma_state 00000001
dma_src 000000e2
dma_dst 0000020e
dma_counter 0000004a
dma_reg 0000007d

cycle 135
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000087
ctl_state 00000003
dma_state 00000002
dma_src 000000e2
dma_dst 0000020e
dma_counter 0000004a
dma_reg 0000007d

cycle 136
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000088
ctl_state 00000004
dma_state 00000003
dma_src 000000e2
dma_dst 0000020e
dma_counter 0000004a
dma_reg 0000007e

cycle 137
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000003
alu1 00000008
aluout 00000001
cycle_counter 00000089
ctl_state 00000005
dma_state 00000001
dma_src 000000e3
dma_dst 0000020f
dma_counter 00000049
dma_reg 0000007e

cycle 138
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000003
alu1 00000008
aluout 00000000
cycle_counter 0000008a
ctl_state 00000006
dma_state 00000002
dma_src 000000e3
dma_dst 0000020f
dma_counter 00000049
dma_reg 0000007e

cycle 139
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 00000007
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000003
alu1 00000008
aluout 00000000
cycle_counter 0000008b
ctl_state 00000001
dma_state 00000003
dma_src 000000e3
dma_dst 0000020f
dma_counter 00000049
dma_reg 0000007f

cycle 140
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 00000007
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000003
alu1 00000008
aluout 00000000
cycle_counter 0000008c
ctl_state 00000002
dma_state 00000003
dma_src 000000e3
dma_dst 0000020f
dma_counter 00000049
dma_reg 0000007f

cycle 141
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 00000007
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000003
alu1 00000008
aluout 00000000
cycle_counter 0000008d
ctl_state 00000003
dma_state 00000001
dma_src 000000e4
dma_dst 00000210
dma_counter 00000048
dma_reg 0000007f

cycle 142
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000003
alu1 00000008
aluout 00000000
cycle_counter 0000008e
ctl_state 00000004
dma_state 00000002
dma_src 000000e4
dma_dst 00000210
dma_counter 00000048
dma_reg 0000007f

cycle 143
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000020
aluout 00000000
cycle_counter 0000008f
ctl_state 00000005
dma_state 00000003
dma_src 000000e4
dma_dst 00000210
dma_counter 00000048
dma_reg 00000080

cycle 144
r2 00000020
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000d
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000020
aluout 00000000
cycle_counter 00000090
ctl_state 00000006
dma_state 00000003
dma_src 000000e4
dma_dst 00000210
dma_counter 00000048
dma_reg 00000080

cycle 145
r2 00000020
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
pc 00000008
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000020
aluout 00000000
cycle_counter 00000091
ctl_state 00000001
dma_state 00000003
dma_src 000000e4
dma_dst 00000210
dma_counter 00000048
dma_reg 00000080

cycle 146
r2 00000020
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
pc 00000008
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000020
aluout 00000000
cycle_counter 00000092
ctl_state 00000002
dma_state 00000003
dma_src 000000e4
dma_dst 00000210
dma_counter 00000048
dma_reg 00000080

cycle 147
r2 00000020
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
pc 00000008
inst 00910001
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000020
aluout 00000000
cycle_counter 00000093
ctl_state 00000003
dma_state 00000001
dma_src 000000e5
dma_dst 00000211
dma_counter 00000047
dma_reg 00000080

cycle 148
r2 00000020
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
pc 00000008
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000020
aluout 00000000
cycle_counter 00000094
ctl_state 00000004
dma_state 00000002
dma_src 000000e5
dma_dst 00000211
dma_counter 00000047
dma_reg 00000080

cycle 149
r2 00000020
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
pc 00000008
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000020
alu1 00000001
aluout 00000000
cycle_counter 00000095
ctl_state 00000005
dma_state 00000003
dma_src 000000e5
dma_dst 00000211
dma_counter 00000047
dma_reg 00000081

cycle 150
r2 00000020
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
pc 00000008
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000020
alu1 00000001
aluout 00000021
cycle_counter 00000096
ctl_state 00000006
dma_state 00000001
dma_src 000000e6
dma_dst 00000212
dma_counter 00000046
dma_reg 00000081

cycle 151
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
pc 00000009
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000020
alu1 00000001
aluout 00000021
cycle_counter 00000097
ctl_state 00000001
dma_state 00000001
dma_src 000000e6
dma_dst 00000212
dma_counter 00000046
dma_reg 00000081

cycle 152
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
pc 00000009
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000020
alu1 00000001
aluout 00000021
cycle_counter 00000098
ctl_state 00000002
dma_state 00000001
dma_src 000000e6
dma_dst 00000212
dma_counter 00000046
dma_reg 00000081

cycle 153
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
pc 00000009
inst 11820000
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000020
alu1 00000001
aluout 00000021
cycle_counter 00000099
ctl_state 00000003
dma_state 00000002
dma_src 000000e6
dma_dst 00000212
dma_counter 00000046
dma_reg 00000081

cycle 154
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
pc 00000009
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000020
alu1 00000001
aluout 00000021
cycle_counter 0000009a
ctl_state 00000004
dma_state 00000003
dma_src 000000e6
dma_dst 00000212
dma_counter 00000046
dma_reg 00000082

cycle 155
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
pc 00000009
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000021
aluout 00000021
cycle_counter 0000009b
ctl_state 00000005
dma_state 00000001
dma_src 000000e7
dma_dst 00000213
dma_counter 00000045
dma_reg 00000082

cycle 156
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
pc 00000009
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000021
aluout 00000021
cycle_counter 0000009c
ctl_state 00000006
dma_state 00000001
dma_src 000000e7
dma_dst 00000213
dma_counter 00000045
dma_reg 00000082

cycle 157
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
pc 0000000a
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000021
aluout 00000021
cycle_counter 0000009d
ctl_state 00000001
dma_state 00000001
dma_src 000000e7
dma_dst 00000213
dma_counter 00000045
dma_reg 00000082

cycle 158
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
pc 0000000a
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000021
aluout 00000021
cycle_counter 0000009e
ctl_state 00000002
dma_state 00000001
dma_src 000000e7
dma_dst 00000213
dma_counter 00000045
dma_reg 00000082

cycle 159
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000021
aluout 00000021
cycle_counter 0000009f
ctl_state 00000003
dma_state 00000002
dma_src 000000e7
dma_dst 00000213
dma_counter 00000045
dma_reg 00000082

cycle 160
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000000
alu1 00000021
aluout 00000021
cycle_counter 000000a0
ctl_state 00000004
dma_state 00000003
dma_src 000000e7
dma_dst 00000213
dma_counter 00000045
dma_reg 00000083

cycle 161
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000003
alu1 00000003
aluout 00000021
cycle_counter 000000a1
ctl_state 00000005
dma_state 00000001
dma_src 000000e8
dma_dst 00000214
dma_counter 00000044
dma_reg 00000083

cycle 162
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000003
alu1 00000003
aluout 00000006
cycle_counter 000000a2
ctl_state 00000006
dma_state 00000002
dma_src 000000e8
dma_dst 00000214
dma_counter 00000044
dma_reg 00000083

cycle 163
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 0000000b
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000003
alu1 00000003
aluout 00000006
cycle_counter 000000a3
ctl_state 00000001
dma_state 00000003
dma_src 000000e8
dma_dst 00000214
dma_counter 00000044
dma_reg 00000084

cycle 164
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 0000000b
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000003
alu1 00000003
aluout 00000006
cycle_counter 000000a4
ctl_state 00000002
dma_state 00000003
dma_src 000000e8
dma_dst 00000214
dma_counter 00000044
dma_reg 00000084

cycle 165
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000003
alu1 00000003
aluout 00000006
cycle_counter 000000a5
ctl_state 00000003
dma_state 00000001
dma_src 000000e9
dma_dst 00000215
dma_counter 00000043
dma_reg 00000084

cycle 166
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000003
alu1 00000003
aluout 00000006
cycle_counter 000000a6
ctl_state 00000004
dma_state 00000002
dma_src 000000e9
dma_dst 00000215
dma_counter 00000043
dma_reg 00000084

cycle 167
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000006
alu1 00000021
aluout 00000006
cycle_counter 000000a7
ctl_state 00000005
dma_state 00000003
dma_src 000000e9
dma_dst 00000215
dma_counter 00000043
dma_reg 00000085

cycle 168
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000006
alu1 00000021
aluout 00000006
cycle_counter 000000a8
ctl_state 00000006
dma_state 00000001
dma_src 000000ea
dma_dst 00000216
dma_counter 00000042
dma_reg 00000085

cycle 169
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 0000000c
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000006
alu1 00000021
aluout 00000006
cycle_counter 000000a9
ctl_state 00000001
dma_state 00000001
dma_src 000000ea
dma_dst 00000216
dma_counter 00000042
dma_reg 00000085

cycle 170
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 0000000c
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000006
alu1 00000021
aluout 00000006
cycle_counter 000000aa
ctl_state 00000002
dma_state 00000001
dma_src 000000ea
dma_dst 00000216
dma_counter 00000042
dma_reg 00000085

cycle 171
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000006
alu1 00000021
aluout 00000006
cycle_counter 000000ab
ctl_state 00000003
dma_state 00000002
dma_src 000000ea
dma_dst 00000216
dma_counter 00000042
dma_reg 00000085

cycle 172
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000006
alu1 00000021
aluout 00000006
cycle_counter 000000ac
ctl_state 00000004
dma_state 00000003
dma_src 000000ea
dma_dst 00000216
dma_counter 00000042
dma_reg 00000086

cycle 173
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000006
cycle_counter 000000ad
ctl_state 00000005
dma_state 00000001
dma_src 000000eb
dma_dst 00000217
dma_counter 00000041
dma_reg 00000086

cycle 174
r2 00000021
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000004
cycle_counter 000000ae
ctl_state 00000006
dma_state 00000002
dma_src 000000eb
dma_dst 00000217
dma_counter 00000041
dma_reg 00000086

cycle 175
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 0000000d
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000004
cycle_counter 000000af
ctl_state 00000001
dma_state 00000003
dma_src 000000eb
dma_dst 00000217
dma_counter 00000041
dma_reg 00000087

cycle 176
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 0000000d
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000004
cycle_counter 000000b0
ctl_state 00000002
dma_state 00000003
dma_src 000000eb
dma_dst 00000217
dma_counter 00000041
dma_reg 00000087

cycle 177
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000004
cycle_counter 000000b1
ctl_state 00000003
dma_state 00000001
dma_src 000000ec
dma_dst 00000218
dma_counter 00000040
dma_reg 00000087

cycle 178
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000003
alu1 00000001
aluout 00000004
cycle_counter 000000b2
ctl_state 00000004
dma_state 00000002
dma_src 000000ec
dma_dst 00000218
dma_counter 00000040
dma_reg 00000087

cycle 179
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000004
cycle_counter 000000b3
ctl_state 00000005
dma_state 00000003
dma_src 000000ec
dma_dst 00000218
dma_counter 00000040
dma_reg 00000088

cycle 180
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000b4
ctl_state 00000006
dma_state 00000001
dma_src 000000ed
dma_dst 00000219
dma_counter 0000003f
dma_reg 00000088

cycle 181
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000b5
ctl_state 00000001
dma_state 00000001
dma_src 000000ed
dma_dst 00000219
dma_counter 0000003f
dma_reg 00000088

cycle 182
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000b6
ctl_state 00000002
dma_state 00000001
dma_src 000000ed
dma_dst 00000219
dma_counter 0000003f
dma_reg 00000088

cycle 183
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000b7
ctl_state 00000003
dma_state 00000002
dma_src 000000ed
dma_dst 00000219
dma_counter 0000003f
dma_reg 00000088

cycle 184
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000b8
ctl_state 00000004
dma_state 00000003
dma_src 000000ed
dma_dst 00000219
dma_counter 0000003f
dma_reg 00000089

cycle 185
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000004
alu1 00000008
aluout 00000001
cycle_counter 000000b9
ctl_state 00000005
dma_state 00000001
dma_src 000000ee
dma_dst 0000021a
dma_counter 0000003e
dma_reg 00000089

cycle 186
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000004
alu1 00000008
aluout 00000000
cycle_counter 000000ba
ctl_state 00000006
dma_state 00000002
dma_src 000000ee
dma_dst 0000021a
dma_counter 0000003e
dma_reg 00000089

cycle 187
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 00000007
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000004
alu1 00000008
aluout 00000000
cycle_counter 000000bb
ctl_state 00000001
dma_state 00000003
dma_src 000000ee
dma_dst 0000021a
dma_counter 0000003e
dma_reg 0000008a

cycle 188
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 00000007
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000004
alu1 00000008
aluout 00000000
cycle_counter 000000bc
ctl_state 00000002
dma_state 00000003
dma_src 000000ee
dma_dst 0000021a
dma_counter 0000003e
dma_reg 0000008a

cycle 189
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 00000007
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000004
alu1 00000008
aluout 00000000
cycle_counter 000000bd
ctl_state 00000003
dma_state 00000001
dma_src 000000ef
dma_dst 0000021b
dma_counter 0000003d
dma_reg 0000008a

cycle 190
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000004
alu1 00000008
aluout 00000000
cycle_counter 000000be
ctl_state 00000004
dma_state 00000002
dma_src 000000ef
dma_dst 0000021b
dma_counter 0000003d
dma_reg 0000008a

cycle 191
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000021
aluout 00000000
cycle_counter 000000bf
ctl_state 00000005
dma_state 00000003
dma_src 000000ef
dma_dst 0000021b
dma_counter 0000003d
dma_reg 0000008b

cycle 192
r2 00000021
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000d
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000021
aluout 00000000
cycle_counter 000000c0
ctl_state 00000006
dma_state 00000003
dma_src 000000ef
dma_dst 0000021b
dma_counter 0000003d
dma_reg 0000008b

cycle 193
r2 00000021
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000d
pc 00000008
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000021
aluout 00000000
cycle_counter 000000c1
ctl_state 00000001
dma_state 00000003
dma_src 000000ef
dma_dst 0000021b
dma_counter 0000003d
dma_reg 0000008b

cycle 194
r2 00000021
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000d
pc 00000008
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000021
aluout 00000000
cycle_counter 000000c2
ctl_state 00000002
dma_state 00000003
dma_src 000000ef
dma_dst 0000021b
dma_counter 0000003d
dma_reg 0000008b

cycle 195
r2 00000021
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000d
pc 00000008
inst 00910001
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000021
aluout 00000000
cycle_counter 000000c3
ctl_state 00000003
dma_state 00000001
dma_src 000000f0
dma_dst 0000021c
dma_counter 0000003c
dma_reg 0000008b

cycle 196
r2 00000021
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000d
pc 00000008
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000021
aluout 00000000
cycle_counter 000000c4
ctl_state 00000004
dma_state 00000002
dma_src 000000f0
dma_dst 0000021c
dma_counter 0000003c
dma_reg 0000008b

cycle 197
r2 00000021
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000d
pc 00000008
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000021
alu1 00000001
aluout 00000000
cycle_counter 000000c5
ctl_state 00000005
dma_state 00000003
dma_src 000000f0
dma_dst 0000021c
dma_counter 0000003c
dma_reg 0000008c

cycle 198
r2 00000021
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000d
pc 00000008
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000021
alu1 00000001
aluout 00000022
cycle_counter 000000c6
ctl_state 00000006
dma_state 00000001
dma_src 000000f1
dma_dst 0000021d
dma_counter 0000003b
dma_reg 0000008c

cycle 199
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000d
pc 00000009
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000021
alu1 00000001
aluout 00000022
cycle_counter 000000c7
ctl_state 00000001
dma_state 00000001
dma_src 000000f1
dma_dst 0000021d
dma_counter 0000003b
dma_reg 0000008c

cycle 200
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000d
pc 00000009
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000021
alu1 00000001
aluout 00000022
cycle_counter 000000c8
ctl_state 00000002
dma_state 00000001
dma_src 000000f1
dma_dst 0000021d
dma_counter 0000003b
dma_reg 0000008c

cycle 201
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000d
pc 00000009
inst 11820000
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000021
alu1 00000001
aluout 00000022
cycle_counter 000000c9
ctl_state 00000003
dma_state 00000002
dma_src 000000f1
dma_dst 0000021d
dma_counter 0000003b
dma_reg 0000008c

cycle 202
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000d
pc 00000009
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000021
alu1 00000001
aluout 00000022
cycle_counter 000000ca
ctl_state 00000004
dma_state 00000003
dma_src 000000f1
dma_dst 0000021d
dma_counter 0000003b
dma_reg 0000008d

cycle 203
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000d
pc 00000009
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000022
aluout 00000022
cycle_counter 000000cb
ctl_state 00000005
dma_state 00000001
dma_src 000000f2
dma_dst 0000021e
dma_counter 0000003a
dma_reg 0000008d

cycle 204
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000d
pc 00000009
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000022
aluout 00000022
cycle_counter 000000cc
ctl_state 00000006
dma_state 00000001
dma_src 000000f2
dma_dst 0000021e
dma_counter 0000003a
dma_reg 0000008d

cycle 205
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 00000004
r7 0000000d
pc 0000000a
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000022
aluout 00000022
cycle_counter 000000cd
ctl_state 00000001
dma_state 00000001
dma_src 000000f2
dma_dst 0000021e
dma_counter 0000003a
dma_reg 0000008d

cycle 206
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 00000004
r7 0000000d
pc 0000000a
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000022
aluout 00000022
cycle_counter 000000ce
ctl_state 00000002
dma_state 00000001
dma_src 000000f2
dma_dst 0000021e
dma_counter 0000003a
dma_reg 0000008d

cycle 207
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 00000004
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000022
aluout 00000022
cycle_counter 000000cf
ctl_state 00000003
dma_state 00000002
dma_src 000000f2
dma_dst 0000021e
dma_counter 0000003a
dma_reg 0000008d

cycle 208
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 00000004
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000000
alu1 00000022
aluout 00000022
cycle_counter 000000d0
ctl_state 00000004
dma_state 00000003
dma_src 000000f2
dma_dst 0000021e
dma_counter 0000003a
dma_reg 0000008e

cycle 209
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 00000004
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000004
alu1 00000006
aluout 00000022
cycle_counter 000000d1
ctl_state 00000005
dma_state 00000001
dma_src 000000f3
dma_dst 0000021f
dma_counter 00000039
dma_reg 0000008e

cycle 210
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 00000004
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000004
alu1 00000006
aluout 0000000a
cycle_counter 000000d2
ctl_state 00000006
dma_state 00000002
dma_src 000000f3
dma_dst 0000021f
dma_counter 00000039
dma_reg 0000008e

cycle 211
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 0000000b
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000004
alu1 00000006
aluout 0000000a
cycle_counter 000000d3
ctl_state 00000001
dma_state 00000003
dma_src 000000f3
dma_dst 0000021f
dma_counter 00000039
dma_reg 0000008f

cycle 212
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 0000000b
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000004
alu1 00000006
aluout 0000000a
cycle_counter 000000d4
ctl_state 00000002
dma_state 00000003
dma_src 000000f3
dma_dst 0000021f
dma_counter 00000039
dma_reg 0000008f

cycle 213
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000004
alu1 00000006
aluout 0000000a
cycle_counter 000000d5
ctl_state 00000003
dma_state 00000001
dma_src 000000f4
dma_dst 00000220
dma_counter 00000038
dma_reg 0000008f

cycle 214
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000004
alu1 00000006
aluout 0000000a
cycle_counter 000000d6
ctl_state 00000004
dma_state 00000002
dma_src 000000f4
dma_dst 00000220
dma_counter 00000038
dma_reg 0000008f

cycle 215
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000000a
alu1 00000022
aluout 0000000a
cycle_counter 000000d7
ctl_state 00000005
dma_state 00000003
dma_src 000000f4
dma_dst 00000220
dma_counter 00000038
dma_reg 00000090

cycle 216
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000000a
alu1 00000022
aluout 0000000a
cycle_counter 000000d8
ctl_state 00000006
dma_state 00000001
dma_src 000000f5
dma_dst 00000221
dma_counter 00000037
dma_reg 00000090

cycle 217
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 0000000c
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000000a
alu1 00000022
aluout 0000000a
cycle_counter 000000d9
ctl_state 00000001
dma_state 00000001
dma_src 000000f5
dma_dst 00000221
dma_counter 00000037
dma_reg 00000090

cycle 218
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 0000000c
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000000a
alu1 00000022
aluout 0000000a
cycle_counter 000000da
ctl_state 00000002
dma_state 00000001
dma_src 000000f5
dma_dst 00000221
dma_counter 00000037
dma_reg 00000090

cycle 219
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000000a
alu1 00000022
aluout 0000000a
cycle_counter 000000db
ctl_state 00000003
dma_state 00000002
dma_src 000000f5
dma_dst 00000221
dma_counter 00000037
dma_reg 00000090

cycle 220
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000000a
alu1 00000022
aluout 0000000a
cycle_counter 000000dc
ctl_state 00000004
dma_state 00000003
dma_src 000000f5
dma_dst 00000221
dma_counter 00000037
dma_reg 00000091

cycle 221
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000004
alu1 00000001
aluout 0000000a
cycle_counter 000000dd
ctl_state 00000005
dma_state 00000001
dma_src 000000f6
dma_dst 00000222
dma_counter 00000036
dma_reg 00000091

cycle 222
r2 00000022
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000004
alu1 00000001
aluout 00000005
cycle_counter 000000de
ctl_state 00000006
dma_state 00000002
dma_src 000000f6
dma_dst 00000222
dma_counter 00000036
dma_reg 00000091

cycle 223
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 0000000d
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000004
alu1 00000001
aluout 00000005
cycle_counter 000000df
ctl_state 00000001
dma_state 00000003
dma_src 000000f6
dma_dst 00000222
dma_counter 00000036
dma_reg 00000092

cycle 224
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 0000000d
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000004
alu1 00000001
aluout 00000005
cycle_counter 000000e0
ctl_state 00000002
dma_state 00000003
dma_src 000000f6
dma_dst 00000222
dma_counter 00000036
dma_reg 00000092

cycle 225
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000004
alu1 00000001
aluout 00000005
cycle_counter 000000e1
ctl_state 00000003
dma_state 00000001
dma_src 000000f7
dma_dst 00000223
dma_counter 00000035
dma_reg 00000092

cycle 226
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000004
alu1 00000001
aluout 00000005
cycle_counter 000000e2
ctl_state 00000004
dma_state 00000002
dma_src 000000f7
dma_dst 00000223
dma_counter 00000035
dma_reg 00000092

cycle 227
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000005
cycle_counter 000000e3
ctl_state 00000005
dma_state 00000003
dma_src 000000f7
dma_dst 00000223
dma_counter 00000035
dma_reg 00000093

cycle 228
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000e4
ctl_state 00000006
dma_state 00000001
dma_src 000000f8
dma_dst 00000224
dma_counter 00000034
dma_reg 00000093

cycle 229
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000e5
ctl_state 00000001
dma_state 00000001
dma_src 000000f8
dma_dst 00000224
dma_counter 00000034
dma_reg 00000093

cycle 230
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000e6
ctl_state 00000002
dma_state 00000001
dma_src 000000f8
dma_dst 00000224
dma_counter 00000034
dma_reg 00000093

cycle 231
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000e7
ctl_state 00000003
dma_state 00000002
dma_src 000000f8
dma_dst 00000224
dma_counter 00000034
dma_reg 00000093

cycle 232
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000e8
ctl_state 00000004
dma_state 00000003
dma_src 000000f8
dma_dst 00000224
dma_counter 00000034
dma_reg 00000094

cycle 233
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000005
alu1 00000008
aluout 00000001
cycle_counter 000000e9
ctl_state 00000005
dma_state 00000001
dma_src 000000f9
dma_dst 00000225
dma_counter 00000033
dma_reg 00000094

cycle 234
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000005
alu1 00000008
aluout 00000000
cycle_counter 000000ea
ctl_state 00000006
dma_state 00000002
dma_src 000000f9
dma_dst 00000225
dma_counter 00000033
dma_reg 00000094

cycle 235
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 00000007
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000005
alu1 00000008
aluout 00000000
cycle_counter 000000eb
ctl_state 00000001
dma_state 00000003
dma_src 000000f9
dma_dst 00000225
dma_counter 00000033
dma_reg 00000095

cycle 236
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 00000007
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000005
alu1 00000008
aluout 00000000
cycle_counter 000000ec
ctl_state 00000002
dma_state 00000003
dma_src 000000f9
dma_dst 00000225
dma_counter 00000033
dma_reg 00000095

cycle 237
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 00000007
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000005
alu1 00000008
aluout 00000000
cycle_counter 000000ed
ctl_state 00000003
dma_state 00000001
dma_src 000000fa
dma_dst 00000226
dma_counter 00000032
dma_reg 00000095

cycle 238
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000005
alu1 00000008
aluout 00000000
cycle_counter 000000ee
ctl_state 00000004
dma_state 00000002
dma_src 000000fa
dma_dst 00000226
dma_counter 00000032
dma_reg 00000095

cycle 239
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000022
aluout 00000000
cycle_counter 000000ef
ctl_state 00000005
dma_state 00000003
dma_src 000000fa
dma_dst 00000226
dma_counter 00000032
dma_reg 00000096

cycle 240
r2 00000022
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000d
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000022
aluout 00000000
cycle_counter 000000f0
ctl_state 00000006
dma_state 00000003
dma_src 000000fa
dma_dst 00000226
dma_counter 00000032
dma_reg 00000096

cycle 241
r2 00000022
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000d
pc 00000008
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000022
aluout 00000000
cycle_counter 000000f1
ctl_state 00000001
dma_state 00000003
dma_src 000000fa
dma_dst 00000226
dma_counter 00000032
dma_reg 00000096

cycle 242
r2 00000022
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000d
pc 00000008
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000022
aluout 00000000
cycle_counter 000000f2
ctl_state 00000002
dma_state 00000003
dma_src 000000fa
dma_dst 00000226
dma_counter 00000032
dma_reg 00000096

cycle 243
r2 00000022
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000d
pc 00000008
inst 00910001
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000022
aluout 00000000
cycle_counter 000000f3
ctl_state 00000003
dma_state 00000001
dma_src 000000fb
dma_dst 00000227
dma_counter 00000031
dma_reg 00000096

cycle 244
r2 00000022
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000d
pc 00000008
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000022
aluout 00000000
cycle_counter 000000f4
ctl_state 00000004
dma_state 00000002
dma_src 000000fb
dma_dst 00000227
dma_counter 00000031
dma_reg 00000096

cycle 245
r2 00000022
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000d
pc 00000008
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000022
alu1 00000001
aluout 00000000
cycle_counter 000000f5
ctl_state 00000005
dma_state 00000003
dma_src 000000fb
dma_dst 00000227
dma_counter 00000031
dma_reg 00000097

cycle 246
r2 00000022
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000d
pc 00000008
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000022
alu1 00000001
aluout 00000023
cycle_counter 000000f6
ctl_state 00000006
dma_state 00000001
dma_src 000000fc
dma_dst 00000228
dma_counter 00000030
dma_reg 00000097

cycle 247
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000d
pc 00000009
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000022
alu1 00000001
aluout 00000023
cycle_counter 000000f7
ctl_state 00000001
dma_state 00000001
dma_src 000000fc
dma_dst 00000228
dma_counter 00000030
dma_reg 00000097

cycle 248
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000d
pc 00000009
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000022
alu1 00000001
aluout 00000023
cycle_counter 000000f8
ctl_state 00000002
dma_state 00000001
dma_src 000000fc
dma_dst 00000228
dma_counter 00000030
dma_reg 00000097

cycle 249
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000d
pc 00000009
inst 11820000
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000022
alu1 00000001
aluout 00000023
cycle_counter 000000f9
ctl_state 00000003
dma_state 00000002
dma_src 000000fc
dma_dst 00000228
dma_counter 00000030
dma_reg 00000097

cycle 250
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000d
pc 00000009
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000022
alu1 00000001
aluout 00000023
cycle_counter 000000fa
ctl_state 00000004
dma_state 00000003
dma_src 000000fc
dma_dst 00000228
dma_counter 00000030
dma_reg 00000098

cycle 251
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000d
pc 00000009
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000023
aluout 00000023
cycle_counter 000000fb
ctl_state 00000005
dma_state 00000001
dma_src 000000fd
dma_dst 00000229
dma_counter 0000002f
dma_reg 00000098

cycle 252
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000d
pc 00000009
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000023
aluout 00000023
cycle_counter 000000fc
ctl_state 00000006
dma_state 00000001
dma_src 000000fd
dma_dst 00000229
dma_counter 0000002f
dma_reg 00000098

cycle 253
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 00000005
r7 0000000d
pc 0000000a
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000023
aluout 00000023
cycle_counter 000000fd
ctl_state 00000001
dma_state 00000001
dma_src 000000fd
dma_dst 00000229
dma_counter 0000002f
dma_reg 00000098

cycle 254
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 00000005
r7 0000000d
pc 0000000a
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000023
aluout 00000023
cycle_counter 000000fe
ctl_state 00000002
dma_state 00000001
dma_src 000000fd
dma_dst 00000229
dma_counter 0000002f
dma_reg 00000098

cycle 255
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 00000005
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000023
aluout 00000023
cycle_counter 000000ff
ctl_state 00000003
dma_state 00000002
dma_src 000000fd
dma_dst 00000229
dma_counter 0000002f
dma_reg 00000098

cycle 256
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 00000005
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000000
alu1 00000023
aluout 00000023
cycle_counter 00000100
ctl_state 00000004
dma_state 00000003
dma_src 000000fd
dma_dst 00000229
dma_counter 0000002f
dma_reg 00000099

cycle 257
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 00000005
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000005
alu1 0000000a
aluout 00000023
cycle_counter 00000101
ctl_state 00000005
dma_state 00000001
dma_src 000000fe
dma_dst 0000022a
dma_counter 0000002e
dma_reg 00000099

cycle 258
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 00000005
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000005
alu1 0000000a
aluout 0000000f
cycle_counter 00000102
ctl_state 00000006
dma_state 00000002
dma_src 000000fe
dma_dst 0000022a
dma_counter 0000002e
dma_reg 00000099

cycle 259
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 0000000b
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000005
alu1 0000000a
aluout 0000000f
cycle_counter 00000103
ctl_state 00000001
dma_state 00000003
dma_src 000000fe
dma_dst 0000022a
dma_counter 0000002e
dma_reg 0000009a

cycle 260
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 0000000b
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000005
alu1 0000000a
aluout 0000000f
cycle_counter 00000104
ctl_state 00000002
dma_state 00000003
dma_src 000000fe
dma_dst 0000022a
dma_counter 0000002e
dma_reg 0000009a

cycle 261
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000005
alu1 0000000a
aluout 0000000f
cycle_counter 00000105
ctl_state 00000003
dma_state 00000001
dma_src 000000ff
dma_dst 0000022b
dma_counter 0000002d
dma_reg 0000009a

cycle 262
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000005
alu1 0000000a
aluout 0000000f
cycle_counter 00000106
ctl_state 00000004
dma_state 00000002
dma_src 000000ff
dma_dst 0000022b
dma_counter 0000002d
dma_reg 0000009a

cycle 263
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000000f
alu1 00000023
aluout 0000000f
cycle_counter 00000107
ctl_state 00000005
dma_state 00000003
dma_src 000000ff
dma_dst 0000022b
dma_counter 0000002d
dma_reg 0000009b

cycle 264
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000000f
alu1 00000023
aluout 0000000f
cycle_counter 00000108
ctl_state 00000006
dma_state 00000001
dma_src 00000100
dma_dst 0000022c
dma_counter 0000002c
dma_reg 0000009b

cycle 265
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 0000000c
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000000f
alu1 00000023
aluout 0000000f
cycle_counter 00000109
ctl_state 00000001
dma_state 00000001
dma_src 00000100
dma_dst 0000022c
dma_counter 0000002c
dma_reg 0000009b

cycle 266
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 0000000c
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000000f
alu1 00000023
aluout 0000000f
cycle_counter 0000010a
ctl_state 00000002
dma_state 00000001
dma_src 00000100
dma_dst 0000022c
dma_counter 0000002c
dma_reg 0000009b

cycle 267
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000000f
alu1 00000023
aluout 0000000f
cycle_counter 0000010b
ctl_state 00000003
dma_state 00000002
dma_src 00000100
dma_dst 0000022c
dma_counter 0000002c
dma_reg 0000009b

cycle 268
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000000f
alu1 00000023
aluout 0000000f
cycle_counter 0000010c
ctl_state 00000004
dma_state 00000003
dma_src 00000100
dma_dst 0000022c
dma_counter 0000002c
dma_reg 0000009c

cycle 269
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000005
alu1 00000001
aluout 0000000f
cycle_counter 0000010d
ctl_state 00000005
dma_state 00000001
dma_src 00000101
dma_dst 0000022d
dma_counter 0000002b
dma_reg 0000009c

cycle 270
r2 00000023
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000005
alu1 00000001
aluout 00000006
cycle_counter 0000010e
ctl_state 00000006
dma_state 00000002
dma_src 00000101
dma_dst 0000022d
dma_counter 0000002b
dma_reg 0000009c

cycle 271
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 0000000d
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000005
alu1 00000001
aluout 00000006
cycle_counter 0000010f
ctl_state 00000001
dma_state 00000003
dma_src 00000101
dma_dst 0000022d
dma_counter 0000002b
dma_reg 0000009d

cycle 272
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 0000000d
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000005
alu1 00000001
aluout 00000006
cycle_counter 00000110
ctl_state 00000002
dma_state 00000003
dma_src 00000101
dma_dst 0000022d
dma_counter 0000002b
dma_reg 0000009d

cycle 273
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000005
alu1 00000001
aluout 00000006
cycle_counter 00000111
ctl_state 00000003
dma_state 00000001
dma_src 00000102
dma_dst 0000022e
dma_counter 0000002a
dma_reg 0000009d

cycle 274
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000005
alu1 00000001
aluout 00000006
cycle_counter 00000112
ctl_state 00000004
dma_state 00000002
dma_src 00000102
dma_dst 0000022e
dma_counter 0000002a
dma_reg 0000009d

cycle 275
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000006
cycle_counter 00000113
ctl_state 00000005
dma_state 00000003
dma_src 00000102
dma_dst 0000022e
dma_counter 0000002a
dma_reg 0000009e

cycle 276
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000114
ctl_state 00000006
dma_state 00000001
dma_src 00000103
dma_dst 0000022f
dma_counter 00000029
dma_reg 0000009e

cycle 277
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000115
ctl_state 00000001
dma_state 00000001
dma_src 00000103
dma_dst 0000022f
dma_counter 00000029
dma_reg 0000009e

cycle 278
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000116
ctl_state 00000002
dma_state 00000001
dma_src 00000103
dma_dst 0000022f
dma_counter 00000029
dma_reg 0000009e

cycle 279
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000117
ctl_state 00000003
dma_state 00000002
dma_src 00000103
dma_dst 0000022f
dma_counter 00000029
dma_reg 0000009e

cycle 280
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000118
ctl_state 00000004
dma_state 00000003
dma_src 00000103
dma_dst 0000022f
dma_counter 00000029
dma_reg 0000009f

cycle 281
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000006
alu1 00000008
aluout 00000001
cycle_counter 00000119
ctl_state 00000005
dma_state 00000001
dma_src 00000104
dma_dst 00000230
dma_counter 00000028
dma_reg 0000009f

cycle 282
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000006
alu1 00000008
aluout 00000000
cycle_counter 0000011a
ctl_state 00000006
dma_state 00000002
dma_src 00000104
dma_dst 00000230
dma_counter 00000028
dma_reg 0000009f

cycle 283
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 00000007
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000006
alu1 00000008
aluout 00000000
cycle_counter 0000011b
ctl_state 00000001
dma_state 00000003
dma_src 00000104
dma_dst 00000230
dma_counter 00000028
dma_reg 000000a0

cycle 284
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 00000007
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000006
alu1 00000008
aluout 00000000
cycle_counter 0000011c
ctl_state 00000002
dma_state 00000003
dma_src 00000104
dma_dst 00000230
dma_counter 00000028
dma_reg 000000a0

cycle 285
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 00000007
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000006
alu1 00000008
aluout 00000000
cycle_counter 0000011d
ctl_state 00000003
dma_state 00000001
dma_src 00000105
dma_dst 00000231
dma_counter 00000027
dma_reg 000000a0

cycle 286
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000006
alu1 00000008
aluout 00000000
cycle_counter 0000011e
ctl_state 00000004
dma_state 00000002
dma_src 00000105
dma_dst 00000231
dma_counter 00000027
dma_reg 000000a0

cycle 287
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000023
aluout 00000000
cycle_counter 0000011f
ctl_state 00000005
dma_state 00000003
dma_src 00000105
dma_dst 00000231
dma_counter 00000027
dma_reg 000000a1

cycle 288
r2 00000023
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000d
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000023
aluout 00000000
cycle_counter 00000120
ctl_state 00000006
dma_state 00000003
dma_src 00000105
dma_dst 00000231
dma_counter 00000027
dma_reg 000000a1

cycle 289
r2 00000023
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000d
pc 00000008
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000023
aluout 00000000
cycle_counter 00000121
ctl_state 00000001
dma_state 00000003
dma_src 00000105
dma_dst 00000231
dma_counter 00000027
dma_reg 000000a1

cycle 290
r2 00000023
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000d
pc 00000008
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000023
aluout 00000000
cycle_counter 00000122
ctl_state 00000002
dma_state 00000003
dma_src 00000105
dma_dst 00000231
dma_counter 00000027
dma_reg 000000a1

cycle 291
r2 00000023
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000d
pc 00000008
inst 00910001
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000023
aluout 00000000
cycle_counter 00000123
ctl_state 00000003
dma_state 00000001
dma_src 00000106
dma_dst 00000232
dma_counter 00000026
dma_reg 000000a1

cycle 292
r2 00000023
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000d
pc 00000008
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000023
aluout 00000000
cycle_counter 00000124
ctl_state 00000004
dma_state 00000002
dma_src 00000106
dma_dst 00000232
dma_counter 00000026
dma_reg 000000a1

cycle 293
r2 00000023
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000d
pc 00000008
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000023
alu1 00000001
aluout 00000000
cycle_counter 00000125
ctl_state 00000005
dma_state 00000003
dma_src 00000106
dma_dst 00000232
dma_counter 00000026
dma_reg 000000a2

cycle 294
r2 00000023
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000d
pc 00000008
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000023
alu1 00000001
aluout 00000024
cycle_counter 00000126
ctl_state 00000006
dma_state 00000001
dma_src 00000107
dma_dst 00000233
dma_counter 00000025
dma_reg 000000a2

cycle 295
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000d
pc 00000009
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000023
alu1 00000001
aluout 00000024
cycle_counter 00000127
ctl_state 00000001
dma_state 00000001
dma_src 00000107
dma_dst 00000233
dma_counter 00000025
dma_reg 000000a2

cycle 296
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000d
pc 00000009
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000023
alu1 00000001
aluout 00000024
cycle_counter 00000128
ctl_state 00000002
dma_state 00000001
dma_src 00000107
dma_dst 00000233
dma_counter 00000025
dma_reg 000000a2

cycle 297
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000d
pc 00000009
inst 11820000
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000023
alu1 00000001
aluout 00000024
cycle_counter 00000129
ctl_state 00000003
dma_state 00000002
dma_src 00000107
dma_dst 00000233
dma_counter 00000025
dma_reg 000000a2

cycle 298
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000d
pc 00000009
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000023
alu1 00000001
aluout 00000024
cycle_counter 0000012a
ctl_state 00000004
dma_state 00000003
dma_src 00000107
dma_dst 00000233
dma_counter 00000025
dma_reg 000000a3

cycle 299
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000d
pc 00000009
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000024
aluout 00000024
cycle_counter 0000012b
ctl_state 00000005
dma_state 00000001
dma_src 00000108
dma_dst 00000234
dma_counter 00000024
dma_reg 000000a3

cycle 300
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000d
pc 00000009
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000024
aluout 00000024
cycle_counter 0000012c
ctl_state 00000006
dma_state 00000001
dma_src 00000108
dma_dst 00000234
dma_counter 00000024
dma_reg 000000a3

cycle 301
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000006
r7 0000000d
pc 0000000a
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000024
aluout 00000024
cycle_counter 0000012d
ctl_state 00000001
dma_state 00000001
dma_src 00000108
dma_dst 00000234
dma_counter 00000024
dma_reg 000000a3

cycle 302
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000006
r7 0000000d
pc 0000000a
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000024
aluout 00000024
cycle_counter 0000012e
ctl_state 00000002
dma_state 00000001
dma_src 00000108
dma_dst 00000234
dma_counter 00000024
dma_reg 000000a3

cycle 303
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000006
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000024
aluout 00000024
cycle_counter 0000012f
ctl_state 00000003
dma_state 00000002
dma_src 00000108
dma_dst 00000234
dma_counter 00000024
dma_reg 000000a3

cycle 304
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000006
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000000
alu1 00000024
aluout 00000024
cycle_counter 00000130
ctl_state 00000004
dma_state 00000003
dma_src 00000108
dma_dst 00000234
dma_counter 00000024
dma_reg 000000a4

cycle 305
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000006
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000006
alu1 0000000f
aluout 00000024
cycle_counter 00000131
ctl_state 00000005
dma_state 00000001
dma_src 00000109
dma_dst 00000235
dma_counter 00000023
dma_reg 000000a4

cycle 306
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000006
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000006
alu1 0000000f
aluout 00000015
cycle_counter 00000132
ctl_state 00000006
dma_state 00000002
dma_src 00000109
dma_dst 00000235
dma_counter 00000023
dma_reg 000000a4

cycle 307
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 0000000b
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000006
alu1 0000000f
aluout 00000015
cycle_counter 00000133
ctl_state 00000001
dma_state 00000003
dma_src 00000109
dma_dst 00000235
dma_counter 00000023
dma_reg 000000a5

cycle 308
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 0000000b
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000006
alu1 0000000f
aluout 00000015
cycle_counter 00000134
ctl_state 00000002
dma_state 00000003
dma_src 00000109
dma_dst 00000235
dma_counter 00000023
dma_reg 000000a5

cycle 309
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000006
alu1 0000000f
aluout 00000015
cycle_counter 00000135
ctl_state 00000003
dma_state 00000001
dma_src 0000010a
dma_dst 00000236
dma_counter 00000022
dma_reg 000000a5

cycle 310
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000006
alu1 0000000f
aluout 00000015
cycle_counter 00000136
ctl_state 00000004
dma_state 00000002
dma_src 0000010a
dma_dst 00000236
dma_counter 00000022
dma_reg 000000a5

cycle 311
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000015
alu1 00000024
aluout 00000015
cycle_counter 00000137
ctl_state 00000005
dma_state 00000003
dma_src 0000010a
dma_dst 00000236
dma_counter 00000022
dma_reg 000000a6

cycle 312
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000015
alu1 00000024
aluout 00000015
cycle_counter 00000138
ctl_state 00000006
dma_state 00000001
dma_src 0000010b
dma_dst 00000237
dma_counter 00000021
dma_reg 000000a6

cycle 313
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 0000000c
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000015
alu1 00000024
aluout 00000015
cycle_counter 00000139
ctl_state 00000001
dma_state 00000001
dma_src 0000010b
dma_dst 00000237
dma_counter 00000021
dma_reg 000000a6

cycle 314
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 0000000c
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000015
alu1 00000024
aluout 00000015
cycle_counter 0000013a
ctl_state 00000002
dma_state 00000001
dma_src 0000010b
dma_dst 00000237
dma_counter 00000021
dma_reg 000000a6

cycle 315
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000015
alu1 00000024
aluout 00000015
cycle_counter 0000013b
ctl_state 00000003
dma_state 00000002
dma_src 0000010b
dma_dst 00000237
dma_counter 00000021
dma_reg 000000a6

cycle 316
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000015
alu1 00000024
aluout 00000015
cycle_counter 0000013c
ctl_state 00000004
dma_state 00000003
dma_src 0000010b
dma_dst 00000237
dma_counter 00000021
dma_reg 000000a7

cycle 317
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000006
alu1 00000001
aluout 00000015
cycle_counter 0000013d
ctl_state 00000005
dma_state 00000001
dma_src 0000010c
dma_dst 00000238
dma_counter 00000020
dma_reg 000000a7

cycle 318
r2 00000024
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000006
alu1 00000001
aluout 00000007
cycle_counter 0000013e
ctl_state 00000006
dma_state 00000002
dma_src 0000010c
dma_dst 00000238
dma_counter 00000020
dma_reg 000000a7

cycle 319
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 0000000d
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000006
alu1 00000001
aluout 00000007
cycle_counter 0000013f
ctl_state 00000001
dma_state 00000003
dma_src 0000010c
dma_dst 00000238
dma_counter 00000020
dma_reg 000000a8

cycle 320
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 0000000d
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000006
alu1 00000001
aluout 00000007
cycle_counter 00000140
ctl_state 00000002
dma_state 00000003
dma_src 0000010c
dma_dst 00000238
dma_counter 00000020
dma_reg 000000a8

cycle 321
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000006
alu1 00000001
aluout 00000007
cycle_counter 00000141
ctl_state 00000003
dma_state 00000001
dma_src 0000010d
dma_dst 00000239
dma_counter 0000001f
dma_reg 000000a8

cycle 322
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000006
alu1 00000001
aluout 00000007
cycle_counter 00000142
ctl_state 00000004
dma_state 00000002
dma_src 0000010d
dma_dst 00000239
dma_counter 0000001f
dma_reg 000000a8

cycle 323
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000007
cycle_counter 00000143
ctl_state 00000005
dma_state 00000003
dma_src 0000010d
dma_dst 00000239
dma_counter 0000001f
dma_reg 000000a9

cycle 324
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000144
ctl_state 00000006
dma_state 00000001
dma_src 0000010e
dma_dst 0000023a
dma_counter 0000001e
dma_reg 000000a9

cycle 325
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000145
ctl_state 00000001
dma_state 00000001
dma_src 0000010e
dma_dst 0000023a
dma_counter 0000001e
dma_reg 000000a9

cycle 326
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000146
ctl_state 00000002
dma_state 00000001
dma_src 0000010e
dma_dst 0000023a
dma_counter 0000001e
dma_reg 000000a9

cycle 327
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000147
ctl_state 00000003
dma_state 00000002
dma_src 0000010e
dma_dst 0000023a
dma_counter 0000001e
dma_reg 000000a9

cycle 328
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000148
ctl_state 00000004
dma_state 00000003
dma_src 0000010e
dma_dst 0000023a
dma_counter 0000001e
dma_reg 000000aa

cycle 329
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000007
alu1 00000008
aluout 00000001
cycle_counter 00000149
ctl_state 00000005
dma_state 00000001
dma_src 0000010f
dma_dst 0000023b
dma_counter 0000001d
dma_reg 000000aa

cycle 330
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000007
alu1 00000008
aluout 00000000
cycle_counter 0000014a
ctl_state 00000006
dma_state 00000002
dma_src 0000010f
dma_dst 0000023b
dma_counter 0000001d
dma_reg 000000aa

cycle 331
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 00000007
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000007
alu1 00000008
aluout 00000000
cycle_counter 0000014b
ctl_state 00000001
dma_state 00000003
dma_src 0000010f
dma_dst 0000023b
dma_counter 0000001d
dma_reg 000000ab

cycle 332
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 00000007
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000007
alu1 00000008
aluout 00000000
cycle_counter 0000014c
ctl_state 00000002
dma_state 00000003
dma_src 0000010f
dma_dst 0000023b
dma_counter 0000001d
dma_reg 000000ab

cycle 333
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 00000007
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000007
alu1 00000008
aluout 00000000
cycle_counter 0000014d
ctl_state 00000003
dma_state 00000001
dma_src 00000110
dma_dst 0000023c
dma_counter 0000001c
dma_reg 000000ab

cycle 334
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000007
alu1 00000008
aluout 00000000
cycle_counter 0000014e
ctl_state 00000004
dma_state 00000002
dma_src 00000110
dma_dst 0000023c
dma_counter 0000001c
dma_reg 000000ab

cycle 335
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000024
aluout 00000000
cycle_counter 0000014f
ctl_state 00000005
dma_state 00000003
dma_src 00000110
dma_dst 0000023c
dma_counter 0000001c
dma_reg 000000ac

cycle 336
r2 00000024
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000d
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000024
aluout 00000000
cycle_counter 00000150
ctl_state 00000006
dma_state 00000003
dma_src 00000110
dma_dst 0000023c
dma_counter 0000001c
dma_reg 000000ac

cycle 337
r2 00000024
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000d
pc 00000008
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000024
aluout 00000000
cycle_counter 00000151
ctl_state 00000001
dma_state 00000003
dma_src 00000110
dma_dst 0000023c
dma_counter 0000001c
dma_reg 000000ac

cycle 338
r2 00000024
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000d
pc 00000008
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000024
aluout 00000000
cycle_counter 00000152
ctl_state 00000002
dma_state 00000003
dma_src 00000110
dma_dst 0000023c
dma_counter 0000001c
dma_reg 000000ac

cycle 339
r2 00000024
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000d
pc 00000008
inst 00910001
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000024
aluout 00000000
cycle_counter 00000153
ctl_state 00000003
dma_state 00000001
dma_src 00000111
dma_dst 0000023d
dma_counter 0000001b
dma_reg 000000ac

cycle 340
r2 00000024
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000d
pc 00000008
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000024
aluout 00000000
cycle_counter 00000154
ctl_state 00000004
dma_state 00000002
dma_src 00000111
dma_dst 0000023d
dma_counter 0000001b
dma_reg 000000ac

cycle 341
r2 00000024
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000d
pc 00000008
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000024
alu1 00000001
aluout 00000000
cycle_counter 00000155
ctl_state 00000005
dma_state 00000003
dma_src 00000111
dma_dst 0000023d
dma_counter 0000001b
dma_reg 000000ad

cycle 342
r2 00000024
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000d
pc 00000008
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000024
alu1 00000001
aluout 00000025
cycle_counter 00000156
ctl_state 00000006
dma_state 00000001
dma_src 00000112
dma_dst 0000023e
dma_counter 0000001a
dma_reg 000000ad

cycle 343
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000d
pc 00000009
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000024
alu1 00000001
aluout 00000025
cycle_counter 00000157
ctl_state 00000001
dma_state 00000001
dma_src 00000112
dma_dst 0000023e
dma_counter 0000001a
dma_reg 000000ad

cycle 344
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000d
pc 00000009
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000024
alu1 00000001
aluout 00000025
cycle_counter 00000158
ctl_state 00000002
dma_state 00000001
dma_src 00000112
dma_dst 0000023e
dma_counter 0000001a
dma_reg 000000ad

cycle 345
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000d
pc 00000009
inst 11820000
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000024
alu1 00000001
aluout 00000025
cycle_counter 00000159
ctl_state 00000003
dma_state 00000002
dma_src 00000112
dma_dst 0000023e
dma_counter 0000001a
dma_reg 000000ad

cycle 346
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000d
pc 00000009
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000024
alu1 00000001
aluout 00000025
cycle_counter 0000015a
ctl_state 00000004
dma_state 00000003
dma_src 00000112
dma_dst 0000023e
dma_counter 0000001a
dma_reg 000000ae

cycle 347
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000d
pc 00000009
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000025
aluout 00000025
cycle_counter 0000015b
ctl_state 00000005
dma_state 00000001
dma_src 00000113
dma_dst 0000023f
dma_counter 00000019
dma_reg 000000ae

cycle 348
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000d
pc 00000009
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000025
aluout 00000025
cycle_counter 0000015c
ctl_state 00000006
dma_state 00000001
dma_src 00000113
dma_dst 0000023f
dma_counter 00000019
dma_reg 000000ae

cycle 349
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 00000007
r7 0000000d
pc 0000000a
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000025
aluout 00000025
cycle_counter 0000015d
ctl_state 00000001
dma_state 00000001
dma_src 00000113
dma_dst 0000023f
dma_counter 00000019
dma_reg 000000ae

cycle 350
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 00000007
r7 0000000d
pc 0000000a
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000025
aluout 00000025
cycle_counter 0000015e
ctl_state 00000002
dma_state 00000001
dma_src 00000113
dma_dst 0000023f
dma_counter 00000019
dma_reg 000000ae

cycle 351
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 00000007
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000025
aluout 00000025
cycle_counter 0000015f
ctl_state 00000003
dma_state 00000002
dma_src 00000113
dma_dst 0000023f
dma_counter 00000019
dma_reg 000000ae

cycle 352
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 00000007
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000000
alu1 00000025
aluout 00000025
cycle_counter 00000160
ctl_state 00000004
dma_state 00000003
dma_src 00000113
dma_dst 0000023f
dma_counter 00000019
dma_reg 000000af

cycle 353
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 00000007
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000007
alu1 00000015
aluout 00000025
cycle_counter 00000161
ctl_state 00000005
dma_state 00000001
dma_src 00000114
dma_dst 00000240
dma_counter 00000018
dma_reg 000000af

cycle 354
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 00000007
r7 0000000d
pc 0000000a
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000007
alu1 00000015
aluout 0000001c
cycle_counter 00000162
ctl_state 00000006
dma_state 00000002
dma_src 00000114
dma_dst 00000240
dma_counter 00000018
dma_reg 000000af

cycle 355
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 0000000b
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000007
alu1 00000015
aluout 0000001c
cycle_counter 00000163
ctl_state 00000001
dma_state 00000003
dma_src 00000114
dma_dst 00000240
dma_counter 00000018
dma_reg 000000b0

cycle 356
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 0000000b
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000007
alu1 00000015
aluout 0000001c
cycle_counter 00000164
ctl_state 00000002
dma_state 00000003
dma_src 00000114
dma_dst 00000240
dma_counter 00000018
dma_reg 000000b0

cycle 357
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000007
alu1 00000015
aluout 0000001c
cycle_counter 00000165
ctl_state 00000003
dma_state 00000001
dma_src 00000115
dma_dst 00000241
dma_counter 00000017
dma_reg 000000b0

cycle 358
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000007
alu1 00000015
aluout 0000001c
cycle_counter 00000166
ctl_state 00000004
dma_state 00000002
dma_src 00000115
dma_dst 00000241
dma_counter 00000017
dma_reg 000000b0

cycle 359
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000001c
alu1 00000025
aluout 0000001c
cycle_counter 00000167
ctl_state 00000005
dma_state 00000003
dma_src 00000115
dma_dst 00000241
dma_counter 00000017
dma_reg 000000b1

cycle 360
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 0000000b
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000001c
alu1 00000025
aluout 0000001c
cycle_counter 00000168
ctl_state 00000006
dma_state 00000001
dma_src 00000116
dma_dst 00000242
dma_counter 00000016
dma_reg 000000b1

cycle 361
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 0000000c
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000001c
alu1 00000025
aluout 0000001c
cycle_counter 00000169
ctl_state 00000001
dma_state 00000001
dma_src 00000116
dma_dst 00000242
dma_counter 00000016
dma_reg 000000b1

cycle 362
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 0000000c
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000001c
alu1 00000025
aluout 0000001c
cycle_counter 0000016a
ctl_state 00000002
dma_state 00000001
dma_src 00000116
dma_dst 00000242
dma_counter 00000016
dma_reg 000000b1

cycle 363
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000001c
alu1 00000025
aluout 0000001c
cycle_counter 0000016b
ctl_state 00000003
dma_state 00000002
dma_src 00000116
dma_dst 00000242
dma_counter 00000016
dma_reg 000000b1

cycle 364
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000001c
alu1 00000025
aluout 0000001c
cycle_counter 0000016c
ctl_state 00000004
dma_state 00000003
dma_src 00000116
dma_dst 00000242
dma_counter 00000016
dma_reg 000000b2

cycle 365
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 0000001c
cycle_counter 0000016d
ctl_state 00000005
dma_state 00000001
dma_src 00000117
dma_dst 00000243
dma_counter 00000015
dma_reg 000000b2

cycle 366
r2 00000025
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 0000000c
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000008
cycle_counter 0000016e
ctl_state 00000006
dma_state 00000002
dma_src 00000117
dma_dst 00000243
dma_counter 00000015
dma_reg 000000b2

cycle 367
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 0000000d
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000008
cycle_counter 0000016f
ctl_state 00000001
dma_state 00000003
dma_src 00000117
dma_dst 00000243
dma_counter 00000015
dma_reg 000000b3

cycle 368
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 0000000d
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000008
cycle_counter 00000170
ctl_state 00000002
dma_state 00000003
dma_src 00000117
dma_dst 00000243
dma_counter 00000015
dma_reg 000000b3

cycle 369
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000008
cycle_counter 00000171
ctl_state 00000003
dma_state 00000001
dma_src 00000118
dma_dst 00000244
dma_counter 00000014
dma_reg 000000b3

cycle 370
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000007
alu1 00000001
aluout 00000008
cycle_counter 00000172
ctl_state 00000004
dma_state 00000002
dma_src 00000118
dma_dst 00000244
dma_counter 00000014
dma_reg 000000b3

cycle 371
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000008
cycle_counter 00000173
ctl_state 00000005
dma_state 00000003
dma_src 00000118
dma_dst 00000244
dma_counter 00000014
dma_reg 000000b4

cycle 372
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 0000000d
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000174
ctl_state 00000006
dma_state 00000001
dma_src 00000119
dma_dst 00000245
dma_counter 00000013
dma_reg 000000b4

cycle 373
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000175
ctl_state 00000001
dma_state 00000001
dma_src 00000119
dma_dst 00000245
dma_counter 00000013
dma_reg 000000b4

cycle 374
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000176
ctl_state 00000002
dma_state 00000001
dma_src 00000119
dma_dst 00000245
dma_counter 00000013
dma_reg 000000b4

cycle 375
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000177
ctl_state 00000003
dma_state 00000002
dma_src 00000119
dma_dst 00000245
dma_counter 00000013
dma_reg 000000b4

cycle 376
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000178
ctl_state 00000004
dma_state 00000003
dma_src 00000119
dma_dst 00000245
dma_counter 00000013
dma_reg 000000b5

cycle 377
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000008
alu1 00000008
aluout 00000001
cycle_counter 00000179
ctl_state 00000005
dma_state 00000001
dma_src 0000011a
dma_dst 00000246
dma_counter 00000012
dma_reg 000000b5

cycle 378
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000d
pc 00000006
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000008
alu1 00000008
aluout 00000001
cycle_counter 0000017a
ctl_state 00000006
dma_state 00000002
dma_src 0000011a
dma_dst 00000246
dma_counter 00000012
dma_reg 000000b5

cycle 379
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000006
pc 0000000e
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000008
alu1 00000008
aluout 00000001
cycle_counter 0000017b
ctl_state 00000001
dma_state 00000003
dma_src 0000011a
dma_dst 00000246
dma_counter 00000012
dma_reg 000000b6

cycle 380
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000006
pc 0000000e
inst 241c000e
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000008
alu1 00000008
aluout 00000001
cycle_counter 0000017c
ctl_state 00000002
dma_state 00000003
dma_src 0000011a
dma_dst 00000246
dma_counter 00000012
dma_reg 000000b6

cycle 381
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000006
pc 0000000e
inst 3e800000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000e
alu0 00000008
alu1 00000008
aluout 00000001
cycle_counter 0000017d
ctl_state 00000003
dma_state 00000001
dma_src 0000011b
dma_dst 00000247
dma_counter 00000011
dma_reg 000000b6

cycle 382
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000006
pc 0000000e
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000008
alu1 00000008
aluout 00000001
cycle_counter 0000017e
ctl_state 00000004
dma_state 00000002
dma_src 0000011b
dma_dst 00000247
dma_counter 00000011
dma_reg 000000b6

cycle 383
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000006
pc 0000000e
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000011
alu1 00000000
aluout 00000001
cycle_counter 0000017f
ctl_state 00000005
dma_state 00000003
dma_src 0000011b
dma_dst 00000247
dma_counter 00000011
dma_reg 000000b7

cycle 384
r2 00000025
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000006
pc 0000000e
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000011
alu1 00000000
aluout 00000001
cycle_counter 00000180
ctl_state 00000006
dma_state 00000001
dma_src 0000011c
dma_dst 00000248
dma_counter 00000010
dma_reg 000000b7

cycle 385
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000006
pc 0000000f
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000011
alu1 00000000
aluout 00000001
cycle_counter 00000181
ctl_state 00000001
dma_state 00000001
dma_src 0000011c
dma_dst 00000248
dma_counter 00000010
dma_reg 000000b7

cycle 386
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000006
pc 0000000f
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000011
alu1 00000000
aluout 00000001
cycle_counter 00000182
ctl_state 00000002
dma_state 00000001
dma_src 0000011c
dma_dst 00000248
dma_counter 00000010
dma_reg 000000b7

cycle 387
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000006
pc 0000000f
inst 2610000e
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000011
alu1 00000000
aluout 00000001
cycle_counter 00000183
ctl_state 00000003
dma_state 00000002
dma_src 0000011c
dma_dst 00000248
dma_counter 00000010
dma_reg 000000b7

cycle 388
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000006
pc 0000000f
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000011
alu1 00000000
aluout 00000001
cycle_counter 00000184
ctl_state 00000004
dma_state 00000003
dma_src 0000011c
dma_dst 00000248
dma_counter 00000010
dma_reg 000000b8

cycle 389
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000006
pc 0000000f
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000185
ctl_state 00000005
dma_state 00000001
dma_src 0000011d
dma_dst 00000249
dma_counter 0000000f
dma_reg 000000b8

cycle 390
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000006
pc 0000000f
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000186
ctl_state 00000006
dma_state 00000002
dma_src 0000011d
dma_dst 00000249
dma_counter 0000000f
dma_reg 000000b8

cycle 391
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000187
ctl_state 00000001
dma_state 00000003
dma_src 0000011d
dma_dst 00000249
dma_counter 0000000f
dma_reg 000000b9

cycle 392
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000188
ctl_state 00000002
dma_state 00000003
dma_src 0000011d
dma_dst 00000249
dma_counter 0000000f
dma_reg 000000b9

cycle 393
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000189
ctl_state 00000003
dma_state 00000001
dma_src 0000011e
dma_dst 0000024a
dma_counter 0000000e
dma_reg 000000b9

cycle 394
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 0000018a
ctl_state 00000004
dma_state 00000002
dma_src 0000011e
dma_dst 0000024a
dma_counter 0000000e
dma_reg 000000b9

cycle 395
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 0000000e
alu1 00000000
aluout 00000001
cycle_counter 0000018b
ctl_state 00000005
dma_state 00000003
dma_src 0000011e
dma_dst 0000024a
dma_counter 0000000e
dma_reg 000000ba

cycle 396
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 0000000e
alu1 00000000
aluout 00000001
cycle_counter 0000018c
ctl_state 00000006
dma_state 00000001
dma_src 0000011f
dma_dst 0000024b
dma_counter 0000000d
dma_reg 000000ba

cycle 397
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 0000000e
alu1 00000000
aluout 00000001
cycle_counter 0000018d
ctl_state 00000001
dma_state 00000001
dma_src 0000011f
dma_dst 0000024b
dma_counter 0000000d
dma_reg 000000ba

cycle 398
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 0000000e
alu1 00000000
aluout 00000001
cycle_counter 0000018e
ctl_state 00000002
dma_state 00000001
dma_src 0000011f
dma_dst 0000024b
dma_counter 0000000d
dma_reg 000000ba

cycle 399
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 0000000e
alu1 00000000
aluout 00000001
cycle_counter 0000018f
ctl_state 00000003
dma_state 00000002
dma_src 0000011f
dma_dst 0000024b
dma_counter 0000000d
dma_reg 000000ba

cycle 400
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 0000000e
alu1 00000000
aluout 00000001
cycle_counter 00000190
ctl_state 00000004
dma_state 00000003
dma_src 0000011f
dma_dst 0000024b
dma_counter 0000000d
dma_reg 000000bb

cycle 401
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000191
ctl_state 00000005
dma_state 00000001
dma_src 00000120
dma_dst 0000024c
dma_counter 0000000c
dma_reg 000000bb

cycle 402
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000192
ctl_state 00000006
dma_state 00000002
dma_src 00000120
dma_dst 0000024c
dma_counter 0000000c
dma_reg 000000bb

cycle 403
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000193
ctl_state 00000001
dma_state 00000003
dma_src 00000120
dma_dst 0000024c
dma_counter 0000000c
dma_reg 000000bc

cycle 404
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000194
ctl_state 00000002
dma_state 00000003
dma_src 00000120
dma_dst 0000024c
dma_counter 0000000c
dma_reg 000000bc

cycle 405
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000195
ctl_state 00000003
dma_state 00000001
dma_src 00000121
dma_dst 0000024d
dma_counter 0000000b
dma_reg 000000bc

cycle 406
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000196
ctl_state 00000004
dma_state 00000002
dma_src 00000121
dma_dst 0000024d
dma_counter 0000000b
dma_reg 000000bc

cycle 407
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 0000000b
alu1 00000000
aluout 00000001
cycle_counter 00000197
ctl_state 00000005
dma_state 00000003
dma_src 00000121
dma_dst 0000024d
dma_counter 0000000b
dma_reg 000000bd

cycle 408
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 0000000b
alu1 00000000
aluout 00000001
cycle_counter 00000198
ctl_state 00000006
dma_state 00000001
dma_src 00000122
dma_dst 0000024e
dma_counter 0000000a
dma_reg 000000bd

cycle 409
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 0000000b
alu1 00000000
aluout 00000001
cycle_counter 00000199
ctl_state 00000001
dma_state 00000001
dma_src 00000122
dma_dst 0000024e
dma_counter 0000000a
dma_reg 000000bd

cycle 410
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 0000000b
alu1 00000000
aluout 00000001
cycle_counter 0000019a
ctl_state 00000002
dma_state 00000001
dma_src 00000122
dma_dst 0000024e
dma_counter 0000000a
dma_reg 000000bd

cycle 411
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 0000000b
alu1 00000000
aluout 00000001
cycle_counter 0000019b
ctl_state 00000003
dma_state 00000002
dma_src 00000122
dma_dst 0000024e
dma_counter 0000000a
dma_reg 000000bd

cycle 412
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 0000000b
alu1 00000000
aluout 00000001
cycle_counter 0000019c
ctl_state 00000004
dma_state 00000003
dma_src 00000122
dma_dst 0000024e
dma_counter 0000000a
dma_reg 000000be

cycle 413
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 0000019d
ctl_state 00000005
dma_state 00000001
dma_src 00000123
dma_dst 0000024f
dma_counter 00000009
dma_reg 000000be

cycle 414
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 0000019e
ctl_state 00000006
dma_state 00000002
dma_src 00000123
dma_dst 0000024f
dma_counter 00000009
dma_reg 000000be

cycle 415
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 0000019f
ctl_state 00000001
dma_state 00000003
dma_src 00000123
dma_dst 0000024f
dma_counter 00000009
dma_reg 000000bf

cycle 416
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001a0
ctl_state 00000002
dma_state 00000003
dma_src 00000123
dma_dst 0000024f
dma_counter 00000009
dma_reg 000000bf

cycle 417
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001a1
ctl_state 00000003
dma_state 00000001
dma_src 00000124
dma_dst 00000250
dma_counter 00000008
dma_reg 000000bf

cycle 418
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001a2
ctl_state 00000004
dma_state 00000002
dma_src 00000124
dma_dst 00000250
dma_counter 00000008
dma_reg 000000bf

cycle 419
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000008
alu1 00000000
aluout 00000001
cycle_counter 000001a3
ctl_state 00000005
dma_state 00000003
dma_src 00000124
dma_dst 00000250
dma_counter 00000008
dma_reg 000000c0

cycle 420
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000008
alu1 00000000
aluout 00000001
cycle_counter 000001a4
ctl_state 00000006
dma_state 00000001
dma_src 00000125
dma_dst 00000251
dma_counter 00000007
dma_reg 000000c0

cycle 421
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000008
alu1 00000000
aluout 00000001
cycle_counter 000001a5
ctl_state 00000001
dma_state 00000001
dma_src 00000125
dma_dst 00000251
dma_counter 00000007
dma_reg 000000c0

cycle 422
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000008
alu1 00000000
aluout 00000001
cycle_counter 000001a6
ctl_state 00000002
dma_state 00000001
dma_src 00000125
dma_dst 00000251
dma_counter 00000007
dma_reg 000000c0

cycle 423
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000008
alu1 00000000
aluout 00000001
cycle_counter 000001a7
ctl_state 00000003
dma_state 00000002
dma_src 00000125
dma_dst 00000251
dma_counter 00000007
dma_reg 000000c0

cycle 424
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000008
alu1 00000000
aluout 00000001
cycle_counter 000001a8
ctl_state 00000004
dma_state 00000003
dma_src 00000125
dma_dst 00000251
dma_counter 00000007
dma_reg 000000c1

cycle 425
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001a9
ctl_state 00000005
dma_state 00000001
dma_src 00000126
dma_dst 00000252
dma_counter 00000006
dma_reg 000000c1

cycle 426
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001aa
ctl_state 00000006
dma_state 00000002
dma_src 00000126
dma_dst 00000252
dma_counter 00000006
dma_reg 000000c1

cycle 427
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001ab
ctl_state 00000001
dma_state 00000003
dma_src 00000126
dma_dst 00000252
dma_counter 00000006
dma_reg 000000c2

cycle 428
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001ac
ctl_state 00000002
dma_state 00000003
dma_src 00000126
dma_dst 00000252
dma_counter 00000006
dma_reg 000000c2

cycle 429
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001ad
ctl_state 00000003
dma_state 00000001
dma_src 00000127
dma_dst 00000253
dma_counter 00000005
dma_reg 000000c2

cycle 430
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001ae
ctl_state 00000004
dma_state 00000002
dma_src 00000127
dma_dst 00000253
dma_counter 00000005
dma_reg 000000c2

cycle 431
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000001af
ctl_state 00000005
dma_state 00000003
dma_src 00000127
dma_dst 00000253
dma_counter 00000005
dma_reg 000000c3

cycle 432
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000001b0
ctl_state 00000006
dma_state 00000001
dma_src 00000128
dma_dst 00000254
dma_counter 00000004
dma_reg 000000c3

cycle 433
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000001b1
ctl_state 00000001
dma_state 00000001
dma_src 00000128
dma_dst 00000254
dma_counter 00000004
dma_reg 000000c3

cycle 434
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000001b2
ctl_state 00000002
dma_state 00000001
dma_src 00000128
dma_dst 00000254
dma_counter 00000004
dma_reg 000000c3

cycle 435
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000001b3
ctl_state 00000003
dma_state 00000002
dma_src 00000128
dma_dst 00000254
dma_counter 00000004
dma_reg 000000c3

cycle 436
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000001b4
ctl_state 00000004
dma_state 00000003
dma_src 00000128
dma_dst 00000254
dma_counter 00000004
dma_reg 000000c4

cycle 437
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001b5
ctl_state 00000005
dma_state 00000001
dma_src 00000129
dma_dst 00000255
dma_counter 00000003
dma_reg 000000c4

cycle 438
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001b6
ctl_state 00000006
dma_state 00000002
dma_src 00000129
dma_dst 00000255
dma_counter 00000003
dma_reg 000000c4

cycle 439
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001b7
ctl_state 00000001
dma_state 00000003
dma_src 00000129
dma_dst 00000255
dma_counter 00000003
dma_reg 000000c5

cycle 440
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001b8
ctl_state 00000002
dma_state 00000003
dma_src 00000129
dma_dst 00000255
dma_counter 00000003
dma_reg 000000c5

cycle 441
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001b9
ctl_state 00000003
dma_state 00000001
dma_src 0000012a
dma_dst 00000256
dma_counter 00000002
dma_reg 000000c5

cycle 442
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001ba
ctl_state 00000004
dma_state 00000002
dma_src 0000012a
dma_dst 00000256
dma_counter 00000002
dma_reg 000000c5

cycle 443
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000002
alu1 00000000
aluout 00000001
cycle_counter 000001bb
ctl_state 00000005
dma_state 00000003
dma_src 0000012a
dma_dst 00000256
dma_counter 00000002
dma_reg 000000c6

cycle 444
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000002
alu1 00000000
aluout 00000001
cycle_counter 000001bc
ctl_state 00000006
dma_state 00000001
dma_src 0000012b
dma_dst 00000257
dma_counter 00000001
dma_reg 000000c6

cycle 445
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000002
alu1 00000000
aluout 00000001
cycle_counter 000001bd
ctl_state 00000001
dma_state 00000001
dma_src 0000012b
dma_dst 00000257
dma_counter 00000001
dma_reg 000000c6

cycle 446
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000002
alu1 00000000
aluout 00000001
cycle_counter 000001be
ctl_state 00000002
dma_state 00000001
dma_src 0000012b
dma_dst 00000257
dma_counter 00000001
dma_reg 000000c6

cycle 447
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000002
alu1 00000000
aluout 00000001
cycle_counter 000001bf
ctl_state 00000003
dma_state 00000002
dma_src 0000012b
dma_dst 00000257
dma_counter 00000001
dma_reg 000000c6

cycle 448
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000002
alu1 00000000
aluout 00000001
cycle_counter 000001c0
ctl_state 00000004
dma_state 00000003
dma_src 0000012b
dma_dst 00000257
dma_counter 00000001
dma_reg 000000c7

cycle 449
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001c1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 450
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001c2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 451
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001c3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 452
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001c4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 453
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001c5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 454
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001c6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 455
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000001c7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 456
r2 00000001
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000e
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001c8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 457
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001c9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 458
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 3e800000
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001ca
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 459
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 0000001f
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001cb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 460
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001cc
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 461
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001cd
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 462
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 0000000f
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001ce
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 463
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 00000010
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001cf
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 464
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 00000010
inst 2610000e
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001d0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 465
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 00000010
inst 008800c8
opcode 00000013
dst 00000000
src0 00000002
src1 00000000
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001d1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 466
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 00000010
inst 008800c8
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 000000c8
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001d2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 467
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 00000010
inst 008800c8
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 000000c8
alu0 000000c8
alu1 00000000
aluout 00000000
cycle_counter 000001d3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 468
r2 00000000
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 00000010
inst 008800c8
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 000000c8
alu0 000000c8
alu1 00000000
aluout 000000c8
cycle_counter 000001d4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 469
r2 000000c8
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 00000011
inst 008800c8
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 000000c8
alu0 000000c8
alu1 00000000
aluout 000000c8
cycle_counter 000001d5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 470
r2 000000c8
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 00000011
inst 008800c8
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 000000c8
alu0 000000c8
alu1 00000000
aluout 000000c8
cycle_counter 000001d6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 471
r2 000000c8
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 00000011
inst 00c801f4
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 000000c8
alu0 000000c8
alu1 00000000
aluout 000000c8
cycle_counter 000001d7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 472
r2 000000c8
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 00000011
inst 00c801f4
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 000001f4
alu0 000000c8
alu1 00000000
aluout 000000c8
cycle_counter 000001d8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 473
r2 000000c8
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 00000011
inst 00c801f4
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 000001f4
alu0 000001f4
alu1 00000000
aluout 000000c8
cycle_counter 000001d9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 474
r2 000000c8
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 00000011
inst 00c801f4
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 000001f4
alu0 000001f4
alu1 00000000
aluout 000001f4
cycle_counter 000001da
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 475
r2 000000c8
r3 000001f4
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 00000012
inst 00c801f4
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 000001f4
alu0 000001f4
alu1 00000000
aluout 000001f4
cycle_counter 000001db
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 476
r2 000000c8
r3 000001f4
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 00000012
inst 00c801f4
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 000001f4
alu0 000001f4
alu1 00000000
aluout 000001f4
cycle_counter 000001dc
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 477
r2 000000c8
r3 000001f4
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 00000012
inst 01080258
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 000001f4
alu0 000001f4
alu1 00000000
aluout 000001f4
cycle_counter 000001dd
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 478
r2 000000c8
r3 000001f4
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 00000012
inst 01080258
opcode 00000000
dst 00000004
src0 00000001
src1 00000000
immediate 00000258
alu0 000001f4
alu1 00000000
aluout 000001f4
cycle_counter 000001de
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 479
r2 000000c8
r3 000001f4
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 00000012
inst 01080258
opcode 00000000
dst 00000004
src0 00000001
src1 00000000
immediate 00000258
alu0 00000258
alu1 00000000
aluout 000001f4
cycle_counter 000001df
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 480
r2 000000c8
r3 000001f4
r4 00000008
r5 00000015
r6 0000001c
r7 0000000f
pc 00000012
inst 01080258
opcode 00000000
dst 00000004
src0 00000001
src1 00000000
immediate 00000258
alu0 00000258
alu1 00000000
aluout 00000258
cycle_counter 000001e0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 481
r2 000000c8
r3 000001f4
r4 00000258
r5 00000015
r6 0000001c
r7 0000000f
pc 00000013
inst 01080258
opcode 00000000
dst 00000004
src0 00000001
src1 00000000
immediate 00000258
alu0 00000258
alu1 00000000
aluout 00000258
cycle_counter 000001e1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 482
r2 000000c8
r3 000001f4
r4 00000258
r5 00000015
r6 0000001c
r7 0000000f
pc 00000013
inst 01080258
opcode 00000000
dst 00000004
src0 00000001
src1 00000000
immediate 00000258
alu0 00000258
alu1 00000000
aluout 00000258
cycle_counter 000001e2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 483
r2 000000c8
r3 000001f4
r4 00000258
r5 00000015
r6 0000001c
r7 0000000f
pc 00000013
inst 241c001b
opcode 00000000
dst 00000004
src0 00000001
src1 00000000
immediate 00000258
alu0 00000258
alu1 00000000
aluout 00000258
cycle_counter 000001e3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 484
r2 000000c8
r3 000001f4
r4 00000258
r5 00000015
r6 0000001c
r7 0000000f
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000258
alu1 00000000
aluout 00000258
cycle_counter 000001e4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 485
r2 000000c8
r3 000001f4
r4 00000258
r5 00000015
r6 0000001c
r7 0000000f
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f4
alu1 00000258
aluout 00000258
cycle_counter 000001e5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 486
r2 000000c8
r3 000001f4
r4 00000258
r5 00000015
r6 0000001c
r7 0000000f
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f4
alu1 00000258
aluout 00000000
cycle_counter 000001e6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 487
r2 000000c8
r3 000001f4
r4 00000258
r5 00000015
r6 0000001c
r7 0000000f
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f4
alu1 00000258
aluout 00000000
cycle_counter 000001e7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 488
r2 000000c8
r3 000001f4
r4 00000258
r5 00000015
r6 0000001c
r7 0000000f
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f4
alu1 00000258
aluout 00000000
cycle_counter 000001e8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 489
r2 000000c8
r3 000001f4
r4 00000258
r5 00000015
r6 0000001c
r7 0000000f
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f4
alu1 00000258
aluout 00000000
cycle_counter 000001e9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 490
r2 000000c8
r3 000001f4
r4 00000258
r5 00000015
r6 0000001c
r7 0000000f
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 000001f4
alu1 00000258
aluout 00000000
cycle_counter 000001ea
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 491
r2 000000c8
r3 000001f4
r4 00000258
r5 00000015
r6 0000001c
r7 0000000f
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000c8
aluout 00000000
cycle_counter 000001eb
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 492
r2 000000c8
r3 000001f4
r4 00000258
r5 00000015
r6 0000001c
r7 0000000f
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000c8
aluout 00000000
cycle_counter 000001ec
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 493
r2 000000c8
r3 000001f4
r4 00000258
r5 00000064
r6 0000001c
r7 0000000f
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000c8
aluout 00000000
cycle_counter 000001ed
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 494
r2 000000c8
r3 000001f4
r4 00000258
r5 00000064
r6 0000001c
r7 0000000f
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000c8
aluout 00000000
cycle_counter 000001ee
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 495
r2 000000c8
r3 000001f4
r4 00000258
r5 00000064
r6 0000001c
r7 0000000f
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000c8
aluout 00000000
cycle_counter 000001ef
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 496
r2 000000c8
r3 000001f4
r4 00000258
r5 00000064
r6 0000001c
r7 0000000f
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000c8
aluout 00000000
cycle_counter 000001f0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 497
r2 000000c8
r3 000001f4
r4 00000258
r5 00000064
r6 0000001c
r7 0000000f
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f4
aluout 00000000
cycle_counter 000001f1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 498
r2 000000c8
r3 000001f4
r4 00000258
r5 00000064
r6 0000001c
r7 0000000f
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f4
aluout 00000000
cycle_counter 000001f2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 499
r2 000000c8
r3 000001f4
r4 00000258
r5 00000064
r6 00000064
r7 0000000f
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f4
aluout 00000000
cycle_counter 000001f3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 500
r2 000000c8
r3 000001f4
r4 00000258
r5 00000064
r6 00000064
r7 0000000f
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f4
aluout 00000000
cycle_counter 000001f4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 501
r2 000000c8
r3 000001f4
r4 00000258
r5 00000064
r6 00000064
r7 0000000f
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f4
aluout 00000000
cycle_counter 000001f5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 502
r2 000000c8
r3 000001f4
r4 00000258
r5 00000064
r6 00000064
r7 0000000f
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 000001f4
aluout 00000000
cycle_counter 000001f6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 503
r2 000000c8
r3 000001f4
r4 00000258
r5 00000064
r6 00000064
r7 0000000f
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000c8
alu1 00000001
aluout 00000000
cycle_counter 000001f7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 504
r2 000000c8
r3 000001f4
r4 00000258
r5 00000064
r6 00000064
r7 0000000f
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000c8
alu1 00000001
aluout 000000c9
cycle_counter 000001f8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 505
r2 000000c9
r3 000001f4
r4 00000258
r5 00000064
r6 00000064
r7 0000000f
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000c8
alu1 00000001
aluout 000000c9
cycle_counter 000001f9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 506
r2 000000c9
r3 000001f4
r4 00000258
r5 00000064
r6 00000064
r7 0000000f
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000c8
alu1 00000001
aluout 000000c9
cycle_counter 000001fa
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 507
r2 000000c9
r3 000001f4
r4 00000258
r5 00000064
r6 00000064
r7 0000000f
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000c8
alu1 00000001
aluout 000000c9
cycle_counter 000001fb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 508
r2 000000c9
r3 000001f4
r4 00000258
r5 00000064
r6 00000064
r7 0000000f
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000c8
alu1 00000001
aluout 000000c9
cycle_counter 000001fc
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 509
r2 000000c9
r3 000001f4
r4 00000258
r5 00000064
r6 00000064
r7 0000000f
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f4
alu1 00000001
aluout 000000c9
cycle_counter 000001fd
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 510
r2 000000c9
r3 000001f4
r4 00000258
r5 00000064
r6 00000064
r7 0000000f
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f4
alu1 00000001
aluout 000001f5
cycle_counter 000001fe
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 511
r2 000000c9
r3 000001f5
r4 00000258
r5 00000064
r6 00000064
r7 0000000f
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f4
alu1 00000001
aluout 000001f5
cycle_counter 000001ff
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 512
r2 000000c9
r3 000001f5
r4 00000258
r5 00000064
r6 00000064
r7 0000000f
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f4
alu1 00000001
aluout 000001f5
cycle_counter 00000200
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 513
r2 000000c9
r3 000001f5
r4 00000258
r5 00000064
r6 00000064
r7 0000000f
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f4
alu1 00000001
aluout 000001f5
cycle_counter 00000201
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 514
r2 000000c9
r3 000001f5
r4 00000258
r5 00000064
r6 00000064
r7 0000000f
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000001f4
alu1 00000001
aluout 000001f5
cycle_counter 00000202
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 515
r2 000000c9
r3 000001f5
r4 00000258
r5 00000064
r6 00000064
r7 0000000f
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000064
alu1 00000064
aluout 000001f5
cycle_counter 00000203
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 516
r2 000000c9
r3 000001f5
r4 00000258
r5 00000064
r6 00000064
r7 0000000f
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000064
alu1 00000064
aluout 00000001
cycle_counter 00000204
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 517
r2 000000c9
r3 000001f5
r4 00000258
r5 00000064
r6 00000064
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000064
alu1 00000064
aluout 00000001
cycle_counter 00000205
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 518
r2 000000c9
r3 000001f5
r4 00000258
r5 00000064
r6 00000064
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000064
alu1 00000064
aluout 00000001
cycle_counter 00000206
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 519
r2 000000c9
r3 000001f5
r4 00000258
r5 00000064
r6 00000064
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000064
alu1 00000064
aluout 00000001
cycle_counter 00000207
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 520
r2 000000c9
r3 000001f5
r4 00000258
r5 00000064
r6 00000064
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000064
alu1 00000064
aluout 00000001
cycle_counter 00000208
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 521
r2 000000c9
r3 000001f5
r4 00000258
r5 00000064
r6 00000064
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f5
alu1 00000258
aluout 00000001
cycle_counter 00000209
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 522
r2 000000c9
r3 000001f5
r4 00000258
r5 00000064
r6 00000064
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f5
alu1 00000258
aluout 00000000
cycle_counter 0000020a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 523
r2 000000c9
r3 000001f5
r4 00000258
r5 00000064
r6 00000064
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f5
alu1 00000258
aluout 00000000
cycle_counter 0000020b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 524
r2 000000c9
r3 000001f5
r4 00000258
r5 00000064
r6 00000064
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f5
alu1 00000258
aluout 00000000
cycle_counter 0000020c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 525
r2 000000c9
r3 000001f5
r4 00000258
r5 00000064
r6 00000064
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f5
alu1 00000258
aluout 00000000
cycle_counter 0000020d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 526
r2 000000c9
r3 000001f5
r4 00000258
r5 00000064
r6 00000064
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 000001f5
alu1 00000258
aluout 00000000
cycle_counter 0000020e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 527
r2 000000c9
r3 000001f5
r4 00000258
r5 00000064
r6 00000064
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000c9
aluout 00000000
cycle_counter 0000020f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 528
r2 000000c9
r3 000001f5
r4 00000258
r5 00000064
r6 00000064
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000c9
aluout 00000000
cycle_counter 00000210
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 529
r2 000000c9
r3 000001f5
r4 00000258
r5 00000065
r6 00000064
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000c9
aluout 00000000
cycle_counter 00000211
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 530
r2 000000c9
r3 000001f5
r4 00000258
r5 00000065
r6 00000064
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000c9
aluout 00000000
cycle_counter 00000212
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 531
r2 000000c9
r3 000001f5
r4 00000258
r5 00000065
r6 00000064
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000c9
aluout 00000000
cycle_counter 00000213
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 532
r2 000000c9
r3 000001f5
r4 00000258
r5 00000065
r6 00000064
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000c9
aluout 00000000
cycle_counter 00000214
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 533
r2 000000c9
r3 000001f5
r4 00000258
r5 00000065
r6 00000064
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f5
aluout 00000000
cycle_counter 00000215
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 534
r2 000000c9
r3 000001f5
r4 00000258
r5 00000065
r6 00000064
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f5
aluout 00000000
cycle_counter 00000216
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 535
r2 000000c9
r3 000001f5
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f5
aluout 00000000
cycle_counter 00000217
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 536
r2 000000c9
r3 000001f5
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f5
aluout 00000000
cycle_counter 00000218
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 537
r2 000000c9
r3 000001f5
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f5
aluout 00000000
cycle_counter 00000219
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 538
r2 000000c9
r3 000001f5
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 000001f5
aluout 00000000
cycle_counter 0000021a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 539
r2 000000c9
r3 000001f5
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000c9
alu1 00000001
aluout 00000000
cycle_counter 0000021b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 540
r2 000000c9
r3 000001f5
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000c9
alu1 00000001
aluout 000000ca
cycle_counter 0000021c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 541
r2 000000ca
r3 000001f5
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000c9
alu1 00000001
aluout 000000ca
cycle_counter 0000021d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 542
r2 000000ca
r3 000001f5
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000c9
alu1 00000001
aluout 000000ca
cycle_counter 0000021e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 543
r2 000000ca
r3 000001f5
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000c9
alu1 00000001
aluout 000000ca
cycle_counter 0000021f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 544
r2 000000ca
r3 000001f5
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000c9
alu1 00000001
aluout 000000ca
cycle_counter 00000220
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 545
r2 000000ca
r3 000001f5
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f5
alu1 00000001
aluout 000000ca
cycle_counter 00000221
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 546
r2 000000ca
r3 000001f5
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f5
alu1 00000001
aluout 000001f6
cycle_counter 00000222
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 547
r2 000000ca
r3 000001f6
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f5
alu1 00000001
aluout 000001f6
cycle_counter 00000223
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 548
r2 000000ca
r3 000001f6
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f5
alu1 00000001
aluout 000001f6
cycle_counter 00000224
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 549
r2 000000ca
r3 000001f6
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f5
alu1 00000001
aluout 000001f6
cycle_counter 00000225
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 550
r2 000000ca
r3 000001f6
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000001f5
alu1 00000001
aluout 000001f6
cycle_counter 00000226
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 551
r2 000000ca
r3 000001f6
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000065
alu1 00000065
aluout 000001f6
cycle_counter 00000227
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 552
r2 000000ca
r3 000001f6
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000065
alu1 00000065
aluout 00000001
cycle_counter 00000228
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 553
r2 000000ca
r3 000001f6
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000065
alu1 00000065
aluout 00000001
cycle_counter 00000229
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 554
r2 000000ca
r3 000001f6
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000065
alu1 00000065
aluout 00000001
cycle_counter 0000022a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 555
r2 000000ca
r3 000001f6
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000065
alu1 00000065
aluout 00000001
cycle_counter 0000022b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 556
r2 000000ca
r3 000001f6
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000065
alu1 00000065
aluout 00000001
cycle_counter 0000022c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 557
r2 000000ca
r3 000001f6
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f6
alu1 00000258
aluout 00000001
cycle_counter 0000022d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 558
r2 000000ca
r3 000001f6
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f6
alu1 00000258
aluout 00000000
cycle_counter 0000022e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 559
r2 000000ca
r3 000001f6
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f6
alu1 00000258
aluout 00000000
cycle_counter 0000022f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 560
r2 000000ca
r3 000001f6
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f6
alu1 00000258
aluout 00000000
cycle_counter 00000230
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 561
r2 000000ca
r3 000001f6
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f6
alu1 00000258
aluout 00000000
cycle_counter 00000231
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 562
r2 000000ca
r3 000001f6
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 000001f6
alu1 00000258
aluout 00000000
cycle_counter 00000232
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 563
r2 000000ca
r3 000001f6
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ca
aluout 00000000
cycle_counter 00000233
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 564
r2 000000ca
r3 000001f6
r4 00000258
r5 00000065
r6 00000065
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ca
aluout 00000000
cycle_counter 00000234
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 565
r2 000000ca
r3 000001f6
r4 00000258
r5 00000066
r6 00000065
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ca
aluout 00000000
cycle_counter 00000235
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 566
r2 000000ca
r3 000001f6
r4 00000258
r5 00000066
r6 00000065
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ca
aluout 00000000
cycle_counter 00000236
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 567
r2 000000ca
r3 000001f6
r4 00000258
r5 00000066
r6 00000065
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ca
aluout 00000000
cycle_counter 00000237
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 568
r2 000000ca
r3 000001f6
r4 00000258
r5 00000066
r6 00000065
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000ca
aluout 00000000
cycle_counter 00000238
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 569
r2 000000ca
r3 000001f6
r4 00000258
r5 00000066
r6 00000065
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f6
aluout 00000000
cycle_counter 00000239
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 570
r2 000000ca
r3 000001f6
r4 00000258
r5 00000066
r6 00000065
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f6
aluout 00000000
cycle_counter 0000023a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 571
r2 000000ca
r3 000001f6
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f6
aluout 00000000
cycle_counter 0000023b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 572
r2 000000ca
r3 000001f6
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f6
aluout 00000000
cycle_counter 0000023c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 573
r2 000000ca
r3 000001f6
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f6
aluout 00000000
cycle_counter 0000023d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 574
r2 000000ca
r3 000001f6
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 000001f6
aluout 00000000
cycle_counter 0000023e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 575
r2 000000ca
r3 000001f6
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ca
alu1 00000001
aluout 00000000
cycle_counter 0000023f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 576
r2 000000ca
r3 000001f6
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ca
alu1 00000001
aluout 000000cb
cycle_counter 00000240
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 577
r2 000000cb
r3 000001f6
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ca
alu1 00000001
aluout 000000cb
cycle_counter 00000241
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 578
r2 000000cb
r3 000001f6
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ca
alu1 00000001
aluout 000000cb
cycle_counter 00000242
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 579
r2 000000cb
r3 000001f6
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ca
alu1 00000001
aluout 000000cb
cycle_counter 00000243
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 580
r2 000000cb
r3 000001f6
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000ca
alu1 00000001
aluout 000000cb
cycle_counter 00000244
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 581
r2 000000cb
r3 000001f6
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f6
alu1 00000001
aluout 000000cb
cycle_counter 00000245
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 582
r2 000000cb
r3 000001f6
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f6
alu1 00000001
aluout 000001f7
cycle_counter 00000246
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 583
r2 000000cb
r3 000001f7
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f6
alu1 00000001
aluout 000001f7
cycle_counter 00000247
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 584
r2 000000cb
r3 000001f7
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f6
alu1 00000001
aluout 000001f7
cycle_counter 00000248
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 585
r2 000000cb
r3 000001f7
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f6
alu1 00000001
aluout 000001f7
cycle_counter 00000249
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 586
r2 000000cb
r3 000001f7
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000001f6
alu1 00000001
aluout 000001f7
cycle_counter 0000024a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 587
r2 000000cb
r3 000001f7
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000066
alu1 00000066
aluout 000001f7
cycle_counter 0000024b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 588
r2 000000cb
r3 000001f7
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000066
alu1 00000066
aluout 00000001
cycle_counter 0000024c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 589
r2 000000cb
r3 000001f7
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000066
alu1 00000066
aluout 00000001
cycle_counter 0000024d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 590
r2 000000cb
r3 000001f7
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000066
alu1 00000066
aluout 00000001
cycle_counter 0000024e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 591
r2 000000cb
r3 000001f7
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000066
alu1 00000066
aluout 00000001
cycle_counter 0000024f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 592
r2 000000cb
r3 000001f7
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000066
alu1 00000066
aluout 00000001
cycle_counter 00000250
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 593
r2 000000cb
r3 000001f7
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f7
alu1 00000258
aluout 00000001
cycle_counter 00000251
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 594
r2 000000cb
r3 000001f7
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f7
alu1 00000258
aluout 00000000
cycle_counter 00000252
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 595
r2 000000cb
r3 000001f7
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f7
alu1 00000258
aluout 00000000
cycle_counter 00000253
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 596
r2 000000cb
r3 000001f7
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f7
alu1 00000258
aluout 00000000
cycle_counter 00000254
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 597
r2 000000cb
r3 000001f7
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f7
alu1 00000258
aluout 00000000
cycle_counter 00000255
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 598
r2 000000cb
r3 000001f7
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 000001f7
alu1 00000258
aluout 00000000
cycle_counter 00000256
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 599
r2 000000cb
r3 000001f7
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000cb
aluout 00000000
cycle_counter 00000257
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 600
r2 000000cb
r3 000001f7
r4 00000258
r5 00000066
r6 00000066
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000cb
aluout 00000000
cycle_counter 00000258
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 601
r2 000000cb
r3 000001f7
r4 00000258
r5 00000067
r6 00000066
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000cb
aluout 00000000
cycle_counter 00000259
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 602
r2 000000cb
r3 000001f7
r4 00000258
r5 00000067
r6 00000066
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000cb
aluout 00000000
cycle_counter 0000025a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 603
r2 000000cb
r3 000001f7
r4 00000258
r5 00000067
r6 00000066
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000cb
aluout 00000000
cycle_counter 0000025b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 604
r2 000000cb
r3 000001f7
r4 00000258
r5 00000067
r6 00000066
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000cb
aluout 00000000
cycle_counter 0000025c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 605
r2 000000cb
r3 000001f7
r4 00000258
r5 00000067
r6 00000066
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f7
aluout 00000000
cycle_counter 0000025d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 606
r2 000000cb
r3 000001f7
r4 00000258
r5 00000067
r6 00000066
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f7
aluout 00000000
cycle_counter 0000025e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 607
r2 000000cb
r3 000001f7
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f7
aluout 00000000
cycle_counter 0000025f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 608
r2 000000cb
r3 000001f7
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f7
aluout 00000000
cycle_counter 00000260
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 609
r2 000000cb
r3 000001f7
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f7
aluout 00000000
cycle_counter 00000261
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 610
r2 000000cb
r3 000001f7
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 000001f7
aluout 00000000
cycle_counter 00000262
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 611
r2 000000cb
r3 000001f7
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000cb
alu1 00000001
aluout 00000000
cycle_counter 00000263
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 612
r2 000000cb
r3 000001f7
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000cb
alu1 00000001
aluout 000000cc
cycle_counter 00000264
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 613
r2 000000cc
r3 000001f7
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000cb
alu1 00000001
aluout 000000cc
cycle_counter 00000265
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 614
r2 000000cc
r3 000001f7
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000cb
alu1 00000001
aluout 000000cc
cycle_counter 00000266
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 615
r2 000000cc
r3 000001f7
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000cb
alu1 00000001
aluout 000000cc
cycle_counter 00000267
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 616
r2 000000cc
r3 000001f7
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000cb
alu1 00000001
aluout 000000cc
cycle_counter 00000268
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 617
r2 000000cc
r3 000001f7
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f7
alu1 00000001
aluout 000000cc
cycle_counter 00000269
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 618
r2 000000cc
r3 000001f7
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f7
alu1 00000001
aluout 000001f8
cycle_counter 0000026a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 619
r2 000000cc
r3 000001f8
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f7
alu1 00000001
aluout 000001f8
cycle_counter 0000026b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 620
r2 000000cc
r3 000001f8
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f7
alu1 00000001
aluout 000001f8
cycle_counter 0000026c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 621
r2 000000cc
r3 000001f8
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f7
alu1 00000001
aluout 000001f8
cycle_counter 0000026d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 622
r2 000000cc
r3 000001f8
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000001f7
alu1 00000001
aluout 000001f8
cycle_counter 0000026e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 623
r2 000000cc
r3 000001f8
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000067
alu1 00000067
aluout 000001f8
cycle_counter 0000026f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 624
r2 000000cc
r3 000001f8
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000067
alu1 00000067
aluout 00000001
cycle_counter 00000270
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 625
r2 000000cc
r3 000001f8
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000067
alu1 00000067
aluout 00000001
cycle_counter 00000271
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 626
r2 000000cc
r3 000001f8
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000067
alu1 00000067
aluout 00000001
cycle_counter 00000272
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 627
r2 000000cc
r3 000001f8
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000067
alu1 00000067
aluout 00000001
cycle_counter 00000273
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 628
r2 000000cc
r3 000001f8
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000067
alu1 00000067
aluout 00000001
cycle_counter 00000274
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 629
r2 000000cc
r3 000001f8
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f8
alu1 00000258
aluout 00000001
cycle_counter 00000275
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 630
r2 000000cc
r3 000001f8
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f8
alu1 00000258
aluout 00000000
cycle_counter 00000276
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 631
r2 000000cc
r3 000001f8
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f8
alu1 00000258
aluout 00000000
cycle_counter 00000277
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 632
r2 000000cc
r3 000001f8
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f8
alu1 00000258
aluout 00000000
cycle_counter 00000278
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 633
r2 000000cc
r3 000001f8
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f8
alu1 00000258
aluout 00000000
cycle_counter 00000279
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 634
r2 000000cc
r3 000001f8
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 000001f8
alu1 00000258
aluout 00000000
cycle_counter 0000027a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 635
r2 000000cc
r3 000001f8
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000cc
aluout 00000000
cycle_counter 0000027b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 636
r2 000000cc
r3 000001f8
r4 00000258
r5 00000067
r6 00000067
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000cc
aluout 00000000
cycle_counter 0000027c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 637
r2 000000cc
r3 000001f8
r4 00000258
r5 00000068
r6 00000067
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000cc
aluout 00000000
cycle_counter 0000027d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 638
r2 000000cc
r3 000001f8
r4 00000258
r5 00000068
r6 00000067
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000cc
aluout 00000000
cycle_counter 0000027e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 639
r2 000000cc
r3 000001f8
r4 00000258
r5 00000068
r6 00000067
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000cc
aluout 00000000
cycle_counter 0000027f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 640
r2 000000cc
r3 000001f8
r4 00000258
r5 00000068
r6 00000067
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000cc
aluout 00000000
cycle_counter 00000280
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 641
r2 000000cc
r3 000001f8
r4 00000258
r5 00000068
r6 00000067
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f8
aluout 00000000
cycle_counter 00000281
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 642
r2 000000cc
r3 000001f8
r4 00000258
r5 00000068
r6 00000067
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f8
aluout 00000000
cycle_counter 00000282
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 643
r2 000000cc
r3 000001f8
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f8
aluout 00000000
cycle_counter 00000283
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 644
r2 000000cc
r3 000001f8
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f8
aluout 00000000
cycle_counter 00000284
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 645
r2 000000cc
r3 000001f8
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f8
aluout 00000000
cycle_counter 00000285
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 646
r2 000000cc
r3 000001f8
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 000001f8
aluout 00000000
cycle_counter 00000286
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 647
r2 000000cc
r3 000001f8
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000cc
alu1 00000001
aluout 00000000
cycle_counter 00000287
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 648
r2 000000cc
r3 000001f8
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000cc
alu1 00000001
aluout 000000cd
cycle_counter 00000288
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 649
r2 000000cd
r3 000001f8
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000cc
alu1 00000001
aluout 000000cd
cycle_counter 00000289
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 650
r2 000000cd
r3 000001f8
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000cc
alu1 00000001
aluout 000000cd
cycle_counter 0000028a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 651
r2 000000cd
r3 000001f8
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000cc
alu1 00000001
aluout 000000cd
cycle_counter 0000028b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 652
r2 000000cd
r3 000001f8
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000cc
alu1 00000001
aluout 000000cd
cycle_counter 0000028c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 653
r2 000000cd
r3 000001f8
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f8
alu1 00000001
aluout 000000cd
cycle_counter 0000028d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 654
r2 000000cd
r3 000001f8
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f8
alu1 00000001
aluout 000001f9
cycle_counter 0000028e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 655
r2 000000cd
r3 000001f9
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f8
alu1 00000001
aluout 000001f9
cycle_counter 0000028f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 656
r2 000000cd
r3 000001f9
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f8
alu1 00000001
aluout 000001f9
cycle_counter 00000290
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 657
r2 000000cd
r3 000001f9
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f8
alu1 00000001
aluout 000001f9
cycle_counter 00000291
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 658
r2 000000cd
r3 000001f9
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000001f8
alu1 00000001
aluout 000001f9
cycle_counter 00000292
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 659
r2 000000cd
r3 000001f9
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000068
alu1 00000068
aluout 000001f9
cycle_counter 00000293
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 660
r2 000000cd
r3 000001f9
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000068
alu1 00000068
aluout 00000001
cycle_counter 00000294
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 661
r2 000000cd
r3 000001f9
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000068
alu1 00000068
aluout 00000001
cycle_counter 00000295
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 662
r2 000000cd
r3 000001f9
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000068
alu1 00000068
aluout 00000001
cycle_counter 00000296
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 663
r2 000000cd
r3 000001f9
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000068
alu1 00000068
aluout 00000001
cycle_counter 00000297
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 664
r2 000000cd
r3 000001f9
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000068
alu1 00000068
aluout 00000001
cycle_counter 00000298
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 665
r2 000000cd
r3 000001f9
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f9
alu1 00000258
aluout 00000001
cycle_counter 00000299
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 666
r2 000000cd
r3 000001f9
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f9
alu1 00000258
aluout 00000000
cycle_counter 0000029a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 667
r2 000000cd
r3 000001f9
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f9
alu1 00000258
aluout 00000000
cycle_counter 0000029b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 668
r2 000000cd
r3 000001f9
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f9
alu1 00000258
aluout 00000000
cycle_counter 0000029c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 669
r2 000000cd
r3 000001f9
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001f9
alu1 00000258
aluout 00000000
cycle_counter 0000029d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 670
r2 000000cd
r3 000001f9
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 000001f9
alu1 00000258
aluout 00000000
cycle_counter 0000029e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 671
r2 000000cd
r3 000001f9
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000cd
aluout 00000000
cycle_counter 0000029f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 672
r2 000000cd
r3 000001f9
r4 00000258
r5 00000068
r6 00000068
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000cd
aluout 00000000
cycle_counter 000002a0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 673
r2 000000cd
r3 000001f9
r4 00000258
r5 00000069
r6 00000068
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000cd
aluout 00000000
cycle_counter 000002a1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 674
r2 000000cd
r3 000001f9
r4 00000258
r5 00000069
r6 00000068
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000cd
aluout 00000000
cycle_counter 000002a2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 675
r2 000000cd
r3 000001f9
r4 00000258
r5 00000069
r6 00000068
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000cd
aluout 00000000
cycle_counter 000002a3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 676
r2 000000cd
r3 000001f9
r4 00000258
r5 00000069
r6 00000068
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000cd
aluout 00000000
cycle_counter 000002a4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 677
r2 000000cd
r3 000001f9
r4 00000258
r5 00000069
r6 00000068
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f9
aluout 00000000
cycle_counter 000002a5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 678
r2 000000cd
r3 000001f9
r4 00000258
r5 00000069
r6 00000068
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f9
aluout 00000000
cycle_counter 000002a6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 679
r2 000000cd
r3 000001f9
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f9
aluout 00000000
cycle_counter 000002a7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 680
r2 000000cd
r3 000001f9
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f9
aluout 00000000
cycle_counter 000002a8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 681
r2 000000cd
r3 000001f9
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001f9
aluout 00000000
cycle_counter 000002a9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 682
r2 000000cd
r3 000001f9
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 000001f9
aluout 00000000
cycle_counter 000002aa
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 683
r2 000000cd
r3 000001f9
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000cd
alu1 00000001
aluout 00000000
cycle_counter 000002ab
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 684
r2 000000cd
r3 000001f9
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000cd
alu1 00000001
aluout 000000ce
cycle_counter 000002ac
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 685
r2 000000ce
r3 000001f9
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000cd
alu1 00000001
aluout 000000ce
cycle_counter 000002ad
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 686
r2 000000ce
r3 000001f9
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000cd
alu1 00000001
aluout 000000ce
cycle_counter 000002ae
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 687
r2 000000ce
r3 000001f9
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000cd
alu1 00000001
aluout 000000ce
cycle_counter 000002af
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 688
r2 000000ce
r3 000001f9
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000cd
alu1 00000001
aluout 000000ce
cycle_counter 000002b0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 689
r2 000000ce
r3 000001f9
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f9
alu1 00000001
aluout 000000ce
cycle_counter 000002b1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 690
r2 000000ce
r3 000001f9
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f9
alu1 00000001
aluout 000001fa
cycle_counter 000002b2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 691
r2 000000ce
r3 000001fa
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f9
alu1 00000001
aluout 000001fa
cycle_counter 000002b3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 692
r2 000000ce
r3 000001fa
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f9
alu1 00000001
aluout 000001fa
cycle_counter 000002b4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 693
r2 000000ce
r3 000001fa
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001f9
alu1 00000001
aluout 000001fa
cycle_counter 000002b5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 694
r2 000000ce
r3 000001fa
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000001f9
alu1 00000001
aluout 000001fa
cycle_counter 000002b6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 695
r2 000000ce
r3 000001fa
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000069
alu1 00000069
aluout 000001fa
cycle_counter 000002b7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 696
r2 000000ce
r3 000001fa
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000069
alu1 00000069
aluout 00000001
cycle_counter 000002b8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 697
r2 000000ce
r3 000001fa
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000069
alu1 00000069
aluout 00000001
cycle_counter 000002b9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 698
r2 000000ce
r3 000001fa
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000069
alu1 00000069
aluout 00000001
cycle_counter 000002ba
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 699
r2 000000ce
r3 000001fa
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000069
alu1 00000069
aluout 00000001
cycle_counter 000002bb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 700
r2 000000ce
r3 000001fa
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000069
alu1 00000069
aluout 00000001
cycle_counter 000002bc
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 701
r2 000000ce
r3 000001fa
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fa
alu1 00000258
aluout 00000001
cycle_counter 000002bd
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 702
r2 000000ce
r3 000001fa
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fa
alu1 00000258
aluout 00000000
cycle_counter 000002be
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 703
r2 000000ce
r3 000001fa
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fa
alu1 00000258
aluout 00000000
cycle_counter 000002bf
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 704
r2 000000ce
r3 000001fa
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fa
alu1 00000258
aluout 00000000
cycle_counter 000002c0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 705
r2 000000ce
r3 000001fa
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fa
alu1 00000258
aluout 00000000
cycle_counter 000002c1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 706
r2 000000ce
r3 000001fa
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 000001fa
alu1 00000258
aluout 00000000
cycle_counter 000002c2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 707
r2 000000ce
r3 000001fa
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ce
aluout 00000000
cycle_counter 000002c3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 708
r2 000000ce
r3 000001fa
r4 00000258
r5 00000069
r6 00000069
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ce
aluout 00000000
cycle_counter 000002c4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 709
r2 000000ce
r3 000001fa
r4 00000258
r5 0000006a
r6 00000069
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ce
aluout 00000000
cycle_counter 000002c5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 710
r2 000000ce
r3 000001fa
r4 00000258
r5 0000006a
r6 00000069
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ce
aluout 00000000
cycle_counter 000002c6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 711
r2 000000ce
r3 000001fa
r4 00000258
r5 0000006a
r6 00000069
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ce
aluout 00000000
cycle_counter 000002c7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 712
r2 000000ce
r3 000001fa
r4 00000258
r5 0000006a
r6 00000069
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000ce
aluout 00000000
cycle_counter 000002c8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 713
r2 000000ce
r3 000001fa
r4 00000258
r5 0000006a
r6 00000069
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fa
aluout 00000000
cycle_counter 000002c9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 714
r2 000000ce
r3 000001fa
r4 00000258
r5 0000006a
r6 00000069
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fa
aluout 00000000
cycle_counter 000002ca
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 715
r2 000000ce
r3 000001fa
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fa
aluout 00000000
cycle_counter 000002cb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 716
r2 000000ce
r3 000001fa
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fa
aluout 00000000
cycle_counter 000002cc
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 717
r2 000000ce
r3 000001fa
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fa
aluout 00000000
cycle_counter 000002cd
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 718
r2 000000ce
r3 000001fa
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 000001fa
aluout 00000000
cycle_counter 000002ce
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 719
r2 000000ce
r3 000001fa
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ce
alu1 00000001
aluout 00000000
cycle_counter 000002cf
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 720
r2 000000ce
r3 000001fa
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ce
alu1 00000001
aluout 000000cf
cycle_counter 000002d0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 721
r2 000000cf
r3 000001fa
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ce
alu1 00000001
aluout 000000cf
cycle_counter 000002d1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 722
r2 000000cf
r3 000001fa
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ce
alu1 00000001
aluout 000000cf
cycle_counter 000002d2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 723
r2 000000cf
r3 000001fa
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ce
alu1 00000001
aluout 000000cf
cycle_counter 000002d3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 724
r2 000000cf
r3 000001fa
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000ce
alu1 00000001
aluout 000000cf
cycle_counter 000002d4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 725
r2 000000cf
r3 000001fa
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fa
alu1 00000001
aluout 000000cf
cycle_counter 000002d5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 726
r2 000000cf
r3 000001fa
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fa
alu1 00000001
aluout 000001fb
cycle_counter 000002d6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 727
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fa
alu1 00000001
aluout 000001fb
cycle_counter 000002d7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 728
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fa
alu1 00000001
aluout 000001fb
cycle_counter 000002d8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 729
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fa
alu1 00000001
aluout 000001fb
cycle_counter 000002d9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 730
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000001fa
alu1 00000001
aluout 000001fb
cycle_counter 000002da
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 731
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006a
alu1 0000006a
aluout 000001fb
cycle_counter 000002db
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 732
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006a
alu1 0000006a
aluout 00000001
cycle_counter 000002dc
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 733
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006a
alu1 0000006a
aluout 00000001
cycle_counter 000002dd
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 734
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006a
alu1 0000006a
aluout 00000001
cycle_counter 000002de
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 735
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006a
alu1 0000006a
aluout 00000001
cycle_counter 000002df
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 736
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000006a
alu1 0000006a
aluout 00000001
cycle_counter 000002e0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 737
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fb
alu1 00000258
aluout 00000001
cycle_counter 000002e1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 738
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fb
alu1 00000258
aluout 00000000
cycle_counter 000002e2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 739
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fb
alu1 00000258
aluout 00000000
cycle_counter 000002e3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 740
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fb
alu1 00000258
aluout 00000000
cycle_counter 000002e4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 741
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fb
alu1 00000258
aluout 00000000
cycle_counter 000002e5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 742
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 000001fb
alu1 00000258
aluout 00000000
cycle_counter 000002e6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 743
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000cf
aluout 00000000
cycle_counter 000002e7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 744
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006a
r6 0000006a
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000cf
aluout 00000000
cycle_counter 000002e8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 745
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006b
r6 0000006a
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000cf
aluout 00000000
cycle_counter 000002e9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 746
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006b
r6 0000006a
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000cf
aluout 00000000
cycle_counter 000002ea
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 747
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006b
r6 0000006a
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000cf
aluout 00000000
cycle_counter 000002eb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 748
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006b
r6 0000006a
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000cf
aluout 00000000
cycle_counter 000002ec
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 749
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006b
r6 0000006a
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fb
aluout 00000000
cycle_counter 000002ed
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 750
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006b
r6 0000006a
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fb
aluout 00000000
cycle_counter 000002ee
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 751
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fb
aluout 00000000
cycle_counter 000002ef
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 752
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fb
aluout 00000000
cycle_counter 000002f0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 753
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fb
aluout 00000000
cycle_counter 000002f1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 754
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 000001fb
aluout 00000000
cycle_counter 000002f2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 755
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000cf
alu1 00000001
aluout 00000000
cycle_counter 000002f3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 756
r2 000000cf
r3 000001fb
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000cf
alu1 00000001
aluout 000000d0
cycle_counter 000002f4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 757
r2 000000d0
r3 000001fb
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000cf
alu1 00000001
aluout 000000d0
cycle_counter 000002f5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 758
r2 000000d0
r3 000001fb
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000cf
alu1 00000001
aluout 000000d0
cycle_counter 000002f6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 759
r2 000000d0
r3 000001fb
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000cf
alu1 00000001
aluout 000000d0
cycle_counter 000002f7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 760
r2 000000d0
r3 000001fb
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000cf
alu1 00000001
aluout 000000d0
cycle_counter 000002f8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 761
r2 000000d0
r3 000001fb
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fb
alu1 00000001
aluout 000000d0
cycle_counter 000002f9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 762
r2 000000d0
r3 000001fb
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fb
alu1 00000001
aluout 000001fc
cycle_counter 000002fa
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 763
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fb
alu1 00000001
aluout 000001fc
cycle_counter 000002fb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 764
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fb
alu1 00000001
aluout 000001fc
cycle_counter 000002fc
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 765
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fb
alu1 00000001
aluout 000001fc
cycle_counter 000002fd
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 766
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000001fb
alu1 00000001
aluout 000001fc
cycle_counter 000002fe
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 767
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006b
alu1 0000006b
aluout 000001fc
cycle_counter 000002ff
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 768
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006b
alu1 0000006b
aluout 00000001
cycle_counter 00000300
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 769
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006b
alu1 0000006b
aluout 00000001
cycle_counter 00000301
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 770
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006b
alu1 0000006b
aluout 00000001
cycle_counter 00000302
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 771
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006b
alu1 0000006b
aluout 00000001
cycle_counter 00000303
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 772
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000006b
alu1 0000006b
aluout 00000001
cycle_counter 00000304
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 773
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fc
alu1 00000258
aluout 00000001
cycle_counter 00000305
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 774
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fc
alu1 00000258
aluout 00000000
cycle_counter 00000306
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 775
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fc
alu1 00000258
aluout 00000000
cycle_counter 00000307
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 776
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fc
alu1 00000258
aluout 00000000
cycle_counter 00000308
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 777
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fc
alu1 00000258
aluout 00000000
cycle_counter 00000309
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 778
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 000001fc
alu1 00000258
aluout 00000000
cycle_counter 0000030a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 779
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d0
aluout 00000000
cycle_counter 0000030b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 780
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006b
r6 0000006b
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d0
aluout 00000000
cycle_counter 0000030c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 781
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006c
r6 0000006b
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d0
aluout 00000000
cycle_counter 0000030d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 782
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006c
r6 0000006b
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d0
aluout 00000000
cycle_counter 0000030e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 783
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006c
r6 0000006b
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d0
aluout 00000000
cycle_counter 0000030f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 784
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006c
r6 0000006b
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000d0
aluout 00000000
cycle_counter 00000310
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 785
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006c
r6 0000006b
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fc
aluout 00000000
cycle_counter 00000311
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 786
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006c
r6 0000006b
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fc
aluout 00000000
cycle_counter 00000312
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 787
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fc
aluout 00000000
cycle_counter 00000313
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 788
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fc
aluout 00000000
cycle_counter 00000314
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 789
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fc
aluout 00000000
cycle_counter 00000315
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 790
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 000001fc
aluout 00000000
cycle_counter 00000316
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 791
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d0
alu1 00000001
aluout 00000000
cycle_counter 00000317
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 792
r2 000000d0
r3 000001fc
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d0
alu1 00000001
aluout 000000d1
cycle_counter 00000318
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 793
r2 000000d1
r3 000001fc
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d0
alu1 00000001
aluout 000000d1
cycle_counter 00000319
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 794
r2 000000d1
r3 000001fc
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d0
alu1 00000001
aluout 000000d1
cycle_counter 0000031a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 795
r2 000000d1
r3 000001fc
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d0
alu1 00000001
aluout 000000d1
cycle_counter 0000031b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 796
r2 000000d1
r3 000001fc
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000d0
alu1 00000001
aluout 000000d1
cycle_counter 0000031c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 797
r2 000000d1
r3 000001fc
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fc
alu1 00000001
aluout 000000d1
cycle_counter 0000031d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 798
r2 000000d1
r3 000001fc
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fc
alu1 00000001
aluout 000001fd
cycle_counter 0000031e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 799
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fc
alu1 00000001
aluout 000001fd
cycle_counter 0000031f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 800
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fc
alu1 00000001
aluout 000001fd
cycle_counter 00000320
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 801
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fc
alu1 00000001
aluout 000001fd
cycle_counter 00000321
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 802
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000001fc
alu1 00000001
aluout 000001fd
cycle_counter 00000322
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 803
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006c
alu1 0000006c
aluout 000001fd
cycle_counter 00000323
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 804
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006c
alu1 0000006c
aluout 00000001
cycle_counter 00000324
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 805
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006c
alu1 0000006c
aluout 00000001
cycle_counter 00000325
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 806
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006c
alu1 0000006c
aluout 00000001
cycle_counter 00000326
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 807
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006c
alu1 0000006c
aluout 00000001
cycle_counter 00000327
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 808
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000006c
alu1 0000006c
aluout 00000001
cycle_counter 00000328
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 809
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fd
alu1 00000258
aluout 00000001
cycle_counter 00000329
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 810
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fd
alu1 00000258
aluout 00000000
cycle_counter 0000032a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 811
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fd
alu1 00000258
aluout 00000000
cycle_counter 0000032b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 812
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fd
alu1 00000258
aluout 00000000
cycle_counter 0000032c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 813
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fd
alu1 00000258
aluout 00000000
cycle_counter 0000032d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 814
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 000001fd
alu1 00000258
aluout 00000000
cycle_counter 0000032e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 815
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d1
aluout 00000000
cycle_counter 0000032f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 816
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006c
r6 0000006c
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d1
aluout 00000000
cycle_counter 00000330
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 817
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006d
r6 0000006c
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d1
aluout 00000000
cycle_counter 00000331
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 818
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006d
r6 0000006c
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d1
aluout 00000000
cycle_counter 00000332
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 819
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006d
r6 0000006c
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d1
aluout 00000000
cycle_counter 00000333
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 820
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006d
r6 0000006c
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000d1
aluout 00000000
cycle_counter 00000334
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 821
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006d
r6 0000006c
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fd
aluout 00000000
cycle_counter 00000335
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 822
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006d
r6 0000006c
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fd
aluout 00000000
cycle_counter 00000336
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 823
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fd
aluout 00000000
cycle_counter 00000337
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 824
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fd
aluout 00000000
cycle_counter 00000338
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 825
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fd
aluout 00000000
cycle_counter 00000339
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 826
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 000001fd
aluout 00000000
cycle_counter 0000033a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 827
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d1
alu1 00000001
aluout 00000000
cycle_counter 0000033b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 828
r2 000000d1
r3 000001fd
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d1
alu1 00000001
aluout 000000d2
cycle_counter 0000033c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 829
r2 000000d2
r3 000001fd
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d1
alu1 00000001
aluout 000000d2
cycle_counter 0000033d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 830
r2 000000d2
r3 000001fd
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d1
alu1 00000001
aluout 000000d2
cycle_counter 0000033e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 831
r2 000000d2
r3 000001fd
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d1
alu1 00000001
aluout 000000d2
cycle_counter 0000033f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 832
r2 000000d2
r3 000001fd
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000d1
alu1 00000001
aluout 000000d2
cycle_counter 00000340
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 833
r2 000000d2
r3 000001fd
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fd
alu1 00000001
aluout 000000d2
cycle_counter 00000341
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 834
r2 000000d2
r3 000001fd
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fd
alu1 00000001
aluout 000001fe
cycle_counter 00000342
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 835
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fd
alu1 00000001
aluout 000001fe
cycle_counter 00000343
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 836
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fd
alu1 00000001
aluout 000001fe
cycle_counter 00000344
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 837
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fd
alu1 00000001
aluout 000001fe
cycle_counter 00000345
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 838
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000001fd
alu1 00000001
aluout 000001fe
cycle_counter 00000346
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 839
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006d
alu1 0000006d
aluout 000001fe
cycle_counter 00000347
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 840
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006d
alu1 0000006d
aluout 00000001
cycle_counter 00000348
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 841
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006d
alu1 0000006d
aluout 00000001
cycle_counter 00000349
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 842
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006d
alu1 0000006d
aluout 00000001
cycle_counter 0000034a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 843
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006d
alu1 0000006d
aluout 00000001
cycle_counter 0000034b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 844
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000006d
alu1 0000006d
aluout 00000001
cycle_counter 0000034c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 845
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fe
alu1 00000258
aluout 00000001
cycle_counter 0000034d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 846
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fe
alu1 00000258
aluout 00000000
cycle_counter 0000034e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 847
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fe
alu1 00000258
aluout 00000000
cycle_counter 0000034f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 848
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fe
alu1 00000258
aluout 00000000
cycle_counter 00000350
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 849
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001fe
alu1 00000258
aluout 00000000
cycle_counter 00000351
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 850
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 000001fe
alu1 00000258
aluout 00000000
cycle_counter 00000352
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 851
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d2
aluout 00000000
cycle_counter 00000353
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 852
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006d
r6 0000006d
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d2
aluout 00000000
cycle_counter 00000354
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 853
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006e
r6 0000006d
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d2
aluout 00000000
cycle_counter 00000355
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 854
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006e
r6 0000006d
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d2
aluout 00000000
cycle_counter 00000356
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 855
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006e
r6 0000006d
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d2
aluout 00000000
cycle_counter 00000357
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 856
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006e
r6 0000006d
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000d2
aluout 00000000
cycle_counter 00000358
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 857
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006e
r6 0000006d
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fe
aluout 00000000
cycle_counter 00000359
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 858
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006e
r6 0000006d
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fe
aluout 00000000
cycle_counter 0000035a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 859
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fe
aluout 00000000
cycle_counter 0000035b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 860
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fe
aluout 00000000
cycle_counter 0000035c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 861
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001fe
aluout 00000000
cycle_counter 0000035d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 862
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 000001fe
aluout 00000000
cycle_counter 0000035e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 863
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d2
alu1 00000001
aluout 00000000
cycle_counter 0000035f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 864
r2 000000d2
r3 000001fe
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d2
alu1 00000001
aluout 000000d3
cycle_counter 00000360
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 865
r2 000000d3
r3 000001fe
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d2
alu1 00000001
aluout 000000d3
cycle_counter 00000361
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 866
r2 000000d3
r3 000001fe
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d2
alu1 00000001
aluout 000000d3
cycle_counter 00000362
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 867
r2 000000d3
r3 000001fe
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d2
alu1 00000001
aluout 000000d3
cycle_counter 00000363
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 868
r2 000000d3
r3 000001fe
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000d2
alu1 00000001
aluout 000000d3
cycle_counter 00000364
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 869
r2 000000d3
r3 000001fe
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fe
alu1 00000001
aluout 000000d3
cycle_counter 00000365
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 870
r2 000000d3
r3 000001fe
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fe
alu1 00000001
aluout 000001ff
cycle_counter 00000366
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 871
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fe
alu1 00000001
aluout 000001ff
cycle_counter 00000367
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 872
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fe
alu1 00000001
aluout 000001ff
cycle_counter 00000368
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 873
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001fe
alu1 00000001
aluout 000001ff
cycle_counter 00000369
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 874
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000001fe
alu1 00000001
aluout 000001ff
cycle_counter 0000036a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 875
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006e
alu1 0000006e
aluout 000001ff
cycle_counter 0000036b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 876
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006e
alu1 0000006e
aluout 00000001
cycle_counter 0000036c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 877
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006e
alu1 0000006e
aluout 00000001
cycle_counter 0000036d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 878
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006e
alu1 0000006e
aluout 00000001
cycle_counter 0000036e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 879
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006e
alu1 0000006e
aluout 00000001
cycle_counter 0000036f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 880
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000006e
alu1 0000006e
aluout 00000001
cycle_counter 00000370
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 881
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001ff
alu1 00000258
aluout 00000001
cycle_counter 00000371
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 882
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001ff
alu1 00000258
aluout 00000000
cycle_counter 00000372
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 883
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001ff
alu1 00000258
aluout 00000000
cycle_counter 00000373
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 884
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001ff
alu1 00000258
aluout 00000000
cycle_counter 00000374
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 885
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000001ff
alu1 00000258
aluout 00000000
cycle_counter 00000375
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 886
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 000001ff
alu1 00000258
aluout 00000000
cycle_counter 00000376
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 887
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d3
aluout 00000000
cycle_counter 00000377
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 888
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006e
r6 0000006e
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d3
aluout 00000000
cycle_counter 00000378
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 889
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006f
r6 0000006e
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d3
aluout 00000000
cycle_counter 00000379
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 890
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006f
r6 0000006e
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d3
aluout 00000000
cycle_counter 0000037a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 891
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006f
r6 0000006e
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d3
aluout 00000000
cycle_counter 0000037b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 892
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006f
r6 0000006e
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000d3
aluout 00000000
cycle_counter 0000037c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 893
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006f
r6 0000006e
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001ff
aluout 00000000
cycle_counter 0000037d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 894
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006f
r6 0000006e
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001ff
aluout 00000000
cycle_counter 0000037e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 895
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001ff
aluout 00000000
cycle_counter 0000037f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 896
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001ff
aluout 00000000
cycle_counter 00000380
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 897
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000001ff
aluout 00000000
cycle_counter 00000381
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 898
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 000001ff
aluout 00000000
cycle_counter 00000382
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 899
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d3
alu1 00000001
aluout 00000000
cycle_counter 00000383
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 900
r2 000000d3
r3 000001ff
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d3
alu1 00000001
aluout 000000d4
cycle_counter 00000384
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 901
r2 000000d4
r3 000001ff
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d3
alu1 00000001
aluout 000000d4
cycle_counter 00000385
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 902
r2 000000d4
r3 000001ff
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d3
alu1 00000001
aluout 000000d4
cycle_counter 00000386
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 903
r2 000000d4
r3 000001ff
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d3
alu1 00000001
aluout 000000d4
cycle_counter 00000387
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 904
r2 000000d4
r3 000001ff
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000d3
alu1 00000001
aluout 000000d4
cycle_counter 00000388
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 905
r2 000000d4
r3 000001ff
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001ff
alu1 00000001
aluout 000000d4
cycle_counter 00000389
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 906
r2 000000d4
r3 000001ff
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001ff
alu1 00000001
aluout 00000200
cycle_counter 0000038a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 907
r2 000000d4
r3 00000200
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001ff
alu1 00000001
aluout 00000200
cycle_counter 0000038b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 908
r2 000000d4
r3 00000200
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001ff
alu1 00000001
aluout 00000200
cycle_counter 0000038c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 909
r2 000000d4
r3 00000200
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000001ff
alu1 00000001
aluout 00000200
cycle_counter 0000038d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 910
r2 000000d4
r3 00000200
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000001ff
alu1 00000001
aluout 00000200
cycle_counter 0000038e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 911
r2 000000d4
r3 00000200
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006f
alu1 0000006f
aluout 00000200
cycle_counter 0000038f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 912
r2 000000d4
r3 00000200
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006f
alu1 0000006f
aluout 00000001
cycle_counter 00000390
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 913
r2 000000d4
r3 00000200
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006f
alu1 0000006f
aluout 00000001
cycle_counter 00000391
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 914
r2 000000d4
r3 00000200
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006f
alu1 0000006f
aluout 00000001
cycle_counter 00000392
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 915
r2 000000d4
r3 00000200
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000006f
alu1 0000006f
aluout 00000001
cycle_counter 00000393
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 916
r2 000000d4
r3 00000200
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000006f
alu1 0000006f
aluout 00000001
cycle_counter 00000394
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 917
r2 000000d4
r3 00000200
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000200
alu1 00000258
aluout 00000001
cycle_counter 00000395
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 918
r2 000000d4
r3 00000200
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000200
alu1 00000258
aluout 00000000
cycle_counter 00000396
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 919
r2 000000d4
r3 00000200
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000200
alu1 00000258
aluout 00000000
cycle_counter 00000397
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 920
r2 000000d4
r3 00000200
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000200
alu1 00000258
aluout 00000000
cycle_counter 00000398
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 921
r2 000000d4
r3 00000200
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000200
alu1 00000258
aluout 00000000
cycle_counter 00000399
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 922
r2 000000d4
r3 00000200
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000200
alu1 00000258
aluout 00000000
cycle_counter 0000039a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 923
r2 000000d4
r3 00000200
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d4
aluout 00000000
cycle_counter 0000039b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 924
r2 000000d4
r3 00000200
r4 00000258
r5 0000006f
r6 0000006f
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d4
aluout 00000000
cycle_counter 0000039c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 925
r2 000000d4
r3 00000200
r4 00000258
r5 00000070
r6 0000006f
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d4
aluout 00000000
cycle_counter 0000039d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 926
r2 000000d4
r3 00000200
r4 00000258
r5 00000070
r6 0000006f
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d4
aluout 00000000
cycle_counter 0000039e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 927
r2 000000d4
r3 00000200
r4 00000258
r5 00000070
r6 0000006f
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d4
aluout 00000000
cycle_counter 0000039f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 928
r2 000000d4
r3 00000200
r4 00000258
r5 00000070
r6 0000006f
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000d4
aluout 00000000
cycle_counter 000003a0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 929
r2 000000d4
r3 00000200
r4 00000258
r5 00000070
r6 0000006f
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000200
aluout 00000000
cycle_counter 000003a1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 930
r2 000000d4
r3 00000200
r4 00000258
r5 00000070
r6 0000006f
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000200
aluout 00000000
cycle_counter 000003a2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 931
r2 000000d4
r3 00000200
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000200
aluout 00000000
cycle_counter 000003a3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 932
r2 000000d4
r3 00000200
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000200
aluout 00000000
cycle_counter 000003a4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 933
r2 000000d4
r3 00000200
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000200
aluout 00000000
cycle_counter 000003a5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 934
r2 000000d4
r3 00000200
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000200
aluout 00000000
cycle_counter 000003a6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 935
r2 000000d4
r3 00000200
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d4
alu1 00000001
aluout 00000000
cycle_counter 000003a7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 936
r2 000000d4
r3 00000200
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d4
alu1 00000001
aluout 000000d5
cycle_counter 000003a8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 937
r2 000000d5
r3 00000200
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d4
alu1 00000001
aluout 000000d5
cycle_counter 000003a9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 938
r2 000000d5
r3 00000200
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d4
alu1 00000001
aluout 000000d5
cycle_counter 000003aa
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 939
r2 000000d5
r3 00000200
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d4
alu1 00000001
aluout 000000d5
cycle_counter 000003ab
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 940
r2 000000d5
r3 00000200
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000d4
alu1 00000001
aluout 000000d5
cycle_counter 000003ac
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 941
r2 000000d5
r3 00000200
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000200
alu1 00000001
aluout 000000d5
cycle_counter 000003ad
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 942
r2 000000d5
r3 00000200
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000200
alu1 00000001
aluout 00000201
cycle_counter 000003ae
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 943
r2 000000d5
r3 00000201
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000200
alu1 00000001
aluout 00000201
cycle_counter 000003af
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 944
r2 000000d5
r3 00000201
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000200
alu1 00000001
aluout 00000201
cycle_counter 000003b0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 945
r2 000000d5
r3 00000201
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000200
alu1 00000001
aluout 00000201
cycle_counter 000003b1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 946
r2 000000d5
r3 00000201
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000200
alu1 00000001
aluout 00000201
cycle_counter 000003b2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 947
r2 000000d5
r3 00000201
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000070
alu1 00000070
aluout 00000201
cycle_counter 000003b3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 948
r2 000000d5
r3 00000201
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000070
alu1 00000070
aluout 00000001
cycle_counter 000003b4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 949
r2 000000d5
r3 00000201
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000070
alu1 00000070
aluout 00000001
cycle_counter 000003b5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 950
r2 000000d5
r3 00000201
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000070
alu1 00000070
aluout 00000001
cycle_counter 000003b6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 951
r2 000000d5
r3 00000201
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000070
alu1 00000070
aluout 00000001
cycle_counter 000003b7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 952
r2 000000d5
r3 00000201
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000070
alu1 00000070
aluout 00000001
cycle_counter 000003b8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 953
r2 000000d5
r3 00000201
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000201
alu1 00000258
aluout 00000001
cycle_counter 000003b9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 954
r2 000000d5
r3 00000201
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000201
alu1 00000258
aluout 00000000
cycle_counter 000003ba
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 955
r2 000000d5
r3 00000201
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000201
alu1 00000258
aluout 00000000
cycle_counter 000003bb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 956
r2 000000d5
r3 00000201
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000201
alu1 00000258
aluout 00000000
cycle_counter 000003bc
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 957
r2 000000d5
r3 00000201
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000201
alu1 00000258
aluout 00000000
cycle_counter 000003bd
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 958
r2 000000d5
r3 00000201
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000201
alu1 00000258
aluout 00000000
cycle_counter 000003be
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 959
r2 000000d5
r3 00000201
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d5
aluout 00000000
cycle_counter 000003bf
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 960
r2 000000d5
r3 00000201
r4 00000258
r5 00000070
r6 00000070
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d5
aluout 00000000
cycle_counter 000003c0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 961
r2 000000d5
r3 00000201
r4 00000258
r5 00000071
r6 00000070
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d5
aluout 00000000
cycle_counter 000003c1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 962
r2 000000d5
r3 00000201
r4 00000258
r5 00000071
r6 00000070
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d5
aluout 00000000
cycle_counter 000003c2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 963
r2 000000d5
r3 00000201
r4 00000258
r5 00000071
r6 00000070
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d5
aluout 00000000
cycle_counter 000003c3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 964
r2 000000d5
r3 00000201
r4 00000258
r5 00000071
r6 00000070
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000d5
aluout 00000000
cycle_counter 000003c4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 965
r2 000000d5
r3 00000201
r4 00000258
r5 00000071
r6 00000070
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000201
aluout 00000000
cycle_counter 000003c5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 966
r2 000000d5
r3 00000201
r4 00000258
r5 00000071
r6 00000070
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000201
aluout 00000000
cycle_counter 000003c6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 967
r2 000000d5
r3 00000201
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000201
aluout 00000000
cycle_counter 000003c7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 968
r2 000000d5
r3 00000201
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000201
aluout 00000000
cycle_counter 000003c8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 969
r2 000000d5
r3 00000201
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000201
aluout 00000000
cycle_counter 000003c9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 970
r2 000000d5
r3 00000201
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000201
aluout 00000000
cycle_counter 000003ca
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 971
r2 000000d5
r3 00000201
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d5
alu1 00000001
aluout 00000000
cycle_counter 000003cb
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 972
r2 000000d5
r3 00000201
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d5
alu1 00000001
aluout 000000d6
cycle_counter 000003cc
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 973
r2 000000d6
r3 00000201
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d5
alu1 00000001
aluout 000000d6
cycle_counter 000003cd
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 974
r2 000000d6
r3 00000201
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d5
alu1 00000001
aluout 000000d6
cycle_counter 000003ce
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 975
r2 000000d6
r3 00000201
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d5
alu1 00000001
aluout 000000d6
cycle_counter 000003cf
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 976
r2 000000d6
r3 00000201
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000d5
alu1 00000001
aluout 000000d6
cycle_counter 000003d0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 977
r2 000000d6
r3 00000201
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000201
alu1 00000001
aluout 000000d6
cycle_counter 000003d1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 978
r2 000000d6
r3 00000201
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000201
alu1 00000001
aluout 00000202
cycle_counter 000003d2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 979
r2 000000d6
r3 00000202
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000201
alu1 00000001
aluout 00000202
cycle_counter 000003d3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 980
r2 000000d6
r3 00000202
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000201
alu1 00000001
aluout 00000202
cycle_counter 000003d4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 981
r2 000000d6
r3 00000202
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000201
alu1 00000001
aluout 00000202
cycle_counter 000003d5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 982
r2 000000d6
r3 00000202
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000201
alu1 00000001
aluout 00000202
cycle_counter 000003d6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 983
r2 000000d6
r3 00000202
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000071
alu1 00000071
aluout 00000202
cycle_counter 000003d7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 984
r2 000000d6
r3 00000202
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000071
alu1 00000071
aluout 00000001
cycle_counter 000003d8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 985
r2 000000d6
r3 00000202
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000071
alu1 00000071
aluout 00000001
cycle_counter 000003d9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 986
r2 000000d6
r3 00000202
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000071
alu1 00000071
aluout 00000001
cycle_counter 000003da
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 987
r2 000000d6
r3 00000202
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000071
alu1 00000071
aluout 00000001
cycle_counter 000003db
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 988
r2 000000d6
r3 00000202
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000071
alu1 00000071
aluout 00000001
cycle_counter 000003dc
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 989
r2 000000d6
r3 00000202
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000202
alu1 00000258
aluout 00000001
cycle_counter 000003dd
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 990
r2 000000d6
r3 00000202
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000202
alu1 00000258
aluout 00000000
cycle_counter 000003de
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 991
r2 000000d6
r3 00000202
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000202
alu1 00000258
aluout 00000000
cycle_counter 000003df
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 992
r2 000000d6
r3 00000202
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000202
alu1 00000258
aluout 00000000
cycle_counter 000003e0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 993
r2 000000d6
r3 00000202
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000202
alu1 00000258
aluout 00000000
cycle_counter 000003e1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 994
r2 000000d6
r3 00000202
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000202
alu1 00000258
aluout 00000000
cycle_counter 000003e2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 995
r2 000000d6
r3 00000202
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d6
aluout 00000000
cycle_counter 000003e3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 996
r2 000000d6
r3 00000202
r4 00000258
r5 00000071
r6 00000071
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d6
aluout 00000000
cycle_counter 000003e4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 997
r2 000000d6
r3 00000202
r4 00000258
r5 00000072
r6 00000071
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d6
aluout 00000000
cycle_counter 000003e5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 998
r2 000000d6
r3 00000202
r4 00000258
r5 00000072
r6 00000071
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d6
aluout 00000000
cycle_counter 000003e6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 999
r2 000000d6
r3 00000202
r4 00000258
r5 00000072
r6 00000071
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d6
aluout 00000000
cycle_counter 000003e7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1000
r2 000000d6
r3 00000202
r4 00000258
r5 00000072
r6 00000071
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000d6
aluout 00000000
cycle_counter 000003e8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1001
r2 000000d6
r3 00000202
r4 00000258
r5 00000072
r6 00000071
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000202
aluout 00000000
cycle_counter 000003e9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1002
r2 000000d6
r3 00000202
r4 00000258
r5 00000072
r6 00000071
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000202
aluout 00000000
cycle_counter 000003ea
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1003
r2 000000d6
r3 00000202
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000202
aluout 00000000
cycle_counter 000003eb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1004
r2 000000d6
r3 00000202
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000202
aluout 00000000
cycle_counter 000003ec
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1005
r2 000000d6
r3 00000202
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000202
aluout 00000000
cycle_counter 000003ed
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1006
r2 000000d6
r3 00000202
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000202
aluout 00000000
cycle_counter 000003ee
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1007
r2 000000d6
r3 00000202
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d6
alu1 00000001
aluout 00000000
cycle_counter 000003ef
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1008
r2 000000d6
r3 00000202
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d6
alu1 00000001
aluout 000000d7
cycle_counter 000003f0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1009
r2 000000d7
r3 00000202
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d6
alu1 00000001
aluout 000000d7
cycle_counter 000003f1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1010
r2 000000d7
r3 00000202
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d6
alu1 00000001
aluout 000000d7
cycle_counter 000003f2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1011
r2 000000d7
r3 00000202
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d6
alu1 00000001
aluout 000000d7
cycle_counter 000003f3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1012
r2 000000d7
r3 00000202
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000d6
alu1 00000001
aluout 000000d7
cycle_counter 000003f4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1013
r2 000000d7
r3 00000202
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000202
alu1 00000001
aluout 000000d7
cycle_counter 000003f5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1014
r2 000000d7
r3 00000202
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000202
alu1 00000001
aluout 00000203
cycle_counter 000003f6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1015
r2 000000d7
r3 00000203
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000202
alu1 00000001
aluout 00000203
cycle_counter 000003f7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1016
r2 000000d7
r3 00000203
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000202
alu1 00000001
aluout 00000203
cycle_counter 000003f8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1017
r2 000000d7
r3 00000203
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000202
alu1 00000001
aluout 00000203
cycle_counter 000003f9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1018
r2 000000d7
r3 00000203
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000202
alu1 00000001
aluout 00000203
cycle_counter 000003fa
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1019
r2 000000d7
r3 00000203
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000072
alu1 00000072
aluout 00000203
cycle_counter 000003fb
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1020
r2 000000d7
r3 00000203
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000072
alu1 00000072
aluout 00000001
cycle_counter 000003fc
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1021
r2 000000d7
r3 00000203
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000072
alu1 00000072
aluout 00000001
cycle_counter 000003fd
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1022
r2 000000d7
r3 00000203
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000072
alu1 00000072
aluout 00000001
cycle_counter 000003fe
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1023
r2 000000d7
r3 00000203
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000072
alu1 00000072
aluout 00000001
cycle_counter 000003ff
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1024
r2 000000d7
r3 00000203
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000072
alu1 00000072
aluout 00000001
cycle_counter 00000400
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1025
r2 000000d7
r3 00000203
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000203
alu1 00000258
aluout 00000001
cycle_counter 00000401
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1026
r2 000000d7
r3 00000203
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000203
alu1 00000258
aluout 00000000
cycle_counter 00000402
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1027
r2 000000d7
r3 00000203
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000203
alu1 00000258
aluout 00000000
cycle_counter 00000403
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1028
r2 000000d7
r3 00000203
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000203
alu1 00000258
aluout 00000000
cycle_counter 00000404
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1029
r2 000000d7
r3 00000203
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000203
alu1 00000258
aluout 00000000
cycle_counter 00000405
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1030
r2 000000d7
r3 00000203
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000203
alu1 00000258
aluout 00000000
cycle_counter 00000406
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1031
r2 000000d7
r3 00000203
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d7
aluout 00000000
cycle_counter 00000407
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1032
r2 000000d7
r3 00000203
r4 00000258
r5 00000072
r6 00000072
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d7
aluout 00000000
cycle_counter 00000408
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1033
r2 000000d7
r3 00000203
r4 00000258
r5 00000073
r6 00000072
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d7
aluout 00000000
cycle_counter 00000409
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1034
r2 000000d7
r3 00000203
r4 00000258
r5 00000073
r6 00000072
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d7
aluout 00000000
cycle_counter 0000040a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1035
r2 000000d7
r3 00000203
r4 00000258
r5 00000073
r6 00000072
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d7
aluout 00000000
cycle_counter 0000040b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1036
r2 000000d7
r3 00000203
r4 00000258
r5 00000073
r6 00000072
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000d7
aluout 00000000
cycle_counter 0000040c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1037
r2 000000d7
r3 00000203
r4 00000258
r5 00000073
r6 00000072
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000203
aluout 00000000
cycle_counter 0000040d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1038
r2 000000d7
r3 00000203
r4 00000258
r5 00000073
r6 00000072
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000203
aluout 00000000
cycle_counter 0000040e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1039
r2 000000d7
r3 00000203
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000203
aluout 00000000
cycle_counter 0000040f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1040
r2 000000d7
r3 00000203
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000203
aluout 00000000
cycle_counter 00000410
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1041
r2 000000d7
r3 00000203
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000203
aluout 00000000
cycle_counter 00000411
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1042
r2 000000d7
r3 00000203
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000203
aluout 00000000
cycle_counter 00000412
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1043
r2 000000d7
r3 00000203
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d7
alu1 00000001
aluout 00000000
cycle_counter 00000413
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1044
r2 000000d7
r3 00000203
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d7
alu1 00000001
aluout 000000d8
cycle_counter 00000414
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1045
r2 000000d8
r3 00000203
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d7
alu1 00000001
aluout 000000d8
cycle_counter 00000415
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1046
r2 000000d8
r3 00000203
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d7
alu1 00000001
aluout 000000d8
cycle_counter 00000416
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1047
r2 000000d8
r3 00000203
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d7
alu1 00000001
aluout 000000d8
cycle_counter 00000417
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1048
r2 000000d8
r3 00000203
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000d7
alu1 00000001
aluout 000000d8
cycle_counter 00000418
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1049
r2 000000d8
r3 00000203
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000203
alu1 00000001
aluout 000000d8
cycle_counter 00000419
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1050
r2 000000d8
r3 00000203
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000203
alu1 00000001
aluout 00000204
cycle_counter 0000041a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1051
r2 000000d8
r3 00000204
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000203
alu1 00000001
aluout 00000204
cycle_counter 0000041b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1052
r2 000000d8
r3 00000204
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000203
alu1 00000001
aluout 00000204
cycle_counter 0000041c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1053
r2 000000d8
r3 00000204
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000203
alu1 00000001
aluout 00000204
cycle_counter 0000041d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1054
r2 000000d8
r3 00000204
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000203
alu1 00000001
aluout 00000204
cycle_counter 0000041e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1055
r2 000000d8
r3 00000204
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000073
alu1 00000073
aluout 00000204
cycle_counter 0000041f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1056
r2 000000d8
r3 00000204
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000073
alu1 00000073
aluout 00000001
cycle_counter 00000420
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1057
r2 000000d8
r3 00000204
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000073
alu1 00000073
aluout 00000001
cycle_counter 00000421
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1058
r2 000000d8
r3 00000204
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000073
alu1 00000073
aluout 00000001
cycle_counter 00000422
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1059
r2 000000d8
r3 00000204
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000073
alu1 00000073
aluout 00000001
cycle_counter 00000423
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1060
r2 000000d8
r3 00000204
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000073
alu1 00000073
aluout 00000001
cycle_counter 00000424
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1061
r2 000000d8
r3 00000204
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000204
alu1 00000258
aluout 00000001
cycle_counter 00000425
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1062
r2 000000d8
r3 00000204
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000204
alu1 00000258
aluout 00000000
cycle_counter 00000426
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1063
r2 000000d8
r3 00000204
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000204
alu1 00000258
aluout 00000000
cycle_counter 00000427
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1064
r2 000000d8
r3 00000204
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000204
alu1 00000258
aluout 00000000
cycle_counter 00000428
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1065
r2 000000d8
r3 00000204
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000204
alu1 00000258
aluout 00000000
cycle_counter 00000429
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1066
r2 000000d8
r3 00000204
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000204
alu1 00000258
aluout 00000000
cycle_counter 0000042a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1067
r2 000000d8
r3 00000204
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d8
aluout 00000000
cycle_counter 0000042b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1068
r2 000000d8
r3 00000204
r4 00000258
r5 00000073
r6 00000073
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d8
aluout 00000000
cycle_counter 0000042c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1069
r2 000000d8
r3 00000204
r4 00000258
r5 00000074
r6 00000073
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d8
aluout 00000000
cycle_counter 0000042d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1070
r2 000000d8
r3 00000204
r4 00000258
r5 00000074
r6 00000073
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d8
aluout 00000000
cycle_counter 0000042e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1071
r2 000000d8
r3 00000204
r4 00000258
r5 00000074
r6 00000073
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d8
aluout 00000000
cycle_counter 0000042f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1072
r2 000000d8
r3 00000204
r4 00000258
r5 00000074
r6 00000073
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000d8
aluout 00000000
cycle_counter 00000430
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1073
r2 000000d8
r3 00000204
r4 00000258
r5 00000074
r6 00000073
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000204
aluout 00000000
cycle_counter 00000431
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1074
r2 000000d8
r3 00000204
r4 00000258
r5 00000074
r6 00000073
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000204
aluout 00000000
cycle_counter 00000432
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1075
r2 000000d8
r3 00000204
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000204
aluout 00000000
cycle_counter 00000433
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1076
r2 000000d8
r3 00000204
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000204
aluout 00000000
cycle_counter 00000434
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1077
r2 000000d8
r3 00000204
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000204
aluout 00000000
cycle_counter 00000435
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1078
r2 000000d8
r3 00000204
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000204
aluout 00000000
cycle_counter 00000436
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1079
r2 000000d8
r3 00000204
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d8
alu1 00000001
aluout 00000000
cycle_counter 00000437
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1080
r2 000000d8
r3 00000204
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d8
alu1 00000001
aluout 000000d9
cycle_counter 00000438
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1081
r2 000000d9
r3 00000204
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d8
alu1 00000001
aluout 000000d9
cycle_counter 00000439
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1082
r2 000000d9
r3 00000204
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d8
alu1 00000001
aluout 000000d9
cycle_counter 0000043a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1083
r2 000000d9
r3 00000204
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d8
alu1 00000001
aluout 000000d9
cycle_counter 0000043b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1084
r2 000000d9
r3 00000204
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000d8
alu1 00000001
aluout 000000d9
cycle_counter 0000043c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1085
r2 000000d9
r3 00000204
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000204
alu1 00000001
aluout 000000d9
cycle_counter 0000043d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1086
r2 000000d9
r3 00000204
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000204
alu1 00000001
aluout 00000205
cycle_counter 0000043e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1087
r2 000000d9
r3 00000205
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000204
alu1 00000001
aluout 00000205
cycle_counter 0000043f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1088
r2 000000d9
r3 00000205
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000204
alu1 00000001
aluout 00000205
cycle_counter 00000440
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1089
r2 000000d9
r3 00000205
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000204
alu1 00000001
aluout 00000205
cycle_counter 00000441
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1090
r2 000000d9
r3 00000205
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000204
alu1 00000001
aluout 00000205
cycle_counter 00000442
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1091
r2 000000d9
r3 00000205
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000074
alu1 00000074
aluout 00000205
cycle_counter 00000443
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1092
r2 000000d9
r3 00000205
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000074
alu1 00000074
aluout 00000001
cycle_counter 00000444
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1093
r2 000000d9
r3 00000205
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000074
alu1 00000074
aluout 00000001
cycle_counter 00000445
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1094
r2 000000d9
r3 00000205
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000074
alu1 00000074
aluout 00000001
cycle_counter 00000446
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1095
r2 000000d9
r3 00000205
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000074
alu1 00000074
aluout 00000001
cycle_counter 00000447
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1096
r2 000000d9
r3 00000205
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000074
alu1 00000074
aluout 00000001
cycle_counter 00000448
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1097
r2 000000d9
r3 00000205
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000205
alu1 00000258
aluout 00000001
cycle_counter 00000449
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1098
r2 000000d9
r3 00000205
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000205
alu1 00000258
aluout 00000000
cycle_counter 0000044a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1099
r2 000000d9
r3 00000205
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000205
alu1 00000258
aluout 00000000
cycle_counter 0000044b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1100
r2 000000d9
r3 00000205
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000205
alu1 00000258
aluout 00000000
cycle_counter 0000044c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1101
r2 000000d9
r3 00000205
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000205
alu1 00000258
aluout 00000000
cycle_counter 0000044d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1102
r2 000000d9
r3 00000205
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000205
alu1 00000258
aluout 00000000
cycle_counter 0000044e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1103
r2 000000d9
r3 00000205
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d9
aluout 00000000
cycle_counter 0000044f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1104
r2 000000d9
r3 00000205
r4 00000258
r5 00000074
r6 00000074
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d9
aluout 00000000
cycle_counter 00000450
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1105
r2 000000d9
r3 00000205
r4 00000258
r5 00000075
r6 00000074
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d9
aluout 00000000
cycle_counter 00000451
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1106
r2 000000d9
r3 00000205
r4 00000258
r5 00000075
r6 00000074
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d9
aluout 00000000
cycle_counter 00000452
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1107
r2 000000d9
r3 00000205
r4 00000258
r5 00000075
r6 00000074
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000d9
aluout 00000000
cycle_counter 00000453
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1108
r2 000000d9
r3 00000205
r4 00000258
r5 00000075
r6 00000074
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000d9
aluout 00000000
cycle_counter 00000454
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1109
r2 000000d9
r3 00000205
r4 00000258
r5 00000075
r6 00000074
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000205
aluout 00000000
cycle_counter 00000455
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1110
r2 000000d9
r3 00000205
r4 00000258
r5 00000075
r6 00000074
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000205
aluout 00000000
cycle_counter 00000456
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1111
r2 000000d9
r3 00000205
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000205
aluout 00000000
cycle_counter 00000457
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1112
r2 000000d9
r3 00000205
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000205
aluout 00000000
cycle_counter 00000458
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1113
r2 000000d9
r3 00000205
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000205
aluout 00000000
cycle_counter 00000459
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1114
r2 000000d9
r3 00000205
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000205
aluout 00000000
cycle_counter 0000045a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1115
r2 000000d9
r3 00000205
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d9
alu1 00000001
aluout 00000000
cycle_counter 0000045b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1116
r2 000000d9
r3 00000205
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d9
alu1 00000001
aluout 000000da
cycle_counter 0000045c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1117
r2 000000da
r3 00000205
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d9
alu1 00000001
aluout 000000da
cycle_counter 0000045d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1118
r2 000000da
r3 00000205
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d9
alu1 00000001
aluout 000000da
cycle_counter 0000045e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1119
r2 000000da
r3 00000205
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000d9
alu1 00000001
aluout 000000da
cycle_counter 0000045f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1120
r2 000000da
r3 00000205
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000d9
alu1 00000001
aluout 000000da
cycle_counter 00000460
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1121
r2 000000da
r3 00000205
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000205
alu1 00000001
aluout 000000da
cycle_counter 00000461
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1122
r2 000000da
r3 00000205
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000205
alu1 00000001
aluout 00000206
cycle_counter 00000462
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1123
r2 000000da
r3 00000206
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000205
alu1 00000001
aluout 00000206
cycle_counter 00000463
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1124
r2 000000da
r3 00000206
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000205
alu1 00000001
aluout 00000206
cycle_counter 00000464
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1125
r2 000000da
r3 00000206
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000205
alu1 00000001
aluout 00000206
cycle_counter 00000465
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1126
r2 000000da
r3 00000206
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000205
alu1 00000001
aluout 00000206
cycle_counter 00000466
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1127
r2 000000da
r3 00000206
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000075
alu1 00000075
aluout 00000206
cycle_counter 00000467
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1128
r2 000000da
r3 00000206
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000075
alu1 00000075
aluout 00000001
cycle_counter 00000468
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1129
r2 000000da
r3 00000206
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000075
alu1 00000075
aluout 00000001
cycle_counter 00000469
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1130
r2 000000da
r3 00000206
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000075
alu1 00000075
aluout 00000001
cycle_counter 0000046a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1131
r2 000000da
r3 00000206
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000075
alu1 00000075
aluout 00000001
cycle_counter 0000046b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1132
r2 000000da
r3 00000206
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000075
alu1 00000075
aluout 00000001
cycle_counter 0000046c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1133
r2 000000da
r3 00000206
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000206
alu1 00000258
aluout 00000001
cycle_counter 0000046d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1134
r2 000000da
r3 00000206
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000206
alu1 00000258
aluout 00000000
cycle_counter 0000046e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1135
r2 000000da
r3 00000206
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000206
alu1 00000258
aluout 00000000
cycle_counter 0000046f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1136
r2 000000da
r3 00000206
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000206
alu1 00000258
aluout 00000000
cycle_counter 00000470
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1137
r2 000000da
r3 00000206
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000206
alu1 00000258
aluout 00000000
cycle_counter 00000471
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1138
r2 000000da
r3 00000206
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000206
alu1 00000258
aluout 00000000
cycle_counter 00000472
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1139
r2 000000da
r3 00000206
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000da
aluout 00000000
cycle_counter 00000473
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1140
r2 000000da
r3 00000206
r4 00000258
r5 00000075
r6 00000075
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000da
aluout 00000000
cycle_counter 00000474
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1141
r2 000000da
r3 00000206
r4 00000258
r5 00000076
r6 00000075
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000da
aluout 00000000
cycle_counter 00000475
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1142
r2 000000da
r3 00000206
r4 00000258
r5 00000076
r6 00000075
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000da
aluout 00000000
cycle_counter 00000476
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1143
r2 000000da
r3 00000206
r4 00000258
r5 00000076
r6 00000075
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000da
aluout 00000000
cycle_counter 00000477
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1144
r2 000000da
r3 00000206
r4 00000258
r5 00000076
r6 00000075
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000da
aluout 00000000
cycle_counter 00000478
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1145
r2 000000da
r3 00000206
r4 00000258
r5 00000076
r6 00000075
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000206
aluout 00000000
cycle_counter 00000479
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1146
r2 000000da
r3 00000206
r4 00000258
r5 00000076
r6 00000075
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000206
aluout 00000000
cycle_counter 0000047a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1147
r2 000000da
r3 00000206
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000206
aluout 00000000
cycle_counter 0000047b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1148
r2 000000da
r3 00000206
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000206
aluout 00000000
cycle_counter 0000047c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1149
r2 000000da
r3 00000206
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000206
aluout 00000000
cycle_counter 0000047d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1150
r2 000000da
r3 00000206
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000206
aluout 00000000
cycle_counter 0000047e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1151
r2 000000da
r3 00000206
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000da
alu1 00000001
aluout 00000000
cycle_counter 0000047f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1152
r2 000000da
r3 00000206
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000da
alu1 00000001
aluout 000000db
cycle_counter 00000480
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1153
r2 000000db
r3 00000206
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000da
alu1 00000001
aluout 000000db
cycle_counter 00000481
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1154
r2 000000db
r3 00000206
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000da
alu1 00000001
aluout 000000db
cycle_counter 00000482
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1155
r2 000000db
r3 00000206
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000da
alu1 00000001
aluout 000000db
cycle_counter 00000483
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1156
r2 000000db
r3 00000206
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000da
alu1 00000001
aluout 000000db
cycle_counter 00000484
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1157
r2 000000db
r3 00000206
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000206
alu1 00000001
aluout 000000db
cycle_counter 00000485
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1158
r2 000000db
r3 00000206
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000206
alu1 00000001
aluout 00000207
cycle_counter 00000486
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1159
r2 000000db
r3 00000207
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000206
alu1 00000001
aluout 00000207
cycle_counter 00000487
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1160
r2 000000db
r3 00000207
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000206
alu1 00000001
aluout 00000207
cycle_counter 00000488
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1161
r2 000000db
r3 00000207
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000206
alu1 00000001
aluout 00000207
cycle_counter 00000489
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1162
r2 000000db
r3 00000207
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000206
alu1 00000001
aluout 00000207
cycle_counter 0000048a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1163
r2 000000db
r3 00000207
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000076
alu1 00000076
aluout 00000207
cycle_counter 0000048b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1164
r2 000000db
r3 00000207
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000076
alu1 00000076
aluout 00000001
cycle_counter 0000048c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1165
r2 000000db
r3 00000207
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000076
alu1 00000076
aluout 00000001
cycle_counter 0000048d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1166
r2 000000db
r3 00000207
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000076
alu1 00000076
aluout 00000001
cycle_counter 0000048e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1167
r2 000000db
r3 00000207
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000076
alu1 00000076
aluout 00000001
cycle_counter 0000048f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1168
r2 000000db
r3 00000207
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000076
alu1 00000076
aluout 00000001
cycle_counter 00000490
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1169
r2 000000db
r3 00000207
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000207
alu1 00000258
aluout 00000001
cycle_counter 00000491
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1170
r2 000000db
r3 00000207
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000207
alu1 00000258
aluout 00000000
cycle_counter 00000492
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1171
r2 000000db
r3 00000207
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000207
alu1 00000258
aluout 00000000
cycle_counter 00000493
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1172
r2 000000db
r3 00000207
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000207
alu1 00000258
aluout 00000000
cycle_counter 00000494
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1173
r2 000000db
r3 00000207
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000207
alu1 00000258
aluout 00000000
cycle_counter 00000495
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1174
r2 000000db
r3 00000207
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000207
alu1 00000258
aluout 00000000
cycle_counter 00000496
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1175
r2 000000db
r3 00000207
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000db
aluout 00000000
cycle_counter 00000497
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1176
r2 000000db
r3 00000207
r4 00000258
r5 00000076
r6 00000076
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000db
aluout 00000000
cycle_counter 00000498
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1177
r2 000000db
r3 00000207
r4 00000258
r5 00000077
r6 00000076
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000db
aluout 00000000
cycle_counter 00000499
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1178
r2 000000db
r3 00000207
r4 00000258
r5 00000077
r6 00000076
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000db
aluout 00000000
cycle_counter 0000049a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1179
r2 000000db
r3 00000207
r4 00000258
r5 00000077
r6 00000076
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000db
aluout 00000000
cycle_counter 0000049b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1180
r2 000000db
r3 00000207
r4 00000258
r5 00000077
r6 00000076
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000db
aluout 00000000
cycle_counter 0000049c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1181
r2 000000db
r3 00000207
r4 00000258
r5 00000077
r6 00000076
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000207
aluout 00000000
cycle_counter 0000049d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1182
r2 000000db
r3 00000207
r4 00000258
r5 00000077
r6 00000076
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000207
aluout 00000000
cycle_counter 0000049e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1183
r2 000000db
r3 00000207
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000207
aluout 00000000
cycle_counter 0000049f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1184
r2 000000db
r3 00000207
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000207
aluout 00000000
cycle_counter 000004a0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1185
r2 000000db
r3 00000207
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000207
aluout 00000000
cycle_counter 000004a1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1186
r2 000000db
r3 00000207
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000207
aluout 00000000
cycle_counter 000004a2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1187
r2 000000db
r3 00000207
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000db
alu1 00000001
aluout 00000000
cycle_counter 000004a3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1188
r2 000000db
r3 00000207
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000db
alu1 00000001
aluout 000000dc
cycle_counter 000004a4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1189
r2 000000dc
r3 00000207
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000db
alu1 00000001
aluout 000000dc
cycle_counter 000004a5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1190
r2 000000dc
r3 00000207
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000db
alu1 00000001
aluout 000000dc
cycle_counter 000004a6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1191
r2 000000dc
r3 00000207
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000db
alu1 00000001
aluout 000000dc
cycle_counter 000004a7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1192
r2 000000dc
r3 00000207
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000db
alu1 00000001
aluout 000000dc
cycle_counter 000004a8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1193
r2 000000dc
r3 00000207
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000207
alu1 00000001
aluout 000000dc
cycle_counter 000004a9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1194
r2 000000dc
r3 00000207
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000207
alu1 00000001
aluout 00000208
cycle_counter 000004aa
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1195
r2 000000dc
r3 00000208
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000207
alu1 00000001
aluout 00000208
cycle_counter 000004ab
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1196
r2 000000dc
r3 00000208
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000207
alu1 00000001
aluout 00000208
cycle_counter 000004ac
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1197
r2 000000dc
r3 00000208
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000207
alu1 00000001
aluout 00000208
cycle_counter 000004ad
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1198
r2 000000dc
r3 00000208
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000207
alu1 00000001
aluout 00000208
cycle_counter 000004ae
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1199
r2 000000dc
r3 00000208
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000077
alu1 00000077
aluout 00000208
cycle_counter 000004af
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1200
r2 000000dc
r3 00000208
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000077
alu1 00000077
aluout 00000001
cycle_counter 000004b0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1201
r2 000000dc
r3 00000208
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000077
alu1 00000077
aluout 00000001
cycle_counter 000004b1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1202
r2 000000dc
r3 00000208
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000077
alu1 00000077
aluout 00000001
cycle_counter 000004b2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1203
r2 000000dc
r3 00000208
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000077
alu1 00000077
aluout 00000001
cycle_counter 000004b3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1204
r2 000000dc
r3 00000208
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000077
alu1 00000077
aluout 00000001
cycle_counter 000004b4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1205
r2 000000dc
r3 00000208
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000208
alu1 00000258
aluout 00000001
cycle_counter 000004b5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1206
r2 000000dc
r3 00000208
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000208
alu1 00000258
aluout 00000000
cycle_counter 000004b6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1207
r2 000000dc
r3 00000208
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000208
alu1 00000258
aluout 00000000
cycle_counter 000004b7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1208
r2 000000dc
r3 00000208
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000208
alu1 00000258
aluout 00000000
cycle_counter 000004b8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1209
r2 000000dc
r3 00000208
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000208
alu1 00000258
aluout 00000000
cycle_counter 000004b9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1210
r2 000000dc
r3 00000208
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000208
alu1 00000258
aluout 00000000
cycle_counter 000004ba
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1211
r2 000000dc
r3 00000208
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000dc
aluout 00000000
cycle_counter 000004bb
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1212
r2 000000dc
r3 00000208
r4 00000258
r5 00000077
r6 00000077
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000dc
aluout 00000000
cycle_counter 000004bc
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1213
r2 000000dc
r3 00000208
r4 00000258
r5 00000078
r6 00000077
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000dc
aluout 00000000
cycle_counter 000004bd
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1214
r2 000000dc
r3 00000208
r4 00000258
r5 00000078
r6 00000077
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000dc
aluout 00000000
cycle_counter 000004be
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1215
r2 000000dc
r3 00000208
r4 00000258
r5 00000078
r6 00000077
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000dc
aluout 00000000
cycle_counter 000004bf
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1216
r2 000000dc
r3 00000208
r4 00000258
r5 00000078
r6 00000077
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000dc
aluout 00000000
cycle_counter 000004c0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1217
r2 000000dc
r3 00000208
r4 00000258
r5 00000078
r6 00000077
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000208
aluout 00000000
cycle_counter 000004c1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1218
r2 000000dc
r3 00000208
r4 00000258
r5 00000078
r6 00000077
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000208
aluout 00000000
cycle_counter 000004c2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1219
r2 000000dc
r3 00000208
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000208
aluout 00000000
cycle_counter 000004c3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1220
r2 000000dc
r3 00000208
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000208
aluout 00000000
cycle_counter 000004c4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1221
r2 000000dc
r3 00000208
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000208
aluout 00000000
cycle_counter 000004c5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1222
r2 000000dc
r3 00000208
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000208
aluout 00000000
cycle_counter 000004c6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1223
r2 000000dc
r3 00000208
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000dc
alu1 00000001
aluout 00000000
cycle_counter 000004c7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1224
r2 000000dc
r3 00000208
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000dc
alu1 00000001
aluout 000000dd
cycle_counter 000004c8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1225
r2 000000dd
r3 00000208
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000dc
alu1 00000001
aluout 000000dd
cycle_counter 000004c9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1226
r2 000000dd
r3 00000208
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000dc
alu1 00000001
aluout 000000dd
cycle_counter 000004ca
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1227
r2 000000dd
r3 00000208
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000dc
alu1 00000001
aluout 000000dd
cycle_counter 000004cb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1228
r2 000000dd
r3 00000208
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000dc
alu1 00000001
aluout 000000dd
cycle_counter 000004cc
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1229
r2 000000dd
r3 00000208
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000208
alu1 00000001
aluout 000000dd
cycle_counter 000004cd
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1230
r2 000000dd
r3 00000208
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000208
alu1 00000001
aluout 00000209
cycle_counter 000004ce
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1231
r2 000000dd
r3 00000209
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000208
alu1 00000001
aluout 00000209
cycle_counter 000004cf
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1232
r2 000000dd
r3 00000209
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000208
alu1 00000001
aluout 00000209
cycle_counter 000004d0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1233
r2 000000dd
r3 00000209
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000208
alu1 00000001
aluout 00000209
cycle_counter 000004d1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1234
r2 000000dd
r3 00000209
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000208
alu1 00000001
aluout 00000209
cycle_counter 000004d2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1235
r2 000000dd
r3 00000209
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000078
alu1 00000078
aluout 00000209
cycle_counter 000004d3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1236
r2 000000dd
r3 00000209
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000078
alu1 00000078
aluout 00000001
cycle_counter 000004d4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1237
r2 000000dd
r3 00000209
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000078
alu1 00000078
aluout 00000001
cycle_counter 000004d5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1238
r2 000000dd
r3 00000209
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000078
alu1 00000078
aluout 00000001
cycle_counter 000004d6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1239
r2 000000dd
r3 00000209
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000078
alu1 00000078
aluout 00000001
cycle_counter 000004d7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1240
r2 000000dd
r3 00000209
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000078
alu1 00000078
aluout 00000001
cycle_counter 000004d8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1241
r2 000000dd
r3 00000209
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000209
alu1 00000258
aluout 00000001
cycle_counter 000004d9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1242
r2 000000dd
r3 00000209
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000209
alu1 00000258
aluout 00000000
cycle_counter 000004da
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1243
r2 000000dd
r3 00000209
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000209
alu1 00000258
aluout 00000000
cycle_counter 000004db
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1244
r2 000000dd
r3 00000209
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000209
alu1 00000258
aluout 00000000
cycle_counter 000004dc
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1245
r2 000000dd
r3 00000209
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000209
alu1 00000258
aluout 00000000
cycle_counter 000004dd
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1246
r2 000000dd
r3 00000209
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000209
alu1 00000258
aluout 00000000
cycle_counter 000004de
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1247
r2 000000dd
r3 00000209
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000dd
aluout 00000000
cycle_counter 000004df
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1248
r2 000000dd
r3 00000209
r4 00000258
r5 00000078
r6 00000078
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000dd
aluout 00000000
cycle_counter 000004e0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1249
r2 000000dd
r3 00000209
r4 00000258
r5 00000079
r6 00000078
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000dd
aluout 00000000
cycle_counter 000004e1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1250
r2 000000dd
r3 00000209
r4 00000258
r5 00000079
r6 00000078
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000dd
aluout 00000000
cycle_counter 000004e2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1251
r2 000000dd
r3 00000209
r4 00000258
r5 00000079
r6 00000078
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000dd
aluout 00000000
cycle_counter 000004e3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1252
r2 000000dd
r3 00000209
r4 00000258
r5 00000079
r6 00000078
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000dd
aluout 00000000
cycle_counter 000004e4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1253
r2 000000dd
r3 00000209
r4 00000258
r5 00000079
r6 00000078
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000209
aluout 00000000
cycle_counter 000004e5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1254
r2 000000dd
r3 00000209
r4 00000258
r5 00000079
r6 00000078
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000209
aluout 00000000
cycle_counter 000004e6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1255
r2 000000dd
r3 00000209
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000209
aluout 00000000
cycle_counter 000004e7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1256
r2 000000dd
r3 00000209
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000209
aluout 00000000
cycle_counter 000004e8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1257
r2 000000dd
r3 00000209
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000209
aluout 00000000
cycle_counter 000004e9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1258
r2 000000dd
r3 00000209
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000209
aluout 00000000
cycle_counter 000004ea
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1259
r2 000000dd
r3 00000209
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000dd
alu1 00000001
aluout 00000000
cycle_counter 000004eb
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1260
r2 000000dd
r3 00000209
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000dd
alu1 00000001
aluout 000000de
cycle_counter 000004ec
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1261
r2 000000de
r3 00000209
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000dd
alu1 00000001
aluout 000000de
cycle_counter 000004ed
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1262
r2 000000de
r3 00000209
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000dd
alu1 00000001
aluout 000000de
cycle_counter 000004ee
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1263
r2 000000de
r3 00000209
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000dd
alu1 00000001
aluout 000000de
cycle_counter 000004ef
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1264
r2 000000de
r3 00000209
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000dd
alu1 00000001
aluout 000000de
cycle_counter 000004f0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1265
r2 000000de
r3 00000209
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000209
alu1 00000001
aluout 000000de
cycle_counter 000004f1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1266
r2 000000de
r3 00000209
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000209
alu1 00000001
aluout 0000020a
cycle_counter 000004f2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1267
r2 000000de
r3 0000020a
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000209
alu1 00000001
aluout 0000020a
cycle_counter 000004f3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1268
r2 000000de
r3 0000020a
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000209
alu1 00000001
aluout 0000020a
cycle_counter 000004f4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1269
r2 000000de
r3 0000020a
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000209
alu1 00000001
aluout 0000020a
cycle_counter 000004f5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1270
r2 000000de
r3 0000020a
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000209
alu1 00000001
aluout 0000020a
cycle_counter 000004f6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1271
r2 000000de
r3 0000020a
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000079
alu1 00000079
aluout 0000020a
cycle_counter 000004f7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1272
r2 000000de
r3 0000020a
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000079
alu1 00000079
aluout 00000001
cycle_counter 000004f8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1273
r2 000000de
r3 0000020a
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000079
alu1 00000079
aluout 00000001
cycle_counter 000004f9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1274
r2 000000de
r3 0000020a
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000079
alu1 00000079
aluout 00000001
cycle_counter 000004fa
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1275
r2 000000de
r3 0000020a
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000079
alu1 00000079
aluout 00000001
cycle_counter 000004fb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1276
r2 000000de
r3 0000020a
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000079
alu1 00000079
aluout 00000001
cycle_counter 000004fc
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1277
r2 000000de
r3 0000020a
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020a
alu1 00000258
aluout 00000001
cycle_counter 000004fd
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1278
r2 000000de
r3 0000020a
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020a
alu1 00000258
aluout 00000000
cycle_counter 000004fe
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1279
r2 000000de
r3 0000020a
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020a
alu1 00000258
aluout 00000000
cycle_counter 000004ff
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1280
r2 000000de
r3 0000020a
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020a
alu1 00000258
aluout 00000000
cycle_counter 00000500
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1281
r2 000000de
r3 0000020a
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020a
alu1 00000258
aluout 00000000
cycle_counter 00000501
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1282
r2 000000de
r3 0000020a
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000020a
alu1 00000258
aluout 00000000
cycle_counter 00000502
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1283
r2 000000de
r3 0000020a
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000de
aluout 00000000
cycle_counter 00000503
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1284
r2 000000de
r3 0000020a
r4 00000258
r5 00000079
r6 00000079
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000de
aluout 00000000
cycle_counter 00000504
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1285
r2 000000de
r3 0000020a
r4 00000258
r5 0000007a
r6 00000079
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000de
aluout 00000000
cycle_counter 00000505
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1286
r2 000000de
r3 0000020a
r4 00000258
r5 0000007a
r6 00000079
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000de
aluout 00000000
cycle_counter 00000506
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1287
r2 000000de
r3 0000020a
r4 00000258
r5 0000007a
r6 00000079
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000de
aluout 00000000
cycle_counter 00000507
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1288
r2 000000de
r3 0000020a
r4 00000258
r5 0000007a
r6 00000079
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000de
aluout 00000000
cycle_counter 00000508
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1289
r2 000000de
r3 0000020a
r4 00000258
r5 0000007a
r6 00000079
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020a
aluout 00000000
cycle_counter 00000509
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1290
r2 000000de
r3 0000020a
r4 00000258
r5 0000007a
r6 00000079
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020a
aluout 00000000
cycle_counter 0000050a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1291
r2 000000de
r3 0000020a
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020a
aluout 00000000
cycle_counter 0000050b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1292
r2 000000de
r3 0000020a
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020a
aluout 00000000
cycle_counter 0000050c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1293
r2 000000de
r3 0000020a
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020a
aluout 00000000
cycle_counter 0000050d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1294
r2 000000de
r3 0000020a
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000020a
aluout 00000000
cycle_counter 0000050e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1295
r2 000000de
r3 0000020a
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000de
alu1 00000001
aluout 00000000
cycle_counter 0000050f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1296
r2 000000de
r3 0000020a
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000de
alu1 00000001
aluout 000000df
cycle_counter 00000510
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1297
r2 000000df
r3 0000020a
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000de
alu1 00000001
aluout 000000df
cycle_counter 00000511
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1298
r2 000000df
r3 0000020a
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000de
alu1 00000001
aluout 000000df
cycle_counter 00000512
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1299
r2 000000df
r3 0000020a
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000de
alu1 00000001
aluout 000000df
cycle_counter 00000513
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1300
r2 000000df
r3 0000020a
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000de
alu1 00000001
aluout 000000df
cycle_counter 00000514
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1301
r2 000000df
r3 0000020a
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020a
alu1 00000001
aluout 000000df
cycle_counter 00000515
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1302
r2 000000df
r3 0000020a
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020a
alu1 00000001
aluout 0000020b
cycle_counter 00000516
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1303
r2 000000df
r3 0000020b
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020a
alu1 00000001
aluout 0000020b
cycle_counter 00000517
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1304
r2 000000df
r3 0000020b
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020a
alu1 00000001
aluout 0000020b
cycle_counter 00000518
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1305
r2 000000df
r3 0000020b
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020a
alu1 00000001
aluout 0000020b
cycle_counter 00000519
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1306
r2 000000df
r3 0000020b
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000020a
alu1 00000001
aluout 0000020b
cycle_counter 0000051a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1307
r2 000000df
r3 0000020b
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007a
alu1 0000007a
aluout 0000020b
cycle_counter 0000051b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1308
r2 000000df
r3 0000020b
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007a
alu1 0000007a
aluout 00000001
cycle_counter 0000051c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1309
r2 000000df
r3 0000020b
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007a
alu1 0000007a
aluout 00000001
cycle_counter 0000051d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1310
r2 000000df
r3 0000020b
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007a
alu1 0000007a
aluout 00000001
cycle_counter 0000051e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1311
r2 000000df
r3 0000020b
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007a
alu1 0000007a
aluout 00000001
cycle_counter 0000051f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1312
r2 000000df
r3 0000020b
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000007a
alu1 0000007a
aluout 00000001
cycle_counter 00000520
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1313
r2 000000df
r3 0000020b
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020b
alu1 00000258
aluout 00000001
cycle_counter 00000521
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1314
r2 000000df
r3 0000020b
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020b
alu1 00000258
aluout 00000000
cycle_counter 00000522
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1315
r2 000000df
r3 0000020b
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020b
alu1 00000258
aluout 00000000
cycle_counter 00000523
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1316
r2 000000df
r3 0000020b
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020b
alu1 00000258
aluout 00000000
cycle_counter 00000524
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1317
r2 000000df
r3 0000020b
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020b
alu1 00000258
aluout 00000000
cycle_counter 00000525
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1318
r2 000000df
r3 0000020b
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000020b
alu1 00000258
aluout 00000000
cycle_counter 00000526
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1319
r2 000000df
r3 0000020b
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000df
aluout 00000000
cycle_counter 00000527
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1320
r2 000000df
r3 0000020b
r4 00000258
r5 0000007a
r6 0000007a
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000df
aluout 00000000
cycle_counter 00000528
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1321
r2 000000df
r3 0000020b
r4 00000258
r5 0000007b
r6 0000007a
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000df
aluout 00000000
cycle_counter 00000529
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1322
r2 000000df
r3 0000020b
r4 00000258
r5 0000007b
r6 0000007a
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000df
aluout 00000000
cycle_counter 0000052a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1323
r2 000000df
r3 0000020b
r4 00000258
r5 0000007b
r6 0000007a
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000df
aluout 00000000
cycle_counter 0000052b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1324
r2 000000df
r3 0000020b
r4 00000258
r5 0000007b
r6 0000007a
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000df
aluout 00000000
cycle_counter 0000052c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1325
r2 000000df
r3 0000020b
r4 00000258
r5 0000007b
r6 0000007a
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020b
aluout 00000000
cycle_counter 0000052d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1326
r2 000000df
r3 0000020b
r4 00000258
r5 0000007b
r6 0000007a
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020b
aluout 00000000
cycle_counter 0000052e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1327
r2 000000df
r3 0000020b
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020b
aluout 00000000
cycle_counter 0000052f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1328
r2 000000df
r3 0000020b
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020b
aluout 00000000
cycle_counter 00000530
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1329
r2 000000df
r3 0000020b
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020b
aluout 00000000
cycle_counter 00000531
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1330
r2 000000df
r3 0000020b
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000020b
aluout 00000000
cycle_counter 00000532
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1331
r2 000000df
r3 0000020b
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000df
alu1 00000001
aluout 00000000
cycle_counter 00000533
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1332
r2 000000df
r3 0000020b
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000df
alu1 00000001
aluout 000000e0
cycle_counter 00000534
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1333
r2 000000e0
r3 0000020b
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000df
alu1 00000001
aluout 000000e0
cycle_counter 00000535
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1334
r2 000000e0
r3 0000020b
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000df
alu1 00000001
aluout 000000e0
cycle_counter 00000536
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1335
r2 000000e0
r3 0000020b
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000df
alu1 00000001
aluout 000000e0
cycle_counter 00000537
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1336
r2 000000e0
r3 0000020b
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000df
alu1 00000001
aluout 000000e0
cycle_counter 00000538
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1337
r2 000000e0
r3 0000020b
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020b
alu1 00000001
aluout 000000e0
cycle_counter 00000539
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1338
r2 000000e0
r3 0000020b
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020b
alu1 00000001
aluout 0000020c
cycle_counter 0000053a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1339
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020b
alu1 00000001
aluout 0000020c
cycle_counter 0000053b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1340
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020b
alu1 00000001
aluout 0000020c
cycle_counter 0000053c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1341
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020b
alu1 00000001
aluout 0000020c
cycle_counter 0000053d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1342
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000020b
alu1 00000001
aluout 0000020c
cycle_counter 0000053e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1343
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007b
alu1 0000007b
aluout 0000020c
cycle_counter 0000053f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1344
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007b
alu1 0000007b
aluout 00000001
cycle_counter 00000540
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1345
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007b
alu1 0000007b
aluout 00000001
cycle_counter 00000541
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1346
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007b
alu1 0000007b
aluout 00000001
cycle_counter 00000542
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1347
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007b
alu1 0000007b
aluout 00000001
cycle_counter 00000543
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1348
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000007b
alu1 0000007b
aluout 00000001
cycle_counter 00000544
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1349
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020c
alu1 00000258
aluout 00000001
cycle_counter 00000545
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1350
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020c
alu1 00000258
aluout 00000000
cycle_counter 00000546
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1351
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020c
alu1 00000258
aluout 00000000
cycle_counter 00000547
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1352
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020c
alu1 00000258
aluout 00000000
cycle_counter 00000548
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1353
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020c
alu1 00000258
aluout 00000000
cycle_counter 00000549
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1354
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000020c
alu1 00000258
aluout 00000000
cycle_counter 0000054a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1355
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e0
aluout 00000000
cycle_counter 0000054b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1356
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007b
r6 0000007b
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e0
aluout 00000000
cycle_counter 0000054c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1357
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007c
r6 0000007b
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e0
aluout 00000000
cycle_counter 0000054d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1358
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007c
r6 0000007b
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e0
aluout 00000000
cycle_counter 0000054e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1359
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007c
r6 0000007b
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e0
aluout 00000000
cycle_counter 0000054f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1360
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007c
r6 0000007b
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000e0
aluout 00000000
cycle_counter 00000550
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1361
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007c
r6 0000007b
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020c
aluout 00000000
cycle_counter 00000551
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1362
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007c
r6 0000007b
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020c
aluout 00000000
cycle_counter 00000552
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1363
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020c
aluout 00000000
cycle_counter 00000553
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1364
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020c
aluout 00000000
cycle_counter 00000554
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1365
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020c
aluout 00000000
cycle_counter 00000555
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1366
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000020c
aluout 00000000
cycle_counter 00000556
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1367
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e0
alu1 00000001
aluout 00000000
cycle_counter 00000557
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1368
r2 000000e0
r3 0000020c
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e0
alu1 00000001
aluout 000000e1
cycle_counter 00000558
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1369
r2 000000e1
r3 0000020c
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e0
alu1 00000001
aluout 000000e1
cycle_counter 00000559
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1370
r2 000000e1
r3 0000020c
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e0
alu1 00000001
aluout 000000e1
cycle_counter 0000055a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1371
r2 000000e1
r3 0000020c
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e0
alu1 00000001
aluout 000000e1
cycle_counter 0000055b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1372
r2 000000e1
r3 0000020c
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000e0
alu1 00000001
aluout 000000e1
cycle_counter 0000055c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1373
r2 000000e1
r3 0000020c
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020c
alu1 00000001
aluout 000000e1
cycle_counter 0000055d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1374
r2 000000e1
r3 0000020c
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020c
alu1 00000001
aluout 0000020d
cycle_counter 0000055e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1375
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020c
alu1 00000001
aluout 0000020d
cycle_counter 0000055f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1376
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020c
alu1 00000001
aluout 0000020d
cycle_counter 00000560
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1377
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020c
alu1 00000001
aluout 0000020d
cycle_counter 00000561
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1378
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000020c
alu1 00000001
aluout 0000020d
cycle_counter 00000562
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1379
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007c
alu1 0000007c
aluout 0000020d
cycle_counter 00000563
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1380
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007c
alu1 0000007c
aluout 00000001
cycle_counter 00000564
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1381
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007c
alu1 0000007c
aluout 00000001
cycle_counter 00000565
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1382
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007c
alu1 0000007c
aluout 00000001
cycle_counter 00000566
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1383
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007c
alu1 0000007c
aluout 00000001
cycle_counter 00000567
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1384
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000007c
alu1 0000007c
aluout 00000001
cycle_counter 00000568
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1385
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020d
alu1 00000258
aluout 00000001
cycle_counter 00000569
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1386
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020d
alu1 00000258
aluout 00000000
cycle_counter 0000056a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1387
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020d
alu1 00000258
aluout 00000000
cycle_counter 0000056b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1388
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020d
alu1 00000258
aluout 00000000
cycle_counter 0000056c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1389
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020d
alu1 00000258
aluout 00000000
cycle_counter 0000056d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1390
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000020d
alu1 00000258
aluout 00000000
cycle_counter 0000056e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1391
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e1
aluout 00000000
cycle_counter 0000056f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1392
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007c
r6 0000007c
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e1
aluout 00000000
cycle_counter 00000570
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1393
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007d
r6 0000007c
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e1
aluout 00000000
cycle_counter 00000571
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1394
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007d
r6 0000007c
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e1
aluout 00000000
cycle_counter 00000572
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1395
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007d
r6 0000007c
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e1
aluout 00000000
cycle_counter 00000573
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1396
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007d
r6 0000007c
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000e1
aluout 00000000
cycle_counter 00000574
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1397
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007d
r6 0000007c
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020d
aluout 00000000
cycle_counter 00000575
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1398
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007d
r6 0000007c
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020d
aluout 00000000
cycle_counter 00000576
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1399
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020d
aluout 00000000
cycle_counter 00000577
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1400
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020d
aluout 00000000
cycle_counter 00000578
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1401
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020d
aluout 00000000
cycle_counter 00000579
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1402
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000020d
aluout 00000000
cycle_counter 0000057a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1403
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e1
alu1 00000001
aluout 00000000
cycle_counter 0000057b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1404
r2 000000e1
r3 0000020d
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e1
alu1 00000001
aluout 000000e2
cycle_counter 0000057c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1405
r2 000000e2
r3 0000020d
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e1
alu1 00000001
aluout 000000e2
cycle_counter 0000057d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1406
r2 000000e2
r3 0000020d
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e1
alu1 00000001
aluout 000000e2
cycle_counter 0000057e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1407
r2 000000e2
r3 0000020d
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e1
alu1 00000001
aluout 000000e2
cycle_counter 0000057f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1408
r2 000000e2
r3 0000020d
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000e1
alu1 00000001
aluout 000000e2
cycle_counter 00000580
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1409
r2 000000e2
r3 0000020d
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020d
alu1 00000001
aluout 000000e2
cycle_counter 00000581
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1410
r2 000000e2
r3 0000020d
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020d
alu1 00000001
aluout 0000020e
cycle_counter 00000582
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1411
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020d
alu1 00000001
aluout 0000020e
cycle_counter 00000583
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1412
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020d
alu1 00000001
aluout 0000020e
cycle_counter 00000584
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1413
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020d
alu1 00000001
aluout 0000020e
cycle_counter 00000585
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1414
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000020d
alu1 00000001
aluout 0000020e
cycle_counter 00000586
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1415
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007d
alu1 0000007d
aluout 0000020e
cycle_counter 00000587
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1416
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007d
alu1 0000007d
aluout 00000001
cycle_counter 00000588
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1417
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007d
alu1 0000007d
aluout 00000001
cycle_counter 00000589
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1418
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007d
alu1 0000007d
aluout 00000001
cycle_counter 0000058a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1419
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007d
alu1 0000007d
aluout 00000001
cycle_counter 0000058b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1420
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000007d
alu1 0000007d
aluout 00000001
cycle_counter 0000058c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1421
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020e
alu1 00000258
aluout 00000001
cycle_counter 0000058d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1422
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020e
alu1 00000258
aluout 00000000
cycle_counter 0000058e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1423
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020e
alu1 00000258
aluout 00000000
cycle_counter 0000058f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1424
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020e
alu1 00000258
aluout 00000000
cycle_counter 00000590
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1425
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020e
alu1 00000258
aluout 00000000
cycle_counter 00000591
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1426
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000020e
alu1 00000258
aluout 00000000
cycle_counter 00000592
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1427
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e2
aluout 00000000
cycle_counter 00000593
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1428
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007d
r6 0000007d
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e2
aluout 00000000
cycle_counter 00000594
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1429
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007e
r6 0000007d
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e2
aluout 00000000
cycle_counter 00000595
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1430
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007e
r6 0000007d
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e2
aluout 00000000
cycle_counter 00000596
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1431
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007e
r6 0000007d
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e2
aluout 00000000
cycle_counter 00000597
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1432
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007e
r6 0000007d
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000e2
aluout 00000000
cycle_counter 00000598
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1433
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007e
r6 0000007d
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020e
aluout 00000000
cycle_counter 00000599
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1434
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007e
r6 0000007d
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020e
aluout 00000000
cycle_counter 0000059a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1435
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020e
aluout 00000000
cycle_counter 0000059b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1436
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020e
aluout 00000000
cycle_counter 0000059c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1437
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020e
aluout 00000000
cycle_counter 0000059d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1438
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000020e
aluout 00000000
cycle_counter 0000059e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1439
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e2
alu1 00000001
aluout 00000000
cycle_counter 0000059f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1440
r2 000000e2
r3 0000020e
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e2
alu1 00000001
aluout 000000e3
cycle_counter 000005a0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1441
r2 000000e3
r3 0000020e
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e2
alu1 00000001
aluout 000000e3
cycle_counter 000005a1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1442
r2 000000e3
r3 0000020e
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e2
alu1 00000001
aluout 000000e3
cycle_counter 000005a2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1443
r2 000000e3
r3 0000020e
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e2
alu1 00000001
aluout 000000e3
cycle_counter 000005a3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1444
r2 000000e3
r3 0000020e
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000e2
alu1 00000001
aluout 000000e3
cycle_counter 000005a4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1445
r2 000000e3
r3 0000020e
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020e
alu1 00000001
aluout 000000e3
cycle_counter 000005a5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1446
r2 000000e3
r3 0000020e
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020e
alu1 00000001
aluout 0000020f
cycle_counter 000005a6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1447
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020e
alu1 00000001
aluout 0000020f
cycle_counter 000005a7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1448
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020e
alu1 00000001
aluout 0000020f
cycle_counter 000005a8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1449
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020e
alu1 00000001
aluout 0000020f
cycle_counter 000005a9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1450
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000020e
alu1 00000001
aluout 0000020f
cycle_counter 000005aa
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1451
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007e
alu1 0000007e
aluout 0000020f
cycle_counter 000005ab
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1452
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007e
alu1 0000007e
aluout 00000001
cycle_counter 000005ac
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1453
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007e
alu1 0000007e
aluout 00000001
cycle_counter 000005ad
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1454
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007e
alu1 0000007e
aluout 00000001
cycle_counter 000005ae
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1455
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007e
alu1 0000007e
aluout 00000001
cycle_counter 000005af
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1456
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000007e
alu1 0000007e
aluout 00000001
cycle_counter 000005b0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1457
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020f
alu1 00000258
aluout 00000001
cycle_counter 000005b1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1458
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020f
alu1 00000258
aluout 00000000
cycle_counter 000005b2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1459
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020f
alu1 00000258
aluout 00000000
cycle_counter 000005b3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1460
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020f
alu1 00000258
aluout 00000000
cycle_counter 000005b4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1461
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000020f
alu1 00000258
aluout 00000000
cycle_counter 000005b5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1462
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000020f
alu1 00000258
aluout 00000000
cycle_counter 000005b6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1463
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e3
aluout 00000000
cycle_counter 000005b7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1464
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007e
r6 0000007e
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e3
aluout 00000000
cycle_counter 000005b8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1465
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007f
r6 0000007e
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e3
aluout 00000000
cycle_counter 000005b9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1466
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007f
r6 0000007e
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e3
aluout 00000000
cycle_counter 000005ba
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1467
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007f
r6 0000007e
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e3
aluout 00000000
cycle_counter 000005bb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1468
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007f
r6 0000007e
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000e3
aluout 00000000
cycle_counter 000005bc
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1469
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007f
r6 0000007e
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020f
aluout 00000000
cycle_counter 000005bd
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1470
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007f
r6 0000007e
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020f
aluout 00000000
cycle_counter 000005be
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1471
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020f
aluout 00000000
cycle_counter 000005bf
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1472
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020f
aluout 00000000
cycle_counter 000005c0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1473
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000020f
aluout 00000000
cycle_counter 000005c1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1474
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000020f
aluout 00000000
cycle_counter 000005c2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1475
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e3
alu1 00000001
aluout 00000000
cycle_counter 000005c3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1476
r2 000000e3
r3 0000020f
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e3
alu1 00000001
aluout 000000e4
cycle_counter 000005c4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1477
r2 000000e4
r3 0000020f
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e3
alu1 00000001
aluout 000000e4
cycle_counter 000005c5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1478
r2 000000e4
r3 0000020f
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e3
alu1 00000001
aluout 000000e4
cycle_counter 000005c6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1479
r2 000000e4
r3 0000020f
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e3
alu1 00000001
aluout 000000e4
cycle_counter 000005c7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1480
r2 000000e4
r3 0000020f
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000e3
alu1 00000001
aluout 000000e4
cycle_counter 000005c8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1481
r2 000000e4
r3 0000020f
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020f
alu1 00000001
aluout 000000e4
cycle_counter 000005c9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1482
r2 000000e4
r3 0000020f
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020f
alu1 00000001
aluout 00000210
cycle_counter 000005ca
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1483
r2 000000e4
r3 00000210
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020f
alu1 00000001
aluout 00000210
cycle_counter 000005cb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1484
r2 000000e4
r3 00000210
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020f
alu1 00000001
aluout 00000210
cycle_counter 000005cc
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1485
r2 000000e4
r3 00000210
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000020f
alu1 00000001
aluout 00000210
cycle_counter 000005cd
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1486
r2 000000e4
r3 00000210
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000020f
alu1 00000001
aluout 00000210
cycle_counter 000005ce
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1487
r2 000000e4
r3 00000210
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007f
alu1 0000007f
aluout 00000210
cycle_counter 000005cf
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1488
r2 000000e4
r3 00000210
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007f
alu1 0000007f
aluout 00000001
cycle_counter 000005d0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1489
r2 000000e4
r3 00000210
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007f
alu1 0000007f
aluout 00000001
cycle_counter 000005d1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1490
r2 000000e4
r3 00000210
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007f
alu1 0000007f
aluout 00000001
cycle_counter 000005d2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1491
r2 000000e4
r3 00000210
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000007f
alu1 0000007f
aluout 00000001
cycle_counter 000005d3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1492
r2 000000e4
r3 00000210
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000007f
alu1 0000007f
aluout 00000001
cycle_counter 000005d4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1493
r2 000000e4
r3 00000210
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000210
alu1 00000258
aluout 00000001
cycle_counter 000005d5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1494
r2 000000e4
r3 00000210
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000210
alu1 00000258
aluout 00000000
cycle_counter 000005d6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1495
r2 000000e4
r3 00000210
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000210
alu1 00000258
aluout 00000000
cycle_counter 000005d7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1496
r2 000000e4
r3 00000210
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000210
alu1 00000258
aluout 00000000
cycle_counter 000005d8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1497
r2 000000e4
r3 00000210
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000210
alu1 00000258
aluout 00000000
cycle_counter 000005d9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1498
r2 000000e4
r3 00000210
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000210
alu1 00000258
aluout 00000000
cycle_counter 000005da
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1499
r2 000000e4
r3 00000210
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e4
aluout 00000000
cycle_counter 000005db
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1500
r2 000000e4
r3 00000210
r4 00000258
r5 0000007f
r6 0000007f
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e4
aluout 00000000
cycle_counter 000005dc
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1501
r2 000000e4
r3 00000210
r4 00000258
r5 00000080
r6 0000007f
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e4
aluout 00000000
cycle_counter 000005dd
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1502
r2 000000e4
r3 00000210
r4 00000258
r5 00000080
r6 0000007f
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e4
aluout 00000000
cycle_counter 000005de
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1503
r2 000000e4
r3 00000210
r4 00000258
r5 00000080
r6 0000007f
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e4
aluout 00000000
cycle_counter 000005df
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1504
r2 000000e4
r3 00000210
r4 00000258
r5 00000080
r6 0000007f
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000e4
aluout 00000000
cycle_counter 000005e0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1505
r2 000000e4
r3 00000210
r4 00000258
r5 00000080
r6 0000007f
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000210
aluout 00000000
cycle_counter 000005e1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1506
r2 000000e4
r3 00000210
r4 00000258
r5 00000080
r6 0000007f
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000210
aluout 00000000
cycle_counter 000005e2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1507
r2 000000e4
r3 00000210
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000210
aluout 00000000
cycle_counter 000005e3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1508
r2 000000e4
r3 00000210
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000210
aluout 00000000
cycle_counter 000005e4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1509
r2 000000e4
r3 00000210
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000210
aluout 00000000
cycle_counter 000005e5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1510
r2 000000e4
r3 00000210
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000210
aluout 00000000
cycle_counter 000005e6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1511
r2 000000e4
r3 00000210
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e4
alu1 00000001
aluout 00000000
cycle_counter 000005e7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1512
r2 000000e4
r3 00000210
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e4
alu1 00000001
aluout 000000e5
cycle_counter 000005e8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1513
r2 000000e5
r3 00000210
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e4
alu1 00000001
aluout 000000e5
cycle_counter 000005e9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1514
r2 000000e5
r3 00000210
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e4
alu1 00000001
aluout 000000e5
cycle_counter 000005ea
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1515
r2 000000e5
r3 00000210
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e4
alu1 00000001
aluout 000000e5
cycle_counter 000005eb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1516
r2 000000e5
r3 00000210
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000e4
alu1 00000001
aluout 000000e5
cycle_counter 000005ec
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1517
r2 000000e5
r3 00000210
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000210
alu1 00000001
aluout 000000e5
cycle_counter 000005ed
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1518
r2 000000e5
r3 00000210
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000210
alu1 00000001
aluout 00000211
cycle_counter 000005ee
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1519
r2 000000e5
r3 00000211
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000210
alu1 00000001
aluout 00000211
cycle_counter 000005ef
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1520
r2 000000e5
r3 00000211
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000210
alu1 00000001
aluout 00000211
cycle_counter 000005f0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1521
r2 000000e5
r3 00000211
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000210
alu1 00000001
aluout 00000211
cycle_counter 000005f1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1522
r2 000000e5
r3 00000211
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000210
alu1 00000001
aluout 00000211
cycle_counter 000005f2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1523
r2 000000e5
r3 00000211
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000080
alu1 00000080
aluout 00000211
cycle_counter 000005f3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1524
r2 000000e5
r3 00000211
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000080
alu1 00000080
aluout 00000001
cycle_counter 000005f4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1525
r2 000000e5
r3 00000211
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000080
alu1 00000080
aluout 00000001
cycle_counter 000005f5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1526
r2 000000e5
r3 00000211
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000080
alu1 00000080
aluout 00000001
cycle_counter 000005f6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1527
r2 000000e5
r3 00000211
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000080
alu1 00000080
aluout 00000001
cycle_counter 000005f7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1528
r2 000000e5
r3 00000211
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000080
alu1 00000080
aluout 00000001
cycle_counter 000005f8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1529
r2 000000e5
r3 00000211
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000211
alu1 00000258
aluout 00000001
cycle_counter 000005f9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1530
r2 000000e5
r3 00000211
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000211
alu1 00000258
aluout 00000000
cycle_counter 000005fa
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1531
r2 000000e5
r3 00000211
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000211
alu1 00000258
aluout 00000000
cycle_counter 000005fb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1532
r2 000000e5
r3 00000211
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000211
alu1 00000258
aluout 00000000
cycle_counter 000005fc
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1533
r2 000000e5
r3 00000211
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000211
alu1 00000258
aluout 00000000
cycle_counter 000005fd
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1534
r2 000000e5
r3 00000211
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000211
alu1 00000258
aluout 00000000
cycle_counter 000005fe
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1535
r2 000000e5
r3 00000211
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e5
aluout 00000000
cycle_counter 000005ff
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1536
r2 000000e5
r3 00000211
r4 00000258
r5 00000080
r6 00000080
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e5
aluout 00000000
cycle_counter 00000600
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1537
r2 000000e5
r3 00000211
r4 00000258
r5 00000081
r6 00000080
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e5
aluout 00000000
cycle_counter 00000601
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1538
r2 000000e5
r3 00000211
r4 00000258
r5 00000081
r6 00000080
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e5
aluout 00000000
cycle_counter 00000602
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1539
r2 000000e5
r3 00000211
r4 00000258
r5 00000081
r6 00000080
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e5
aluout 00000000
cycle_counter 00000603
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1540
r2 000000e5
r3 00000211
r4 00000258
r5 00000081
r6 00000080
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000e5
aluout 00000000
cycle_counter 00000604
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1541
r2 000000e5
r3 00000211
r4 00000258
r5 00000081
r6 00000080
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000211
aluout 00000000
cycle_counter 00000605
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1542
r2 000000e5
r3 00000211
r4 00000258
r5 00000081
r6 00000080
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000211
aluout 00000000
cycle_counter 00000606
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1543
r2 000000e5
r3 00000211
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000211
aluout 00000000
cycle_counter 00000607
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1544
r2 000000e5
r3 00000211
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000211
aluout 00000000
cycle_counter 00000608
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1545
r2 000000e5
r3 00000211
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000211
aluout 00000000
cycle_counter 00000609
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1546
r2 000000e5
r3 00000211
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000211
aluout 00000000
cycle_counter 0000060a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1547
r2 000000e5
r3 00000211
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e5
alu1 00000001
aluout 00000000
cycle_counter 0000060b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1548
r2 000000e5
r3 00000211
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e5
alu1 00000001
aluout 000000e6
cycle_counter 0000060c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1549
r2 000000e6
r3 00000211
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e5
alu1 00000001
aluout 000000e6
cycle_counter 0000060d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1550
r2 000000e6
r3 00000211
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e5
alu1 00000001
aluout 000000e6
cycle_counter 0000060e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1551
r2 000000e6
r3 00000211
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e5
alu1 00000001
aluout 000000e6
cycle_counter 0000060f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1552
r2 000000e6
r3 00000211
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000e5
alu1 00000001
aluout 000000e6
cycle_counter 00000610
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1553
r2 000000e6
r3 00000211
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000211
alu1 00000001
aluout 000000e6
cycle_counter 00000611
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1554
r2 000000e6
r3 00000211
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000211
alu1 00000001
aluout 00000212
cycle_counter 00000612
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1555
r2 000000e6
r3 00000212
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000211
alu1 00000001
aluout 00000212
cycle_counter 00000613
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1556
r2 000000e6
r3 00000212
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000211
alu1 00000001
aluout 00000212
cycle_counter 00000614
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1557
r2 000000e6
r3 00000212
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000211
alu1 00000001
aluout 00000212
cycle_counter 00000615
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1558
r2 000000e6
r3 00000212
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000211
alu1 00000001
aluout 00000212
cycle_counter 00000616
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1559
r2 000000e6
r3 00000212
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000081
alu1 00000081
aluout 00000212
cycle_counter 00000617
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1560
r2 000000e6
r3 00000212
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000081
alu1 00000081
aluout 00000001
cycle_counter 00000618
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1561
r2 000000e6
r3 00000212
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000081
alu1 00000081
aluout 00000001
cycle_counter 00000619
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1562
r2 000000e6
r3 00000212
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000081
alu1 00000081
aluout 00000001
cycle_counter 0000061a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1563
r2 000000e6
r3 00000212
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000081
alu1 00000081
aluout 00000001
cycle_counter 0000061b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1564
r2 000000e6
r3 00000212
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000081
alu1 00000081
aluout 00000001
cycle_counter 0000061c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1565
r2 000000e6
r3 00000212
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000212
alu1 00000258
aluout 00000001
cycle_counter 0000061d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1566
r2 000000e6
r3 00000212
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000212
alu1 00000258
aluout 00000000
cycle_counter 0000061e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1567
r2 000000e6
r3 00000212
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000212
alu1 00000258
aluout 00000000
cycle_counter 0000061f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1568
r2 000000e6
r3 00000212
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000212
alu1 00000258
aluout 00000000
cycle_counter 00000620
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1569
r2 000000e6
r3 00000212
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000212
alu1 00000258
aluout 00000000
cycle_counter 00000621
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1570
r2 000000e6
r3 00000212
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000212
alu1 00000258
aluout 00000000
cycle_counter 00000622
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1571
r2 000000e6
r3 00000212
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e6
aluout 00000000
cycle_counter 00000623
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1572
r2 000000e6
r3 00000212
r4 00000258
r5 00000081
r6 00000081
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e6
aluout 00000000
cycle_counter 00000624
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1573
r2 000000e6
r3 00000212
r4 00000258
r5 00000082
r6 00000081
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e6
aluout 00000000
cycle_counter 00000625
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1574
r2 000000e6
r3 00000212
r4 00000258
r5 00000082
r6 00000081
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e6
aluout 00000000
cycle_counter 00000626
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1575
r2 000000e6
r3 00000212
r4 00000258
r5 00000082
r6 00000081
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e6
aluout 00000000
cycle_counter 00000627
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1576
r2 000000e6
r3 00000212
r4 00000258
r5 00000082
r6 00000081
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000e6
aluout 00000000
cycle_counter 00000628
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1577
r2 000000e6
r3 00000212
r4 00000258
r5 00000082
r6 00000081
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000212
aluout 00000000
cycle_counter 00000629
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1578
r2 000000e6
r3 00000212
r4 00000258
r5 00000082
r6 00000081
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000212
aluout 00000000
cycle_counter 0000062a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1579
r2 000000e6
r3 00000212
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000212
aluout 00000000
cycle_counter 0000062b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1580
r2 000000e6
r3 00000212
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000212
aluout 00000000
cycle_counter 0000062c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1581
r2 000000e6
r3 00000212
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000212
aluout 00000000
cycle_counter 0000062d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1582
r2 000000e6
r3 00000212
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000212
aluout 00000000
cycle_counter 0000062e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1583
r2 000000e6
r3 00000212
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e6
alu1 00000001
aluout 00000000
cycle_counter 0000062f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1584
r2 000000e6
r3 00000212
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e6
alu1 00000001
aluout 000000e7
cycle_counter 00000630
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1585
r2 000000e7
r3 00000212
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e6
alu1 00000001
aluout 000000e7
cycle_counter 00000631
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1586
r2 000000e7
r3 00000212
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e6
alu1 00000001
aluout 000000e7
cycle_counter 00000632
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1587
r2 000000e7
r3 00000212
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e6
alu1 00000001
aluout 000000e7
cycle_counter 00000633
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1588
r2 000000e7
r3 00000212
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000e6
alu1 00000001
aluout 000000e7
cycle_counter 00000634
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1589
r2 000000e7
r3 00000212
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000212
alu1 00000001
aluout 000000e7
cycle_counter 00000635
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1590
r2 000000e7
r3 00000212
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000212
alu1 00000001
aluout 00000213
cycle_counter 00000636
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1591
r2 000000e7
r3 00000213
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000212
alu1 00000001
aluout 00000213
cycle_counter 00000637
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1592
r2 000000e7
r3 00000213
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000212
alu1 00000001
aluout 00000213
cycle_counter 00000638
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1593
r2 000000e7
r3 00000213
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000212
alu1 00000001
aluout 00000213
cycle_counter 00000639
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1594
r2 000000e7
r3 00000213
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000212
alu1 00000001
aluout 00000213
cycle_counter 0000063a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1595
r2 000000e7
r3 00000213
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000082
alu1 00000082
aluout 00000213
cycle_counter 0000063b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1596
r2 000000e7
r3 00000213
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000082
alu1 00000082
aluout 00000001
cycle_counter 0000063c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1597
r2 000000e7
r3 00000213
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000082
alu1 00000082
aluout 00000001
cycle_counter 0000063d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1598
r2 000000e7
r3 00000213
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000082
alu1 00000082
aluout 00000001
cycle_counter 0000063e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1599
r2 000000e7
r3 00000213
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000082
alu1 00000082
aluout 00000001
cycle_counter 0000063f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1600
r2 000000e7
r3 00000213
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000082
alu1 00000082
aluout 00000001
cycle_counter 00000640
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1601
r2 000000e7
r3 00000213
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000213
alu1 00000258
aluout 00000001
cycle_counter 00000641
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1602
r2 000000e7
r3 00000213
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000213
alu1 00000258
aluout 00000000
cycle_counter 00000642
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1603
r2 000000e7
r3 00000213
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000213
alu1 00000258
aluout 00000000
cycle_counter 00000643
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1604
r2 000000e7
r3 00000213
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000213
alu1 00000258
aluout 00000000
cycle_counter 00000644
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1605
r2 000000e7
r3 00000213
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000213
alu1 00000258
aluout 00000000
cycle_counter 00000645
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1606
r2 000000e7
r3 00000213
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000213
alu1 00000258
aluout 00000000
cycle_counter 00000646
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1607
r2 000000e7
r3 00000213
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e7
aluout 00000000
cycle_counter 00000647
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1608
r2 000000e7
r3 00000213
r4 00000258
r5 00000082
r6 00000082
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e7
aluout 00000000
cycle_counter 00000648
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1609
r2 000000e7
r3 00000213
r4 00000258
r5 00000083
r6 00000082
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e7
aluout 00000000
cycle_counter 00000649
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1610
r2 000000e7
r3 00000213
r4 00000258
r5 00000083
r6 00000082
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e7
aluout 00000000
cycle_counter 0000064a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1611
r2 000000e7
r3 00000213
r4 00000258
r5 00000083
r6 00000082
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e7
aluout 00000000
cycle_counter 0000064b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1612
r2 000000e7
r3 00000213
r4 00000258
r5 00000083
r6 00000082
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000e7
aluout 00000000
cycle_counter 0000064c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1613
r2 000000e7
r3 00000213
r4 00000258
r5 00000083
r6 00000082
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000213
aluout 00000000
cycle_counter 0000064d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1614
r2 000000e7
r3 00000213
r4 00000258
r5 00000083
r6 00000082
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000213
aluout 00000000
cycle_counter 0000064e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1615
r2 000000e7
r3 00000213
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000213
aluout 00000000
cycle_counter 0000064f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1616
r2 000000e7
r3 00000213
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000213
aluout 00000000
cycle_counter 00000650
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1617
r2 000000e7
r3 00000213
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000213
aluout 00000000
cycle_counter 00000651
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1618
r2 000000e7
r3 00000213
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000213
aluout 00000000
cycle_counter 00000652
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1619
r2 000000e7
r3 00000213
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e7
alu1 00000001
aluout 00000000
cycle_counter 00000653
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1620
r2 000000e7
r3 00000213
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e7
alu1 00000001
aluout 000000e8
cycle_counter 00000654
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1621
r2 000000e8
r3 00000213
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e7
alu1 00000001
aluout 000000e8
cycle_counter 00000655
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1622
r2 000000e8
r3 00000213
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e7
alu1 00000001
aluout 000000e8
cycle_counter 00000656
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1623
r2 000000e8
r3 00000213
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e7
alu1 00000001
aluout 000000e8
cycle_counter 00000657
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1624
r2 000000e8
r3 00000213
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000e7
alu1 00000001
aluout 000000e8
cycle_counter 00000658
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1625
r2 000000e8
r3 00000213
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000213
alu1 00000001
aluout 000000e8
cycle_counter 00000659
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1626
r2 000000e8
r3 00000213
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000213
alu1 00000001
aluout 00000214
cycle_counter 0000065a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1627
r2 000000e8
r3 00000214
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000213
alu1 00000001
aluout 00000214
cycle_counter 0000065b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1628
r2 000000e8
r3 00000214
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000213
alu1 00000001
aluout 00000214
cycle_counter 0000065c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1629
r2 000000e8
r3 00000214
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000213
alu1 00000001
aluout 00000214
cycle_counter 0000065d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1630
r2 000000e8
r3 00000214
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000213
alu1 00000001
aluout 00000214
cycle_counter 0000065e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1631
r2 000000e8
r3 00000214
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000083
alu1 00000083
aluout 00000214
cycle_counter 0000065f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1632
r2 000000e8
r3 00000214
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000083
alu1 00000083
aluout 00000001
cycle_counter 00000660
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1633
r2 000000e8
r3 00000214
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000083
alu1 00000083
aluout 00000001
cycle_counter 00000661
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1634
r2 000000e8
r3 00000214
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000083
alu1 00000083
aluout 00000001
cycle_counter 00000662
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1635
r2 000000e8
r3 00000214
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000083
alu1 00000083
aluout 00000001
cycle_counter 00000663
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1636
r2 000000e8
r3 00000214
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000083
alu1 00000083
aluout 00000001
cycle_counter 00000664
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1637
r2 000000e8
r3 00000214
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000214
alu1 00000258
aluout 00000001
cycle_counter 00000665
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1638
r2 000000e8
r3 00000214
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000214
alu1 00000258
aluout 00000000
cycle_counter 00000666
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1639
r2 000000e8
r3 00000214
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000214
alu1 00000258
aluout 00000000
cycle_counter 00000667
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1640
r2 000000e8
r3 00000214
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000214
alu1 00000258
aluout 00000000
cycle_counter 00000668
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1641
r2 000000e8
r3 00000214
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000214
alu1 00000258
aluout 00000000
cycle_counter 00000669
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1642
r2 000000e8
r3 00000214
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000214
alu1 00000258
aluout 00000000
cycle_counter 0000066a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1643
r2 000000e8
r3 00000214
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e8
aluout 00000000
cycle_counter 0000066b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1644
r2 000000e8
r3 00000214
r4 00000258
r5 00000083
r6 00000083
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e8
aluout 00000000
cycle_counter 0000066c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1645
r2 000000e8
r3 00000214
r4 00000258
r5 00000084
r6 00000083
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e8
aluout 00000000
cycle_counter 0000066d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1646
r2 000000e8
r3 00000214
r4 00000258
r5 00000084
r6 00000083
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e8
aluout 00000000
cycle_counter 0000066e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1647
r2 000000e8
r3 00000214
r4 00000258
r5 00000084
r6 00000083
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e8
aluout 00000000
cycle_counter 0000066f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1648
r2 000000e8
r3 00000214
r4 00000258
r5 00000084
r6 00000083
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000e8
aluout 00000000
cycle_counter 00000670
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1649
r2 000000e8
r3 00000214
r4 00000258
r5 00000084
r6 00000083
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000214
aluout 00000000
cycle_counter 00000671
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1650
r2 000000e8
r3 00000214
r4 00000258
r5 00000084
r6 00000083
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000214
aluout 00000000
cycle_counter 00000672
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1651
r2 000000e8
r3 00000214
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000214
aluout 00000000
cycle_counter 00000673
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1652
r2 000000e8
r3 00000214
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000214
aluout 00000000
cycle_counter 00000674
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1653
r2 000000e8
r3 00000214
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000214
aluout 00000000
cycle_counter 00000675
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1654
r2 000000e8
r3 00000214
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000214
aluout 00000000
cycle_counter 00000676
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1655
r2 000000e8
r3 00000214
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e8
alu1 00000001
aluout 00000000
cycle_counter 00000677
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1656
r2 000000e8
r3 00000214
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e8
alu1 00000001
aluout 000000e9
cycle_counter 00000678
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1657
r2 000000e9
r3 00000214
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e8
alu1 00000001
aluout 000000e9
cycle_counter 00000679
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1658
r2 000000e9
r3 00000214
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e8
alu1 00000001
aluout 000000e9
cycle_counter 0000067a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1659
r2 000000e9
r3 00000214
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e8
alu1 00000001
aluout 000000e9
cycle_counter 0000067b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1660
r2 000000e9
r3 00000214
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000e8
alu1 00000001
aluout 000000e9
cycle_counter 0000067c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1661
r2 000000e9
r3 00000214
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000214
alu1 00000001
aluout 000000e9
cycle_counter 0000067d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1662
r2 000000e9
r3 00000214
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000214
alu1 00000001
aluout 00000215
cycle_counter 0000067e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1663
r2 000000e9
r3 00000215
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000214
alu1 00000001
aluout 00000215
cycle_counter 0000067f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1664
r2 000000e9
r3 00000215
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000214
alu1 00000001
aluout 00000215
cycle_counter 00000680
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1665
r2 000000e9
r3 00000215
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000214
alu1 00000001
aluout 00000215
cycle_counter 00000681
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1666
r2 000000e9
r3 00000215
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000214
alu1 00000001
aluout 00000215
cycle_counter 00000682
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1667
r2 000000e9
r3 00000215
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000084
alu1 00000084
aluout 00000215
cycle_counter 00000683
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1668
r2 000000e9
r3 00000215
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000084
alu1 00000084
aluout 00000001
cycle_counter 00000684
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1669
r2 000000e9
r3 00000215
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000084
alu1 00000084
aluout 00000001
cycle_counter 00000685
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1670
r2 000000e9
r3 00000215
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000084
alu1 00000084
aluout 00000001
cycle_counter 00000686
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1671
r2 000000e9
r3 00000215
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000084
alu1 00000084
aluout 00000001
cycle_counter 00000687
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1672
r2 000000e9
r3 00000215
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000084
alu1 00000084
aluout 00000001
cycle_counter 00000688
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1673
r2 000000e9
r3 00000215
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000215
alu1 00000258
aluout 00000001
cycle_counter 00000689
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1674
r2 000000e9
r3 00000215
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000215
alu1 00000258
aluout 00000000
cycle_counter 0000068a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1675
r2 000000e9
r3 00000215
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000215
alu1 00000258
aluout 00000000
cycle_counter 0000068b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1676
r2 000000e9
r3 00000215
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000215
alu1 00000258
aluout 00000000
cycle_counter 0000068c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1677
r2 000000e9
r3 00000215
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000215
alu1 00000258
aluout 00000000
cycle_counter 0000068d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1678
r2 000000e9
r3 00000215
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000215
alu1 00000258
aluout 00000000
cycle_counter 0000068e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1679
r2 000000e9
r3 00000215
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e9
aluout 00000000
cycle_counter 0000068f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1680
r2 000000e9
r3 00000215
r4 00000258
r5 00000084
r6 00000084
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e9
aluout 00000000
cycle_counter 00000690
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1681
r2 000000e9
r3 00000215
r4 00000258
r5 00000085
r6 00000084
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e9
aluout 00000000
cycle_counter 00000691
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1682
r2 000000e9
r3 00000215
r4 00000258
r5 00000085
r6 00000084
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e9
aluout 00000000
cycle_counter 00000692
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1683
r2 000000e9
r3 00000215
r4 00000258
r5 00000085
r6 00000084
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000e9
aluout 00000000
cycle_counter 00000693
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1684
r2 000000e9
r3 00000215
r4 00000258
r5 00000085
r6 00000084
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000e9
aluout 00000000
cycle_counter 00000694
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1685
r2 000000e9
r3 00000215
r4 00000258
r5 00000085
r6 00000084
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000215
aluout 00000000
cycle_counter 00000695
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1686
r2 000000e9
r3 00000215
r4 00000258
r5 00000085
r6 00000084
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000215
aluout 00000000
cycle_counter 00000696
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1687
r2 000000e9
r3 00000215
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000215
aluout 00000000
cycle_counter 00000697
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1688
r2 000000e9
r3 00000215
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000215
aluout 00000000
cycle_counter 00000698
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1689
r2 000000e9
r3 00000215
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000215
aluout 00000000
cycle_counter 00000699
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1690
r2 000000e9
r3 00000215
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000215
aluout 00000000
cycle_counter 0000069a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1691
r2 000000e9
r3 00000215
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e9
alu1 00000001
aluout 00000000
cycle_counter 0000069b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1692
r2 000000e9
r3 00000215
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e9
alu1 00000001
aluout 000000ea
cycle_counter 0000069c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1693
r2 000000ea
r3 00000215
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e9
alu1 00000001
aluout 000000ea
cycle_counter 0000069d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1694
r2 000000ea
r3 00000215
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e9
alu1 00000001
aluout 000000ea
cycle_counter 0000069e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1695
r2 000000ea
r3 00000215
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000e9
alu1 00000001
aluout 000000ea
cycle_counter 0000069f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1696
r2 000000ea
r3 00000215
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000e9
alu1 00000001
aluout 000000ea
cycle_counter 000006a0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1697
r2 000000ea
r3 00000215
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000215
alu1 00000001
aluout 000000ea
cycle_counter 000006a1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1698
r2 000000ea
r3 00000215
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000215
alu1 00000001
aluout 00000216
cycle_counter 000006a2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1699
r2 000000ea
r3 00000216
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000215
alu1 00000001
aluout 00000216
cycle_counter 000006a3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1700
r2 000000ea
r3 00000216
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000215
alu1 00000001
aluout 00000216
cycle_counter 000006a4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1701
r2 000000ea
r3 00000216
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000215
alu1 00000001
aluout 00000216
cycle_counter 000006a5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1702
r2 000000ea
r3 00000216
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000215
alu1 00000001
aluout 00000216
cycle_counter 000006a6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1703
r2 000000ea
r3 00000216
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000085
alu1 00000085
aluout 00000216
cycle_counter 000006a7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1704
r2 000000ea
r3 00000216
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000085
alu1 00000085
aluout 00000001
cycle_counter 000006a8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1705
r2 000000ea
r3 00000216
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000085
alu1 00000085
aluout 00000001
cycle_counter 000006a9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1706
r2 000000ea
r3 00000216
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000085
alu1 00000085
aluout 00000001
cycle_counter 000006aa
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1707
r2 000000ea
r3 00000216
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000085
alu1 00000085
aluout 00000001
cycle_counter 000006ab
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1708
r2 000000ea
r3 00000216
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000085
alu1 00000085
aluout 00000001
cycle_counter 000006ac
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1709
r2 000000ea
r3 00000216
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000216
alu1 00000258
aluout 00000001
cycle_counter 000006ad
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1710
r2 000000ea
r3 00000216
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000216
alu1 00000258
aluout 00000000
cycle_counter 000006ae
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1711
r2 000000ea
r3 00000216
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000216
alu1 00000258
aluout 00000000
cycle_counter 000006af
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1712
r2 000000ea
r3 00000216
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000216
alu1 00000258
aluout 00000000
cycle_counter 000006b0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1713
r2 000000ea
r3 00000216
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000216
alu1 00000258
aluout 00000000
cycle_counter 000006b1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1714
r2 000000ea
r3 00000216
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000216
alu1 00000258
aluout 00000000
cycle_counter 000006b2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1715
r2 000000ea
r3 00000216
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ea
aluout 00000000
cycle_counter 000006b3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1716
r2 000000ea
r3 00000216
r4 00000258
r5 00000085
r6 00000085
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ea
aluout 00000000
cycle_counter 000006b4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1717
r2 000000ea
r3 00000216
r4 00000258
r5 00000086
r6 00000085
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ea
aluout 00000000
cycle_counter 000006b5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1718
r2 000000ea
r3 00000216
r4 00000258
r5 00000086
r6 00000085
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ea
aluout 00000000
cycle_counter 000006b6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1719
r2 000000ea
r3 00000216
r4 00000258
r5 00000086
r6 00000085
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ea
aluout 00000000
cycle_counter 000006b7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1720
r2 000000ea
r3 00000216
r4 00000258
r5 00000086
r6 00000085
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000ea
aluout 00000000
cycle_counter 000006b8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1721
r2 000000ea
r3 00000216
r4 00000258
r5 00000086
r6 00000085
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000216
aluout 00000000
cycle_counter 000006b9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1722
r2 000000ea
r3 00000216
r4 00000258
r5 00000086
r6 00000085
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000216
aluout 00000000
cycle_counter 000006ba
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1723
r2 000000ea
r3 00000216
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000216
aluout 00000000
cycle_counter 000006bb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1724
r2 000000ea
r3 00000216
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000216
aluout 00000000
cycle_counter 000006bc
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1725
r2 000000ea
r3 00000216
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000216
aluout 00000000
cycle_counter 000006bd
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1726
r2 000000ea
r3 00000216
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000216
aluout 00000000
cycle_counter 000006be
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1727
r2 000000ea
r3 00000216
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ea
alu1 00000001
aluout 00000000
cycle_counter 000006bf
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1728
r2 000000ea
r3 00000216
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ea
alu1 00000001
aluout 000000eb
cycle_counter 000006c0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1729
r2 000000eb
r3 00000216
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ea
alu1 00000001
aluout 000000eb
cycle_counter 000006c1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1730
r2 000000eb
r3 00000216
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ea
alu1 00000001
aluout 000000eb
cycle_counter 000006c2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1731
r2 000000eb
r3 00000216
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ea
alu1 00000001
aluout 000000eb
cycle_counter 000006c3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1732
r2 000000eb
r3 00000216
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000ea
alu1 00000001
aluout 000000eb
cycle_counter 000006c4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1733
r2 000000eb
r3 00000216
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000216
alu1 00000001
aluout 000000eb
cycle_counter 000006c5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1734
r2 000000eb
r3 00000216
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000216
alu1 00000001
aluout 00000217
cycle_counter 000006c6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1735
r2 000000eb
r3 00000217
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000216
alu1 00000001
aluout 00000217
cycle_counter 000006c7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1736
r2 000000eb
r3 00000217
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000216
alu1 00000001
aluout 00000217
cycle_counter 000006c8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1737
r2 000000eb
r3 00000217
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000216
alu1 00000001
aluout 00000217
cycle_counter 000006c9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1738
r2 000000eb
r3 00000217
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000216
alu1 00000001
aluout 00000217
cycle_counter 000006ca
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1739
r2 000000eb
r3 00000217
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000086
alu1 00000086
aluout 00000217
cycle_counter 000006cb
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1740
r2 000000eb
r3 00000217
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000086
alu1 00000086
aluout 00000001
cycle_counter 000006cc
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1741
r2 000000eb
r3 00000217
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000086
alu1 00000086
aluout 00000001
cycle_counter 000006cd
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1742
r2 000000eb
r3 00000217
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000086
alu1 00000086
aluout 00000001
cycle_counter 000006ce
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1743
r2 000000eb
r3 00000217
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000086
alu1 00000086
aluout 00000001
cycle_counter 000006cf
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1744
r2 000000eb
r3 00000217
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000086
alu1 00000086
aluout 00000001
cycle_counter 000006d0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1745
r2 000000eb
r3 00000217
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000217
alu1 00000258
aluout 00000001
cycle_counter 000006d1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1746
r2 000000eb
r3 00000217
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000217
alu1 00000258
aluout 00000000
cycle_counter 000006d2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1747
r2 000000eb
r3 00000217
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000217
alu1 00000258
aluout 00000000
cycle_counter 000006d3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1748
r2 000000eb
r3 00000217
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000217
alu1 00000258
aluout 00000000
cycle_counter 000006d4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1749
r2 000000eb
r3 00000217
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000217
alu1 00000258
aluout 00000000
cycle_counter 000006d5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1750
r2 000000eb
r3 00000217
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000217
alu1 00000258
aluout 00000000
cycle_counter 000006d6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1751
r2 000000eb
r3 00000217
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000eb
aluout 00000000
cycle_counter 000006d7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1752
r2 000000eb
r3 00000217
r4 00000258
r5 00000086
r6 00000086
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000eb
aluout 00000000
cycle_counter 000006d8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1753
r2 000000eb
r3 00000217
r4 00000258
r5 00000087
r6 00000086
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000eb
aluout 00000000
cycle_counter 000006d9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1754
r2 000000eb
r3 00000217
r4 00000258
r5 00000087
r6 00000086
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000eb
aluout 00000000
cycle_counter 000006da
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1755
r2 000000eb
r3 00000217
r4 00000258
r5 00000087
r6 00000086
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000eb
aluout 00000000
cycle_counter 000006db
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1756
r2 000000eb
r3 00000217
r4 00000258
r5 00000087
r6 00000086
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000eb
aluout 00000000
cycle_counter 000006dc
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1757
r2 000000eb
r3 00000217
r4 00000258
r5 00000087
r6 00000086
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000217
aluout 00000000
cycle_counter 000006dd
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1758
r2 000000eb
r3 00000217
r4 00000258
r5 00000087
r6 00000086
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000217
aluout 00000000
cycle_counter 000006de
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1759
r2 000000eb
r3 00000217
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000217
aluout 00000000
cycle_counter 000006df
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1760
r2 000000eb
r3 00000217
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000217
aluout 00000000
cycle_counter 000006e0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1761
r2 000000eb
r3 00000217
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000217
aluout 00000000
cycle_counter 000006e1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1762
r2 000000eb
r3 00000217
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000217
aluout 00000000
cycle_counter 000006e2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1763
r2 000000eb
r3 00000217
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000eb
alu1 00000001
aluout 00000000
cycle_counter 000006e3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1764
r2 000000eb
r3 00000217
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000eb
alu1 00000001
aluout 000000ec
cycle_counter 000006e4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1765
r2 000000ec
r3 00000217
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000eb
alu1 00000001
aluout 000000ec
cycle_counter 000006e5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1766
r2 000000ec
r3 00000217
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000eb
alu1 00000001
aluout 000000ec
cycle_counter 000006e6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1767
r2 000000ec
r3 00000217
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000eb
alu1 00000001
aluout 000000ec
cycle_counter 000006e7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1768
r2 000000ec
r3 00000217
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000eb
alu1 00000001
aluout 000000ec
cycle_counter 000006e8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1769
r2 000000ec
r3 00000217
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000217
alu1 00000001
aluout 000000ec
cycle_counter 000006e9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1770
r2 000000ec
r3 00000217
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000217
alu1 00000001
aluout 00000218
cycle_counter 000006ea
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1771
r2 000000ec
r3 00000218
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000217
alu1 00000001
aluout 00000218
cycle_counter 000006eb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1772
r2 000000ec
r3 00000218
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000217
alu1 00000001
aluout 00000218
cycle_counter 000006ec
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1773
r2 000000ec
r3 00000218
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000217
alu1 00000001
aluout 00000218
cycle_counter 000006ed
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1774
r2 000000ec
r3 00000218
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000217
alu1 00000001
aluout 00000218
cycle_counter 000006ee
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1775
r2 000000ec
r3 00000218
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000087
alu1 00000087
aluout 00000218
cycle_counter 000006ef
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1776
r2 000000ec
r3 00000218
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000087
alu1 00000087
aluout 00000001
cycle_counter 000006f0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1777
r2 000000ec
r3 00000218
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000087
alu1 00000087
aluout 00000001
cycle_counter 000006f1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1778
r2 000000ec
r3 00000218
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000087
alu1 00000087
aluout 00000001
cycle_counter 000006f2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1779
r2 000000ec
r3 00000218
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000087
alu1 00000087
aluout 00000001
cycle_counter 000006f3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1780
r2 000000ec
r3 00000218
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000087
alu1 00000087
aluout 00000001
cycle_counter 000006f4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1781
r2 000000ec
r3 00000218
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000218
alu1 00000258
aluout 00000001
cycle_counter 000006f5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1782
r2 000000ec
r3 00000218
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000218
alu1 00000258
aluout 00000000
cycle_counter 000006f6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1783
r2 000000ec
r3 00000218
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000218
alu1 00000258
aluout 00000000
cycle_counter 000006f7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1784
r2 000000ec
r3 00000218
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000218
alu1 00000258
aluout 00000000
cycle_counter 000006f8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1785
r2 000000ec
r3 00000218
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000218
alu1 00000258
aluout 00000000
cycle_counter 000006f9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1786
r2 000000ec
r3 00000218
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000218
alu1 00000258
aluout 00000000
cycle_counter 000006fa
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1787
r2 000000ec
r3 00000218
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ec
aluout 00000000
cycle_counter 000006fb
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1788
r2 000000ec
r3 00000218
r4 00000258
r5 00000087
r6 00000087
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ec
aluout 00000000
cycle_counter 000006fc
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1789
r2 000000ec
r3 00000218
r4 00000258
r5 00000088
r6 00000087
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ec
aluout 00000000
cycle_counter 000006fd
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1790
r2 000000ec
r3 00000218
r4 00000258
r5 00000088
r6 00000087
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ec
aluout 00000000
cycle_counter 000006fe
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1791
r2 000000ec
r3 00000218
r4 00000258
r5 00000088
r6 00000087
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ec
aluout 00000000
cycle_counter 000006ff
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1792
r2 000000ec
r3 00000218
r4 00000258
r5 00000088
r6 00000087
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000ec
aluout 00000000
cycle_counter 00000700
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1793
r2 000000ec
r3 00000218
r4 00000258
r5 00000088
r6 00000087
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000218
aluout 00000000
cycle_counter 00000701
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1794
r2 000000ec
r3 00000218
r4 00000258
r5 00000088
r6 00000087
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000218
aluout 00000000
cycle_counter 00000702
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1795
r2 000000ec
r3 00000218
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000218
aluout 00000000
cycle_counter 00000703
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1796
r2 000000ec
r3 00000218
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000218
aluout 00000000
cycle_counter 00000704
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1797
r2 000000ec
r3 00000218
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000218
aluout 00000000
cycle_counter 00000705
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1798
r2 000000ec
r3 00000218
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000218
aluout 00000000
cycle_counter 00000706
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1799
r2 000000ec
r3 00000218
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ec
alu1 00000001
aluout 00000000
cycle_counter 00000707
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1800
r2 000000ec
r3 00000218
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ec
alu1 00000001
aluout 000000ed
cycle_counter 00000708
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1801
r2 000000ed
r3 00000218
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ec
alu1 00000001
aluout 000000ed
cycle_counter 00000709
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1802
r2 000000ed
r3 00000218
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ec
alu1 00000001
aluout 000000ed
cycle_counter 0000070a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1803
r2 000000ed
r3 00000218
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ec
alu1 00000001
aluout 000000ed
cycle_counter 0000070b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1804
r2 000000ed
r3 00000218
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000ec
alu1 00000001
aluout 000000ed
cycle_counter 0000070c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1805
r2 000000ed
r3 00000218
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000218
alu1 00000001
aluout 000000ed
cycle_counter 0000070d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1806
r2 000000ed
r3 00000218
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000218
alu1 00000001
aluout 00000219
cycle_counter 0000070e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1807
r2 000000ed
r3 00000219
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000218
alu1 00000001
aluout 00000219
cycle_counter 0000070f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1808
r2 000000ed
r3 00000219
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000218
alu1 00000001
aluout 00000219
cycle_counter 00000710
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1809
r2 000000ed
r3 00000219
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000218
alu1 00000001
aluout 00000219
cycle_counter 00000711
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1810
r2 000000ed
r3 00000219
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000218
alu1 00000001
aluout 00000219
cycle_counter 00000712
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1811
r2 000000ed
r3 00000219
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000088
alu1 00000088
aluout 00000219
cycle_counter 00000713
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1812
r2 000000ed
r3 00000219
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000088
alu1 00000088
aluout 00000001
cycle_counter 00000714
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1813
r2 000000ed
r3 00000219
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000088
alu1 00000088
aluout 00000001
cycle_counter 00000715
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1814
r2 000000ed
r3 00000219
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000088
alu1 00000088
aluout 00000001
cycle_counter 00000716
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1815
r2 000000ed
r3 00000219
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000088
alu1 00000088
aluout 00000001
cycle_counter 00000717
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1816
r2 000000ed
r3 00000219
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000088
alu1 00000088
aluout 00000001
cycle_counter 00000718
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1817
r2 000000ed
r3 00000219
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000219
alu1 00000258
aluout 00000001
cycle_counter 00000719
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1818
r2 000000ed
r3 00000219
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000219
alu1 00000258
aluout 00000000
cycle_counter 0000071a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1819
r2 000000ed
r3 00000219
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000219
alu1 00000258
aluout 00000000
cycle_counter 0000071b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1820
r2 000000ed
r3 00000219
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000219
alu1 00000258
aluout 00000000
cycle_counter 0000071c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1821
r2 000000ed
r3 00000219
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000219
alu1 00000258
aluout 00000000
cycle_counter 0000071d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1822
r2 000000ed
r3 00000219
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000219
alu1 00000258
aluout 00000000
cycle_counter 0000071e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1823
r2 000000ed
r3 00000219
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ed
aluout 00000000
cycle_counter 0000071f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1824
r2 000000ed
r3 00000219
r4 00000258
r5 00000088
r6 00000088
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ed
aluout 00000000
cycle_counter 00000720
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1825
r2 000000ed
r3 00000219
r4 00000258
r5 00000089
r6 00000088
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ed
aluout 00000000
cycle_counter 00000721
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1826
r2 000000ed
r3 00000219
r4 00000258
r5 00000089
r6 00000088
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ed
aluout 00000000
cycle_counter 00000722
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1827
r2 000000ed
r3 00000219
r4 00000258
r5 00000089
r6 00000088
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ed
aluout 00000000
cycle_counter 00000723
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1828
r2 000000ed
r3 00000219
r4 00000258
r5 00000089
r6 00000088
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000ed
aluout 00000000
cycle_counter 00000724
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1829
r2 000000ed
r3 00000219
r4 00000258
r5 00000089
r6 00000088
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000219
aluout 00000000
cycle_counter 00000725
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1830
r2 000000ed
r3 00000219
r4 00000258
r5 00000089
r6 00000088
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000219
aluout 00000000
cycle_counter 00000726
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1831
r2 000000ed
r3 00000219
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000219
aluout 00000000
cycle_counter 00000727
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1832
r2 000000ed
r3 00000219
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000219
aluout 00000000
cycle_counter 00000728
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1833
r2 000000ed
r3 00000219
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000219
aluout 00000000
cycle_counter 00000729
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1834
r2 000000ed
r3 00000219
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000219
aluout 00000000
cycle_counter 0000072a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1835
r2 000000ed
r3 00000219
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ed
alu1 00000001
aluout 00000000
cycle_counter 0000072b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1836
r2 000000ed
r3 00000219
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ed
alu1 00000001
aluout 000000ee
cycle_counter 0000072c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1837
r2 000000ee
r3 00000219
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ed
alu1 00000001
aluout 000000ee
cycle_counter 0000072d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1838
r2 000000ee
r3 00000219
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ed
alu1 00000001
aluout 000000ee
cycle_counter 0000072e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1839
r2 000000ee
r3 00000219
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ed
alu1 00000001
aluout 000000ee
cycle_counter 0000072f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1840
r2 000000ee
r3 00000219
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000ed
alu1 00000001
aluout 000000ee
cycle_counter 00000730
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1841
r2 000000ee
r3 00000219
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000219
alu1 00000001
aluout 000000ee
cycle_counter 00000731
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1842
r2 000000ee
r3 00000219
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000219
alu1 00000001
aluout 0000021a
cycle_counter 00000732
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1843
r2 000000ee
r3 0000021a
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000219
alu1 00000001
aluout 0000021a
cycle_counter 00000733
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1844
r2 000000ee
r3 0000021a
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000219
alu1 00000001
aluout 0000021a
cycle_counter 00000734
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1845
r2 000000ee
r3 0000021a
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000219
alu1 00000001
aluout 0000021a
cycle_counter 00000735
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1846
r2 000000ee
r3 0000021a
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000219
alu1 00000001
aluout 0000021a
cycle_counter 00000736
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1847
r2 000000ee
r3 0000021a
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000089
alu1 00000089
aluout 0000021a
cycle_counter 00000737
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1848
r2 000000ee
r3 0000021a
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000089
alu1 00000089
aluout 00000001
cycle_counter 00000738
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1849
r2 000000ee
r3 0000021a
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000089
alu1 00000089
aluout 00000001
cycle_counter 00000739
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1850
r2 000000ee
r3 0000021a
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000089
alu1 00000089
aluout 00000001
cycle_counter 0000073a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1851
r2 000000ee
r3 0000021a
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000089
alu1 00000089
aluout 00000001
cycle_counter 0000073b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1852
r2 000000ee
r3 0000021a
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000089
alu1 00000089
aluout 00000001
cycle_counter 0000073c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1853
r2 000000ee
r3 0000021a
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021a
alu1 00000258
aluout 00000001
cycle_counter 0000073d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1854
r2 000000ee
r3 0000021a
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021a
alu1 00000258
aluout 00000000
cycle_counter 0000073e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1855
r2 000000ee
r3 0000021a
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021a
alu1 00000258
aluout 00000000
cycle_counter 0000073f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1856
r2 000000ee
r3 0000021a
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021a
alu1 00000258
aluout 00000000
cycle_counter 00000740
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1857
r2 000000ee
r3 0000021a
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021a
alu1 00000258
aluout 00000000
cycle_counter 00000741
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1858
r2 000000ee
r3 0000021a
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000021a
alu1 00000258
aluout 00000000
cycle_counter 00000742
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1859
r2 000000ee
r3 0000021a
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ee
aluout 00000000
cycle_counter 00000743
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1860
r2 000000ee
r3 0000021a
r4 00000258
r5 00000089
r6 00000089
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ee
aluout 00000000
cycle_counter 00000744
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1861
r2 000000ee
r3 0000021a
r4 00000258
r5 0000008a
r6 00000089
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ee
aluout 00000000
cycle_counter 00000745
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1862
r2 000000ee
r3 0000021a
r4 00000258
r5 0000008a
r6 00000089
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ee
aluout 00000000
cycle_counter 00000746
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1863
r2 000000ee
r3 0000021a
r4 00000258
r5 0000008a
r6 00000089
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ee
aluout 00000000
cycle_counter 00000747
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1864
r2 000000ee
r3 0000021a
r4 00000258
r5 0000008a
r6 00000089
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000ee
aluout 00000000
cycle_counter 00000748
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1865
r2 000000ee
r3 0000021a
r4 00000258
r5 0000008a
r6 00000089
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021a
aluout 00000000
cycle_counter 00000749
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1866
r2 000000ee
r3 0000021a
r4 00000258
r5 0000008a
r6 00000089
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021a
aluout 00000000
cycle_counter 0000074a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1867
r2 000000ee
r3 0000021a
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021a
aluout 00000000
cycle_counter 0000074b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1868
r2 000000ee
r3 0000021a
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021a
aluout 00000000
cycle_counter 0000074c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1869
r2 000000ee
r3 0000021a
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021a
aluout 00000000
cycle_counter 0000074d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1870
r2 000000ee
r3 0000021a
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000021a
aluout 00000000
cycle_counter 0000074e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1871
r2 000000ee
r3 0000021a
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ee
alu1 00000001
aluout 00000000
cycle_counter 0000074f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1872
r2 000000ee
r3 0000021a
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ee
alu1 00000001
aluout 000000ef
cycle_counter 00000750
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1873
r2 000000ef
r3 0000021a
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ee
alu1 00000001
aluout 000000ef
cycle_counter 00000751
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1874
r2 000000ef
r3 0000021a
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ee
alu1 00000001
aluout 000000ef
cycle_counter 00000752
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1875
r2 000000ef
r3 0000021a
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ee
alu1 00000001
aluout 000000ef
cycle_counter 00000753
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1876
r2 000000ef
r3 0000021a
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000ee
alu1 00000001
aluout 000000ef
cycle_counter 00000754
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1877
r2 000000ef
r3 0000021a
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021a
alu1 00000001
aluout 000000ef
cycle_counter 00000755
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1878
r2 000000ef
r3 0000021a
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021a
alu1 00000001
aluout 0000021b
cycle_counter 00000756
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1879
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021a
alu1 00000001
aluout 0000021b
cycle_counter 00000757
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1880
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021a
alu1 00000001
aluout 0000021b
cycle_counter 00000758
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1881
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021a
alu1 00000001
aluout 0000021b
cycle_counter 00000759
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1882
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000021a
alu1 00000001
aluout 0000021b
cycle_counter 0000075a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1883
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008a
alu1 0000008a
aluout 0000021b
cycle_counter 0000075b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1884
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008a
alu1 0000008a
aluout 00000001
cycle_counter 0000075c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1885
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008a
alu1 0000008a
aluout 00000001
cycle_counter 0000075d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1886
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008a
alu1 0000008a
aluout 00000001
cycle_counter 0000075e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1887
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008a
alu1 0000008a
aluout 00000001
cycle_counter 0000075f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1888
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000008a
alu1 0000008a
aluout 00000001
cycle_counter 00000760
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1889
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021b
alu1 00000258
aluout 00000001
cycle_counter 00000761
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1890
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021b
alu1 00000258
aluout 00000000
cycle_counter 00000762
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1891
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021b
alu1 00000258
aluout 00000000
cycle_counter 00000763
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1892
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021b
alu1 00000258
aluout 00000000
cycle_counter 00000764
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1893
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021b
alu1 00000258
aluout 00000000
cycle_counter 00000765
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1894
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000021b
alu1 00000258
aluout 00000000
cycle_counter 00000766
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1895
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ef
aluout 00000000
cycle_counter 00000767
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1896
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008a
r6 0000008a
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ef
aluout 00000000
cycle_counter 00000768
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1897
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008b
r6 0000008a
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ef
aluout 00000000
cycle_counter 00000769
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1898
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008b
r6 0000008a
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ef
aluout 00000000
cycle_counter 0000076a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1899
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008b
r6 0000008a
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ef
aluout 00000000
cycle_counter 0000076b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1900
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008b
r6 0000008a
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000ef
aluout 00000000
cycle_counter 0000076c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1901
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008b
r6 0000008a
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021b
aluout 00000000
cycle_counter 0000076d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1902
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008b
r6 0000008a
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021b
aluout 00000000
cycle_counter 0000076e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1903
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021b
aluout 00000000
cycle_counter 0000076f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1904
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021b
aluout 00000000
cycle_counter 00000770
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1905
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021b
aluout 00000000
cycle_counter 00000771
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1906
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000021b
aluout 00000000
cycle_counter 00000772
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1907
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ef
alu1 00000001
aluout 00000000
cycle_counter 00000773
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1908
r2 000000ef
r3 0000021b
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ef
alu1 00000001
aluout 000000f0
cycle_counter 00000774
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1909
r2 000000f0
r3 0000021b
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ef
alu1 00000001
aluout 000000f0
cycle_counter 00000775
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1910
r2 000000f0
r3 0000021b
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ef
alu1 00000001
aluout 000000f0
cycle_counter 00000776
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1911
r2 000000f0
r3 0000021b
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ef
alu1 00000001
aluout 000000f0
cycle_counter 00000777
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1912
r2 000000f0
r3 0000021b
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000ef
alu1 00000001
aluout 000000f0
cycle_counter 00000778
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1913
r2 000000f0
r3 0000021b
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021b
alu1 00000001
aluout 000000f0
cycle_counter 00000779
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1914
r2 000000f0
r3 0000021b
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021b
alu1 00000001
aluout 0000021c
cycle_counter 0000077a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1915
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021b
alu1 00000001
aluout 0000021c
cycle_counter 0000077b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1916
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021b
alu1 00000001
aluout 0000021c
cycle_counter 0000077c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1917
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021b
alu1 00000001
aluout 0000021c
cycle_counter 0000077d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1918
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000021b
alu1 00000001
aluout 0000021c
cycle_counter 0000077e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1919
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008b
alu1 0000008b
aluout 0000021c
cycle_counter 0000077f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1920
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008b
alu1 0000008b
aluout 00000001
cycle_counter 00000780
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1921
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008b
alu1 0000008b
aluout 00000001
cycle_counter 00000781
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1922
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008b
alu1 0000008b
aluout 00000001
cycle_counter 00000782
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1923
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008b
alu1 0000008b
aluout 00000001
cycle_counter 00000783
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1924
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000008b
alu1 0000008b
aluout 00000001
cycle_counter 00000784
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1925
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021c
alu1 00000258
aluout 00000001
cycle_counter 00000785
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1926
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021c
alu1 00000258
aluout 00000000
cycle_counter 00000786
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1927
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021c
alu1 00000258
aluout 00000000
cycle_counter 00000787
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1928
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021c
alu1 00000258
aluout 00000000
cycle_counter 00000788
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1929
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021c
alu1 00000258
aluout 00000000
cycle_counter 00000789
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1930
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000021c
alu1 00000258
aluout 00000000
cycle_counter 0000078a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1931
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f0
aluout 00000000
cycle_counter 0000078b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1932
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008b
r6 0000008b
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f0
aluout 00000000
cycle_counter 0000078c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1933
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008c
r6 0000008b
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f0
aluout 00000000
cycle_counter 0000078d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1934
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008c
r6 0000008b
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f0
aluout 00000000
cycle_counter 0000078e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1935
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008c
r6 0000008b
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f0
aluout 00000000
cycle_counter 0000078f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1936
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008c
r6 0000008b
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000f0
aluout 00000000
cycle_counter 00000790
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1937
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008c
r6 0000008b
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021c
aluout 00000000
cycle_counter 00000791
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1938
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008c
r6 0000008b
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021c
aluout 00000000
cycle_counter 00000792
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1939
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021c
aluout 00000000
cycle_counter 00000793
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1940
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021c
aluout 00000000
cycle_counter 00000794
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1941
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021c
aluout 00000000
cycle_counter 00000795
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1942
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000021c
aluout 00000000
cycle_counter 00000796
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1943
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f0
alu1 00000001
aluout 00000000
cycle_counter 00000797
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1944
r2 000000f0
r3 0000021c
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f0
alu1 00000001
aluout 000000f1
cycle_counter 00000798
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1945
r2 000000f1
r3 0000021c
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f0
alu1 00000001
aluout 000000f1
cycle_counter 00000799
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1946
r2 000000f1
r3 0000021c
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f0
alu1 00000001
aluout 000000f1
cycle_counter 0000079a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1947
r2 000000f1
r3 0000021c
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f0
alu1 00000001
aluout 000000f1
cycle_counter 0000079b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1948
r2 000000f1
r3 0000021c
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000f0
alu1 00000001
aluout 000000f1
cycle_counter 0000079c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1949
r2 000000f1
r3 0000021c
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021c
alu1 00000001
aluout 000000f1
cycle_counter 0000079d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1950
r2 000000f1
r3 0000021c
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021c
alu1 00000001
aluout 0000021d
cycle_counter 0000079e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1951
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021c
alu1 00000001
aluout 0000021d
cycle_counter 0000079f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1952
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021c
alu1 00000001
aluout 0000021d
cycle_counter 000007a0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1953
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021c
alu1 00000001
aluout 0000021d
cycle_counter 000007a1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1954
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000021c
alu1 00000001
aluout 0000021d
cycle_counter 000007a2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1955
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008c
alu1 0000008c
aluout 0000021d
cycle_counter 000007a3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1956
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008c
alu1 0000008c
aluout 00000001
cycle_counter 000007a4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1957
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008c
alu1 0000008c
aluout 00000001
cycle_counter 000007a5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1958
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008c
alu1 0000008c
aluout 00000001
cycle_counter 000007a6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1959
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008c
alu1 0000008c
aluout 00000001
cycle_counter 000007a7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1960
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000008c
alu1 0000008c
aluout 00000001
cycle_counter 000007a8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1961
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021d
alu1 00000258
aluout 00000001
cycle_counter 000007a9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1962
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021d
alu1 00000258
aluout 00000000
cycle_counter 000007aa
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1963
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021d
alu1 00000258
aluout 00000000
cycle_counter 000007ab
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1964
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021d
alu1 00000258
aluout 00000000
cycle_counter 000007ac
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1965
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021d
alu1 00000258
aluout 00000000
cycle_counter 000007ad
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1966
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000021d
alu1 00000258
aluout 00000000
cycle_counter 000007ae
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1967
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f1
aluout 00000000
cycle_counter 000007af
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1968
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008c
r6 0000008c
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f1
aluout 00000000
cycle_counter 000007b0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1969
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008d
r6 0000008c
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f1
aluout 00000000
cycle_counter 000007b1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1970
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008d
r6 0000008c
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f1
aluout 00000000
cycle_counter 000007b2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1971
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008d
r6 0000008c
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f1
aluout 00000000
cycle_counter 000007b3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1972
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008d
r6 0000008c
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000f1
aluout 00000000
cycle_counter 000007b4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1973
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008d
r6 0000008c
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021d
aluout 00000000
cycle_counter 000007b5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1974
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008d
r6 0000008c
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021d
aluout 00000000
cycle_counter 000007b6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1975
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021d
aluout 00000000
cycle_counter 000007b7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1976
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021d
aluout 00000000
cycle_counter 000007b8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1977
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021d
aluout 00000000
cycle_counter 000007b9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1978
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000021d
aluout 00000000
cycle_counter 000007ba
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1979
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f1
alu1 00000001
aluout 00000000
cycle_counter 000007bb
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1980
r2 000000f1
r3 0000021d
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f1
alu1 00000001
aluout 000000f2
cycle_counter 000007bc
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1981
r2 000000f2
r3 0000021d
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f1
alu1 00000001
aluout 000000f2
cycle_counter 000007bd
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1982
r2 000000f2
r3 0000021d
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f1
alu1 00000001
aluout 000000f2
cycle_counter 000007be
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1983
r2 000000f2
r3 0000021d
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f1
alu1 00000001
aluout 000000f2
cycle_counter 000007bf
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1984
r2 000000f2
r3 0000021d
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000f1
alu1 00000001
aluout 000000f2
cycle_counter 000007c0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1985
r2 000000f2
r3 0000021d
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021d
alu1 00000001
aluout 000000f2
cycle_counter 000007c1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1986
r2 000000f2
r3 0000021d
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021d
alu1 00000001
aluout 0000021e
cycle_counter 000007c2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1987
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021d
alu1 00000001
aluout 0000021e
cycle_counter 000007c3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1988
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021d
alu1 00000001
aluout 0000021e
cycle_counter 000007c4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1989
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021d
alu1 00000001
aluout 0000021e
cycle_counter 000007c5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1990
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000021d
alu1 00000001
aluout 0000021e
cycle_counter 000007c6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1991
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008d
alu1 0000008d
aluout 0000021e
cycle_counter 000007c7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1992
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008d
alu1 0000008d
aluout 00000001
cycle_counter 000007c8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1993
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008d
alu1 0000008d
aluout 00000001
cycle_counter 000007c9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1994
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008d
alu1 0000008d
aluout 00000001
cycle_counter 000007ca
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1995
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008d
alu1 0000008d
aluout 00000001
cycle_counter 000007cb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1996
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000008d
alu1 0000008d
aluout 00000001
cycle_counter 000007cc
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1997
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021e
alu1 00000258
aluout 00000001
cycle_counter 000007cd
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1998
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021e
alu1 00000258
aluout 00000000
cycle_counter 000007ce
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 1999
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021e
alu1 00000258
aluout 00000000
cycle_counter 000007cf
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2000
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021e
alu1 00000258
aluout 00000000
cycle_counter 000007d0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2001
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021e
alu1 00000258
aluout 00000000
cycle_counter 000007d1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2002
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000021e
alu1 00000258
aluout 00000000
cycle_counter 000007d2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2003
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f2
aluout 00000000
cycle_counter 000007d3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2004
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008d
r6 0000008d
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f2
aluout 00000000
cycle_counter 000007d4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2005
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008e
r6 0000008d
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f2
aluout 00000000
cycle_counter 000007d5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2006
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008e
r6 0000008d
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f2
aluout 00000000
cycle_counter 000007d6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2007
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008e
r6 0000008d
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f2
aluout 00000000
cycle_counter 000007d7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2008
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008e
r6 0000008d
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000f2
aluout 00000000
cycle_counter 000007d8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2009
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008e
r6 0000008d
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021e
aluout 00000000
cycle_counter 000007d9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2010
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008e
r6 0000008d
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021e
aluout 00000000
cycle_counter 000007da
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2011
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021e
aluout 00000000
cycle_counter 000007db
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2012
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021e
aluout 00000000
cycle_counter 000007dc
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2013
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021e
aluout 00000000
cycle_counter 000007dd
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2014
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000021e
aluout 00000000
cycle_counter 000007de
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2015
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f2
alu1 00000001
aluout 00000000
cycle_counter 000007df
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2016
r2 000000f2
r3 0000021e
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f2
alu1 00000001
aluout 000000f3
cycle_counter 000007e0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2017
r2 000000f3
r3 0000021e
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f2
alu1 00000001
aluout 000000f3
cycle_counter 000007e1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2018
r2 000000f3
r3 0000021e
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f2
alu1 00000001
aluout 000000f3
cycle_counter 000007e2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2019
r2 000000f3
r3 0000021e
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f2
alu1 00000001
aluout 000000f3
cycle_counter 000007e3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2020
r2 000000f3
r3 0000021e
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000f2
alu1 00000001
aluout 000000f3
cycle_counter 000007e4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2021
r2 000000f3
r3 0000021e
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021e
alu1 00000001
aluout 000000f3
cycle_counter 000007e5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2022
r2 000000f3
r3 0000021e
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021e
alu1 00000001
aluout 0000021f
cycle_counter 000007e6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2023
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021e
alu1 00000001
aluout 0000021f
cycle_counter 000007e7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2024
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021e
alu1 00000001
aluout 0000021f
cycle_counter 000007e8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2025
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021e
alu1 00000001
aluout 0000021f
cycle_counter 000007e9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2026
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000021e
alu1 00000001
aluout 0000021f
cycle_counter 000007ea
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2027
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008e
alu1 0000008e
aluout 0000021f
cycle_counter 000007eb
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2028
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008e
alu1 0000008e
aluout 00000001
cycle_counter 000007ec
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2029
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008e
alu1 0000008e
aluout 00000001
cycle_counter 000007ed
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2030
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008e
alu1 0000008e
aluout 00000001
cycle_counter 000007ee
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2031
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008e
alu1 0000008e
aluout 00000001
cycle_counter 000007ef
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2032
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000008e
alu1 0000008e
aluout 00000001
cycle_counter 000007f0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2033
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021f
alu1 00000258
aluout 00000001
cycle_counter 000007f1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2034
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021f
alu1 00000258
aluout 00000000
cycle_counter 000007f2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2035
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021f
alu1 00000258
aluout 00000000
cycle_counter 000007f3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2036
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021f
alu1 00000258
aluout 00000000
cycle_counter 000007f4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2037
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000021f
alu1 00000258
aluout 00000000
cycle_counter 000007f5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2038
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000021f
alu1 00000258
aluout 00000000
cycle_counter 000007f6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2039
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f3
aluout 00000000
cycle_counter 000007f7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2040
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008e
r6 0000008e
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f3
aluout 00000000
cycle_counter 000007f8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2041
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008f
r6 0000008e
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f3
aluout 00000000
cycle_counter 000007f9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2042
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008f
r6 0000008e
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f3
aluout 00000000
cycle_counter 000007fa
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2043
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008f
r6 0000008e
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f3
aluout 00000000
cycle_counter 000007fb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2044
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008f
r6 0000008e
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000f3
aluout 00000000
cycle_counter 000007fc
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2045
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008f
r6 0000008e
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021f
aluout 00000000
cycle_counter 000007fd
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2046
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008f
r6 0000008e
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021f
aluout 00000000
cycle_counter 000007fe
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2047
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021f
aluout 00000000
cycle_counter 000007ff
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2048
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021f
aluout 00000000
cycle_counter 00000800
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2049
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000021f
aluout 00000000
cycle_counter 00000801
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2050
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000021f
aluout 00000000
cycle_counter 00000802
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2051
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f3
alu1 00000001
aluout 00000000
cycle_counter 00000803
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2052
r2 000000f3
r3 0000021f
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f3
alu1 00000001
aluout 000000f4
cycle_counter 00000804
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2053
r2 000000f4
r3 0000021f
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f3
alu1 00000001
aluout 000000f4
cycle_counter 00000805
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2054
r2 000000f4
r3 0000021f
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f3
alu1 00000001
aluout 000000f4
cycle_counter 00000806
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2055
r2 000000f4
r3 0000021f
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f3
alu1 00000001
aluout 000000f4
cycle_counter 00000807
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2056
r2 000000f4
r3 0000021f
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000f3
alu1 00000001
aluout 000000f4
cycle_counter 00000808
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2057
r2 000000f4
r3 0000021f
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021f
alu1 00000001
aluout 000000f4
cycle_counter 00000809
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2058
r2 000000f4
r3 0000021f
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021f
alu1 00000001
aluout 00000220
cycle_counter 0000080a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2059
r2 000000f4
r3 00000220
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021f
alu1 00000001
aluout 00000220
cycle_counter 0000080b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2060
r2 000000f4
r3 00000220
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021f
alu1 00000001
aluout 00000220
cycle_counter 0000080c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2061
r2 000000f4
r3 00000220
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000021f
alu1 00000001
aluout 00000220
cycle_counter 0000080d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2062
r2 000000f4
r3 00000220
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000021f
alu1 00000001
aluout 00000220
cycle_counter 0000080e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2063
r2 000000f4
r3 00000220
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008f
alu1 0000008f
aluout 00000220
cycle_counter 0000080f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2064
r2 000000f4
r3 00000220
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008f
alu1 0000008f
aluout 00000001
cycle_counter 00000810
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2065
r2 000000f4
r3 00000220
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008f
alu1 0000008f
aluout 00000001
cycle_counter 00000811
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2066
r2 000000f4
r3 00000220
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008f
alu1 0000008f
aluout 00000001
cycle_counter 00000812
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2067
r2 000000f4
r3 00000220
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000008f
alu1 0000008f
aluout 00000001
cycle_counter 00000813
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2068
r2 000000f4
r3 00000220
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000008f
alu1 0000008f
aluout 00000001
cycle_counter 00000814
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2069
r2 000000f4
r3 00000220
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000220
alu1 00000258
aluout 00000001
cycle_counter 00000815
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2070
r2 000000f4
r3 00000220
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000220
alu1 00000258
aluout 00000000
cycle_counter 00000816
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2071
r2 000000f4
r3 00000220
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000220
alu1 00000258
aluout 00000000
cycle_counter 00000817
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2072
r2 000000f4
r3 00000220
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000220
alu1 00000258
aluout 00000000
cycle_counter 00000818
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2073
r2 000000f4
r3 00000220
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000220
alu1 00000258
aluout 00000000
cycle_counter 00000819
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2074
r2 000000f4
r3 00000220
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000220
alu1 00000258
aluout 00000000
cycle_counter 0000081a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2075
r2 000000f4
r3 00000220
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f4
aluout 00000000
cycle_counter 0000081b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2076
r2 000000f4
r3 00000220
r4 00000258
r5 0000008f
r6 0000008f
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f4
aluout 00000000
cycle_counter 0000081c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2077
r2 000000f4
r3 00000220
r4 00000258
r5 00000090
r6 0000008f
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f4
aluout 00000000
cycle_counter 0000081d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2078
r2 000000f4
r3 00000220
r4 00000258
r5 00000090
r6 0000008f
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f4
aluout 00000000
cycle_counter 0000081e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2079
r2 000000f4
r3 00000220
r4 00000258
r5 00000090
r6 0000008f
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f4
aluout 00000000
cycle_counter 0000081f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2080
r2 000000f4
r3 00000220
r4 00000258
r5 00000090
r6 0000008f
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000f4
aluout 00000000
cycle_counter 00000820
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2081
r2 000000f4
r3 00000220
r4 00000258
r5 00000090
r6 0000008f
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000220
aluout 00000000
cycle_counter 00000821
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2082
r2 000000f4
r3 00000220
r4 00000258
r5 00000090
r6 0000008f
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000220
aluout 00000000
cycle_counter 00000822
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2083
r2 000000f4
r3 00000220
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000220
aluout 00000000
cycle_counter 00000823
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2084
r2 000000f4
r3 00000220
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000220
aluout 00000000
cycle_counter 00000824
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2085
r2 000000f4
r3 00000220
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000220
aluout 00000000
cycle_counter 00000825
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2086
r2 000000f4
r3 00000220
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000220
aluout 00000000
cycle_counter 00000826
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2087
r2 000000f4
r3 00000220
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f4
alu1 00000001
aluout 00000000
cycle_counter 00000827
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2088
r2 000000f4
r3 00000220
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f4
alu1 00000001
aluout 000000f5
cycle_counter 00000828
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2089
r2 000000f5
r3 00000220
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f4
alu1 00000001
aluout 000000f5
cycle_counter 00000829
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2090
r2 000000f5
r3 00000220
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f4
alu1 00000001
aluout 000000f5
cycle_counter 0000082a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2091
r2 000000f5
r3 00000220
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f4
alu1 00000001
aluout 000000f5
cycle_counter 0000082b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2092
r2 000000f5
r3 00000220
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000f4
alu1 00000001
aluout 000000f5
cycle_counter 0000082c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2093
r2 000000f5
r3 00000220
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000220
alu1 00000001
aluout 000000f5
cycle_counter 0000082d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2094
r2 000000f5
r3 00000220
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000220
alu1 00000001
aluout 00000221
cycle_counter 0000082e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2095
r2 000000f5
r3 00000221
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000220
alu1 00000001
aluout 00000221
cycle_counter 0000082f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2096
r2 000000f5
r3 00000221
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000220
alu1 00000001
aluout 00000221
cycle_counter 00000830
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2097
r2 000000f5
r3 00000221
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000220
alu1 00000001
aluout 00000221
cycle_counter 00000831
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2098
r2 000000f5
r3 00000221
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000220
alu1 00000001
aluout 00000221
cycle_counter 00000832
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2099
r2 000000f5
r3 00000221
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000090
alu1 00000090
aluout 00000221
cycle_counter 00000833
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2100
r2 000000f5
r3 00000221
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000090
alu1 00000090
aluout 00000001
cycle_counter 00000834
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2101
r2 000000f5
r3 00000221
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000090
alu1 00000090
aluout 00000001
cycle_counter 00000835
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2102
r2 000000f5
r3 00000221
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000090
alu1 00000090
aluout 00000001
cycle_counter 00000836
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2103
r2 000000f5
r3 00000221
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000090
alu1 00000090
aluout 00000001
cycle_counter 00000837
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2104
r2 000000f5
r3 00000221
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000090
alu1 00000090
aluout 00000001
cycle_counter 00000838
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2105
r2 000000f5
r3 00000221
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000221
alu1 00000258
aluout 00000001
cycle_counter 00000839
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2106
r2 000000f5
r3 00000221
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000221
alu1 00000258
aluout 00000000
cycle_counter 0000083a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2107
r2 000000f5
r3 00000221
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000221
alu1 00000258
aluout 00000000
cycle_counter 0000083b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2108
r2 000000f5
r3 00000221
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000221
alu1 00000258
aluout 00000000
cycle_counter 0000083c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2109
r2 000000f5
r3 00000221
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000221
alu1 00000258
aluout 00000000
cycle_counter 0000083d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2110
r2 000000f5
r3 00000221
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000221
alu1 00000258
aluout 00000000
cycle_counter 0000083e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2111
r2 000000f5
r3 00000221
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f5
aluout 00000000
cycle_counter 0000083f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2112
r2 000000f5
r3 00000221
r4 00000258
r5 00000090
r6 00000090
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f5
aluout 00000000
cycle_counter 00000840
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2113
r2 000000f5
r3 00000221
r4 00000258
r5 00000091
r6 00000090
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f5
aluout 00000000
cycle_counter 00000841
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2114
r2 000000f5
r3 00000221
r4 00000258
r5 00000091
r6 00000090
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f5
aluout 00000000
cycle_counter 00000842
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2115
r2 000000f5
r3 00000221
r4 00000258
r5 00000091
r6 00000090
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f5
aluout 00000000
cycle_counter 00000843
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2116
r2 000000f5
r3 00000221
r4 00000258
r5 00000091
r6 00000090
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000f5
aluout 00000000
cycle_counter 00000844
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2117
r2 000000f5
r3 00000221
r4 00000258
r5 00000091
r6 00000090
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000221
aluout 00000000
cycle_counter 00000845
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2118
r2 000000f5
r3 00000221
r4 00000258
r5 00000091
r6 00000090
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000221
aluout 00000000
cycle_counter 00000846
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2119
r2 000000f5
r3 00000221
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000221
aluout 00000000
cycle_counter 00000847
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2120
r2 000000f5
r3 00000221
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000221
aluout 00000000
cycle_counter 00000848
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2121
r2 000000f5
r3 00000221
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000221
aluout 00000000
cycle_counter 00000849
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2122
r2 000000f5
r3 00000221
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000221
aluout 00000000
cycle_counter 0000084a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2123
r2 000000f5
r3 00000221
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f5
alu1 00000001
aluout 00000000
cycle_counter 0000084b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2124
r2 000000f5
r3 00000221
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f5
alu1 00000001
aluout 000000f6
cycle_counter 0000084c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2125
r2 000000f6
r3 00000221
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f5
alu1 00000001
aluout 000000f6
cycle_counter 0000084d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2126
r2 000000f6
r3 00000221
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f5
alu1 00000001
aluout 000000f6
cycle_counter 0000084e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2127
r2 000000f6
r3 00000221
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f5
alu1 00000001
aluout 000000f6
cycle_counter 0000084f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2128
r2 000000f6
r3 00000221
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000f5
alu1 00000001
aluout 000000f6
cycle_counter 00000850
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2129
r2 000000f6
r3 00000221
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000221
alu1 00000001
aluout 000000f6
cycle_counter 00000851
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2130
r2 000000f6
r3 00000221
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000221
alu1 00000001
aluout 00000222
cycle_counter 00000852
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2131
r2 000000f6
r3 00000222
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000221
alu1 00000001
aluout 00000222
cycle_counter 00000853
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2132
r2 000000f6
r3 00000222
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000221
alu1 00000001
aluout 00000222
cycle_counter 00000854
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2133
r2 000000f6
r3 00000222
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000221
alu1 00000001
aluout 00000222
cycle_counter 00000855
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2134
r2 000000f6
r3 00000222
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000221
alu1 00000001
aluout 00000222
cycle_counter 00000856
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2135
r2 000000f6
r3 00000222
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000091
alu1 00000091
aluout 00000222
cycle_counter 00000857
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2136
r2 000000f6
r3 00000222
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000091
alu1 00000091
aluout 00000001
cycle_counter 00000858
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2137
r2 000000f6
r3 00000222
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000091
alu1 00000091
aluout 00000001
cycle_counter 00000859
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2138
r2 000000f6
r3 00000222
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000091
alu1 00000091
aluout 00000001
cycle_counter 0000085a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2139
r2 000000f6
r3 00000222
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000091
alu1 00000091
aluout 00000001
cycle_counter 0000085b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2140
r2 000000f6
r3 00000222
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000091
alu1 00000091
aluout 00000001
cycle_counter 0000085c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2141
r2 000000f6
r3 00000222
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000222
alu1 00000258
aluout 00000001
cycle_counter 0000085d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2142
r2 000000f6
r3 00000222
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000222
alu1 00000258
aluout 00000000
cycle_counter 0000085e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2143
r2 000000f6
r3 00000222
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000222
alu1 00000258
aluout 00000000
cycle_counter 0000085f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2144
r2 000000f6
r3 00000222
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000222
alu1 00000258
aluout 00000000
cycle_counter 00000860
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2145
r2 000000f6
r3 00000222
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000222
alu1 00000258
aluout 00000000
cycle_counter 00000861
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2146
r2 000000f6
r3 00000222
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000222
alu1 00000258
aluout 00000000
cycle_counter 00000862
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2147
r2 000000f6
r3 00000222
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f6
aluout 00000000
cycle_counter 00000863
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2148
r2 000000f6
r3 00000222
r4 00000258
r5 00000091
r6 00000091
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f6
aluout 00000000
cycle_counter 00000864
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2149
r2 000000f6
r3 00000222
r4 00000258
r5 00000092
r6 00000091
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f6
aluout 00000000
cycle_counter 00000865
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2150
r2 000000f6
r3 00000222
r4 00000258
r5 00000092
r6 00000091
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f6
aluout 00000000
cycle_counter 00000866
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2151
r2 000000f6
r3 00000222
r4 00000258
r5 00000092
r6 00000091
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f6
aluout 00000000
cycle_counter 00000867
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2152
r2 000000f6
r3 00000222
r4 00000258
r5 00000092
r6 00000091
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000f6
aluout 00000000
cycle_counter 00000868
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2153
r2 000000f6
r3 00000222
r4 00000258
r5 00000092
r6 00000091
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000222
aluout 00000000
cycle_counter 00000869
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2154
r2 000000f6
r3 00000222
r4 00000258
r5 00000092
r6 00000091
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000222
aluout 00000000
cycle_counter 0000086a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2155
r2 000000f6
r3 00000222
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000222
aluout 00000000
cycle_counter 0000086b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2156
r2 000000f6
r3 00000222
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000222
aluout 00000000
cycle_counter 0000086c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2157
r2 000000f6
r3 00000222
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000222
aluout 00000000
cycle_counter 0000086d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2158
r2 000000f6
r3 00000222
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000222
aluout 00000000
cycle_counter 0000086e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2159
r2 000000f6
r3 00000222
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f6
alu1 00000001
aluout 00000000
cycle_counter 0000086f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2160
r2 000000f6
r3 00000222
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f6
alu1 00000001
aluout 000000f7
cycle_counter 00000870
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2161
r2 000000f7
r3 00000222
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f6
alu1 00000001
aluout 000000f7
cycle_counter 00000871
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2162
r2 000000f7
r3 00000222
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f6
alu1 00000001
aluout 000000f7
cycle_counter 00000872
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2163
r2 000000f7
r3 00000222
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f6
alu1 00000001
aluout 000000f7
cycle_counter 00000873
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2164
r2 000000f7
r3 00000222
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000f6
alu1 00000001
aluout 000000f7
cycle_counter 00000874
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2165
r2 000000f7
r3 00000222
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000222
alu1 00000001
aluout 000000f7
cycle_counter 00000875
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2166
r2 000000f7
r3 00000222
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000222
alu1 00000001
aluout 00000223
cycle_counter 00000876
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2167
r2 000000f7
r3 00000223
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000222
alu1 00000001
aluout 00000223
cycle_counter 00000877
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2168
r2 000000f7
r3 00000223
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000222
alu1 00000001
aluout 00000223
cycle_counter 00000878
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2169
r2 000000f7
r3 00000223
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000222
alu1 00000001
aluout 00000223
cycle_counter 00000879
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2170
r2 000000f7
r3 00000223
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000222
alu1 00000001
aluout 00000223
cycle_counter 0000087a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2171
r2 000000f7
r3 00000223
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000092
alu1 00000092
aluout 00000223
cycle_counter 0000087b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2172
r2 000000f7
r3 00000223
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000092
alu1 00000092
aluout 00000001
cycle_counter 0000087c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2173
r2 000000f7
r3 00000223
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000092
alu1 00000092
aluout 00000001
cycle_counter 0000087d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2174
r2 000000f7
r3 00000223
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000092
alu1 00000092
aluout 00000001
cycle_counter 0000087e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2175
r2 000000f7
r3 00000223
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000092
alu1 00000092
aluout 00000001
cycle_counter 0000087f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2176
r2 000000f7
r3 00000223
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000092
alu1 00000092
aluout 00000001
cycle_counter 00000880
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2177
r2 000000f7
r3 00000223
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000223
alu1 00000258
aluout 00000001
cycle_counter 00000881
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2178
r2 000000f7
r3 00000223
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000223
alu1 00000258
aluout 00000000
cycle_counter 00000882
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2179
r2 000000f7
r3 00000223
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000223
alu1 00000258
aluout 00000000
cycle_counter 00000883
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2180
r2 000000f7
r3 00000223
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000223
alu1 00000258
aluout 00000000
cycle_counter 00000884
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2181
r2 000000f7
r3 00000223
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000223
alu1 00000258
aluout 00000000
cycle_counter 00000885
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2182
r2 000000f7
r3 00000223
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000223
alu1 00000258
aluout 00000000
cycle_counter 00000886
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2183
r2 000000f7
r3 00000223
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f7
aluout 00000000
cycle_counter 00000887
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2184
r2 000000f7
r3 00000223
r4 00000258
r5 00000092
r6 00000092
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f7
aluout 00000000
cycle_counter 00000888
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2185
r2 000000f7
r3 00000223
r4 00000258
r5 00000093
r6 00000092
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f7
aluout 00000000
cycle_counter 00000889
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2186
r2 000000f7
r3 00000223
r4 00000258
r5 00000093
r6 00000092
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f7
aluout 00000000
cycle_counter 0000088a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2187
r2 000000f7
r3 00000223
r4 00000258
r5 00000093
r6 00000092
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f7
aluout 00000000
cycle_counter 0000088b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2188
r2 000000f7
r3 00000223
r4 00000258
r5 00000093
r6 00000092
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000f7
aluout 00000000
cycle_counter 0000088c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2189
r2 000000f7
r3 00000223
r4 00000258
r5 00000093
r6 00000092
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000223
aluout 00000000
cycle_counter 0000088d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2190
r2 000000f7
r3 00000223
r4 00000258
r5 00000093
r6 00000092
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000223
aluout 00000000
cycle_counter 0000088e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2191
r2 000000f7
r3 00000223
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000223
aluout 00000000
cycle_counter 0000088f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2192
r2 000000f7
r3 00000223
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000223
aluout 00000000
cycle_counter 00000890
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2193
r2 000000f7
r3 00000223
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000223
aluout 00000000
cycle_counter 00000891
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2194
r2 000000f7
r3 00000223
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000223
aluout 00000000
cycle_counter 00000892
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2195
r2 000000f7
r3 00000223
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f7
alu1 00000001
aluout 00000000
cycle_counter 00000893
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2196
r2 000000f7
r3 00000223
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f7
alu1 00000001
aluout 000000f8
cycle_counter 00000894
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2197
r2 000000f8
r3 00000223
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f7
alu1 00000001
aluout 000000f8
cycle_counter 00000895
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2198
r2 000000f8
r3 00000223
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f7
alu1 00000001
aluout 000000f8
cycle_counter 00000896
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2199
r2 000000f8
r3 00000223
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f7
alu1 00000001
aluout 000000f8
cycle_counter 00000897
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2200
r2 000000f8
r3 00000223
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000f7
alu1 00000001
aluout 000000f8
cycle_counter 00000898
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2201
r2 000000f8
r3 00000223
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000223
alu1 00000001
aluout 000000f8
cycle_counter 00000899
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2202
r2 000000f8
r3 00000223
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000223
alu1 00000001
aluout 00000224
cycle_counter 0000089a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2203
r2 000000f8
r3 00000224
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000223
alu1 00000001
aluout 00000224
cycle_counter 0000089b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2204
r2 000000f8
r3 00000224
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000223
alu1 00000001
aluout 00000224
cycle_counter 0000089c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2205
r2 000000f8
r3 00000224
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000223
alu1 00000001
aluout 00000224
cycle_counter 0000089d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2206
r2 000000f8
r3 00000224
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000223
alu1 00000001
aluout 00000224
cycle_counter 0000089e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2207
r2 000000f8
r3 00000224
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000093
alu1 00000093
aluout 00000224
cycle_counter 0000089f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2208
r2 000000f8
r3 00000224
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000093
alu1 00000093
aluout 00000001
cycle_counter 000008a0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2209
r2 000000f8
r3 00000224
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000093
alu1 00000093
aluout 00000001
cycle_counter 000008a1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2210
r2 000000f8
r3 00000224
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000093
alu1 00000093
aluout 00000001
cycle_counter 000008a2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2211
r2 000000f8
r3 00000224
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000093
alu1 00000093
aluout 00000001
cycle_counter 000008a3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2212
r2 000000f8
r3 00000224
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000093
alu1 00000093
aluout 00000001
cycle_counter 000008a4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2213
r2 000000f8
r3 00000224
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000224
alu1 00000258
aluout 00000001
cycle_counter 000008a5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2214
r2 000000f8
r3 00000224
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000224
alu1 00000258
aluout 00000000
cycle_counter 000008a6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2215
r2 000000f8
r3 00000224
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000224
alu1 00000258
aluout 00000000
cycle_counter 000008a7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2216
r2 000000f8
r3 00000224
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000224
alu1 00000258
aluout 00000000
cycle_counter 000008a8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2217
r2 000000f8
r3 00000224
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000224
alu1 00000258
aluout 00000000
cycle_counter 000008a9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2218
r2 000000f8
r3 00000224
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000224
alu1 00000258
aluout 00000000
cycle_counter 000008aa
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2219
r2 000000f8
r3 00000224
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f8
aluout 00000000
cycle_counter 000008ab
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2220
r2 000000f8
r3 00000224
r4 00000258
r5 00000093
r6 00000093
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f8
aluout 00000000
cycle_counter 000008ac
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2221
r2 000000f8
r3 00000224
r4 00000258
r5 00000094
r6 00000093
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f8
aluout 00000000
cycle_counter 000008ad
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2222
r2 000000f8
r3 00000224
r4 00000258
r5 00000094
r6 00000093
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f8
aluout 00000000
cycle_counter 000008ae
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2223
r2 000000f8
r3 00000224
r4 00000258
r5 00000094
r6 00000093
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f8
aluout 00000000
cycle_counter 000008af
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2224
r2 000000f8
r3 00000224
r4 00000258
r5 00000094
r6 00000093
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000f8
aluout 00000000
cycle_counter 000008b0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2225
r2 000000f8
r3 00000224
r4 00000258
r5 00000094
r6 00000093
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000224
aluout 00000000
cycle_counter 000008b1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2226
r2 000000f8
r3 00000224
r4 00000258
r5 00000094
r6 00000093
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000224
aluout 00000000
cycle_counter 000008b2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2227
r2 000000f8
r3 00000224
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000224
aluout 00000000
cycle_counter 000008b3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2228
r2 000000f8
r3 00000224
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000224
aluout 00000000
cycle_counter 000008b4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2229
r2 000000f8
r3 00000224
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000224
aluout 00000000
cycle_counter 000008b5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2230
r2 000000f8
r3 00000224
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000224
aluout 00000000
cycle_counter 000008b6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2231
r2 000000f8
r3 00000224
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f8
alu1 00000001
aluout 00000000
cycle_counter 000008b7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2232
r2 000000f8
r3 00000224
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f8
alu1 00000001
aluout 000000f9
cycle_counter 000008b8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2233
r2 000000f9
r3 00000224
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f8
alu1 00000001
aluout 000000f9
cycle_counter 000008b9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2234
r2 000000f9
r3 00000224
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f8
alu1 00000001
aluout 000000f9
cycle_counter 000008ba
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2235
r2 000000f9
r3 00000224
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f8
alu1 00000001
aluout 000000f9
cycle_counter 000008bb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2236
r2 000000f9
r3 00000224
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000f8
alu1 00000001
aluout 000000f9
cycle_counter 000008bc
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2237
r2 000000f9
r3 00000224
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000224
alu1 00000001
aluout 000000f9
cycle_counter 000008bd
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2238
r2 000000f9
r3 00000224
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000224
alu1 00000001
aluout 00000225
cycle_counter 000008be
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2239
r2 000000f9
r3 00000225
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000224
alu1 00000001
aluout 00000225
cycle_counter 000008bf
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2240
r2 000000f9
r3 00000225
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000224
alu1 00000001
aluout 00000225
cycle_counter 000008c0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2241
r2 000000f9
r3 00000225
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000224
alu1 00000001
aluout 00000225
cycle_counter 000008c1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2242
r2 000000f9
r3 00000225
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000224
alu1 00000001
aluout 00000225
cycle_counter 000008c2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2243
r2 000000f9
r3 00000225
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000094
alu1 00000094
aluout 00000225
cycle_counter 000008c3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2244
r2 000000f9
r3 00000225
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000094
alu1 00000094
aluout 00000001
cycle_counter 000008c4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2245
r2 000000f9
r3 00000225
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000094
alu1 00000094
aluout 00000001
cycle_counter 000008c5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2246
r2 000000f9
r3 00000225
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000094
alu1 00000094
aluout 00000001
cycle_counter 000008c6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2247
r2 000000f9
r3 00000225
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000094
alu1 00000094
aluout 00000001
cycle_counter 000008c7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2248
r2 000000f9
r3 00000225
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000094
alu1 00000094
aluout 00000001
cycle_counter 000008c8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2249
r2 000000f9
r3 00000225
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000225
alu1 00000258
aluout 00000001
cycle_counter 000008c9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2250
r2 000000f9
r3 00000225
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000225
alu1 00000258
aluout 00000000
cycle_counter 000008ca
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2251
r2 000000f9
r3 00000225
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000225
alu1 00000258
aluout 00000000
cycle_counter 000008cb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2252
r2 000000f9
r3 00000225
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000225
alu1 00000258
aluout 00000000
cycle_counter 000008cc
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2253
r2 000000f9
r3 00000225
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000225
alu1 00000258
aluout 00000000
cycle_counter 000008cd
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2254
r2 000000f9
r3 00000225
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000225
alu1 00000258
aluout 00000000
cycle_counter 000008ce
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2255
r2 000000f9
r3 00000225
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f9
aluout 00000000
cycle_counter 000008cf
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2256
r2 000000f9
r3 00000225
r4 00000258
r5 00000094
r6 00000094
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f9
aluout 00000000
cycle_counter 000008d0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2257
r2 000000f9
r3 00000225
r4 00000258
r5 00000095
r6 00000094
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f9
aluout 00000000
cycle_counter 000008d1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2258
r2 000000f9
r3 00000225
r4 00000258
r5 00000095
r6 00000094
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f9
aluout 00000000
cycle_counter 000008d2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2259
r2 000000f9
r3 00000225
r4 00000258
r5 00000095
r6 00000094
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000f9
aluout 00000000
cycle_counter 000008d3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2260
r2 000000f9
r3 00000225
r4 00000258
r5 00000095
r6 00000094
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000f9
aluout 00000000
cycle_counter 000008d4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2261
r2 000000f9
r3 00000225
r4 00000258
r5 00000095
r6 00000094
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000225
aluout 00000000
cycle_counter 000008d5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2262
r2 000000f9
r3 00000225
r4 00000258
r5 00000095
r6 00000094
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000225
aluout 00000000
cycle_counter 000008d6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2263
r2 000000f9
r3 00000225
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000225
aluout 00000000
cycle_counter 000008d7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2264
r2 000000f9
r3 00000225
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000225
aluout 00000000
cycle_counter 000008d8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2265
r2 000000f9
r3 00000225
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000225
aluout 00000000
cycle_counter 000008d9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2266
r2 000000f9
r3 00000225
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000225
aluout 00000000
cycle_counter 000008da
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2267
r2 000000f9
r3 00000225
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f9
alu1 00000001
aluout 00000000
cycle_counter 000008db
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2268
r2 000000f9
r3 00000225
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f9
alu1 00000001
aluout 000000fa
cycle_counter 000008dc
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2269
r2 000000fa
r3 00000225
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f9
alu1 00000001
aluout 000000fa
cycle_counter 000008dd
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2270
r2 000000fa
r3 00000225
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f9
alu1 00000001
aluout 000000fa
cycle_counter 000008de
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2271
r2 000000fa
r3 00000225
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000f9
alu1 00000001
aluout 000000fa
cycle_counter 000008df
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2272
r2 000000fa
r3 00000225
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000f9
alu1 00000001
aluout 000000fa
cycle_counter 000008e0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2273
r2 000000fa
r3 00000225
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000225
alu1 00000001
aluout 000000fa
cycle_counter 000008e1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2274
r2 000000fa
r3 00000225
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000225
alu1 00000001
aluout 00000226
cycle_counter 000008e2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2275
r2 000000fa
r3 00000226
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000225
alu1 00000001
aluout 00000226
cycle_counter 000008e3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2276
r2 000000fa
r3 00000226
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000225
alu1 00000001
aluout 00000226
cycle_counter 000008e4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2277
r2 000000fa
r3 00000226
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000225
alu1 00000001
aluout 00000226
cycle_counter 000008e5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2278
r2 000000fa
r3 00000226
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000225
alu1 00000001
aluout 00000226
cycle_counter 000008e6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2279
r2 000000fa
r3 00000226
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000095
alu1 00000095
aluout 00000226
cycle_counter 000008e7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2280
r2 000000fa
r3 00000226
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000095
alu1 00000095
aluout 00000001
cycle_counter 000008e8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2281
r2 000000fa
r3 00000226
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000095
alu1 00000095
aluout 00000001
cycle_counter 000008e9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2282
r2 000000fa
r3 00000226
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000095
alu1 00000095
aluout 00000001
cycle_counter 000008ea
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2283
r2 000000fa
r3 00000226
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000095
alu1 00000095
aluout 00000001
cycle_counter 000008eb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2284
r2 000000fa
r3 00000226
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000095
alu1 00000095
aluout 00000001
cycle_counter 000008ec
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2285
r2 000000fa
r3 00000226
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000226
alu1 00000258
aluout 00000001
cycle_counter 000008ed
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2286
r2 000000fa
r3 00000226
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000226
alu1 00000258
aluout 00000000
cycle_counter 000008ee
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2287
r2 000000fa
r3 00000226
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000226
alu1 00000258
aluout 00000000
cycle_counter 000008ef
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2288
r2 000000fa
r3 00000226
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000226
alu1 00000258
aluout 00000000
cycle_counter 000008f0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2289
r2 000000fa
r3 00000226
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000226
alu1 00000258
aluout 00000000
cycle_counter 000008f1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2290
r2 000000fa
r3 00000226
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000226
alu1 00000258
aluout 00000000
cycle_counter 000008f2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2291
r2 000000fa
r3 00000226
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fa
aluout 00000000
cycle_counter 000008f3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2292
r2 000000fa
r3 00000226
r4 00000258
r5 00000095
r6 00000095
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fa
aluout 00000000
cycle_counter 000008f4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2293
r2 000000fa
r3 00000226
r4 00000258
r5 00000096
r6 00000095
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fa
aluout 00000000
cycle_counter 000008f5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2294
r2 000000fa
r3 00000226
r4 00000258
r5 00000096
r6 00000095
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fa
aluout 00000000
cycle_counter 000008f6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2295
r2 000000fa
r3 00000226
r4 00000258
r5 00000096
r6 00000095
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fa
aluout 00000000
cycle_counter 000008f7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2296
r2 000000fa
r3 00000226
r4 00000258
r5 00000096
r6 00000095
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000fa
aluout 00000000
cycle_counter 000008f8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2297
r2 000000fa
r3 00000226
r4 00000258
r5 00000096
r6 00000095
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000226
aluout 00000000
cycle_counter 000008f9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2298
r2 000000fa
r3 00000226
r4 00000258
r5 00000096
r6 00000095
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000226
aluout 00000000
cycle_counter 000008fa
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2299
r2 000000fa
r3 00000226
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000226
aluout 00000000
cycle_counter 000008fb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2300
r2 000000fa
r3 00000226
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000226
aluout 00000000
cycle_counter 000008fc
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2301
r2 000000fa
r3 00000226
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000226
aluout 00000000
cycle_counter 000008fd
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2302
r2 000000fa
r3 00000226
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000226
aluout 00000000
cycle_counter 000008fe
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2303
r2 000000fa
r3 00000226
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fa
alu1 00000001
aluout 00000000
cycle_counter 000008ff
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2304
r2 000000fa
r3 00000226
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fa
alu1 00000001
aluout 000000fb
cycle_counter 00000900
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2305
r2 000000fb
r3 00000226
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fa
alu1 00000001
aluout 000000fb
cycle_counter 00000901
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2306
r2 000000fb
r3 00000226
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fa
alu1 00000001
aluout 000000fb
cycle_counter 00000902
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2307
r2 000000fb
r3 00000226
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fa
alu1 00000001
aluout 000000fb
cycle_counter 00000903
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2308
r2 000000fb
r3 00000226
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000fa
alu1 00000001
aluout 000000fb
cycle_counter 00000904
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2309
r2 000000fb
r3 00000226
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000226
alu1 00000001
aluout 000000fb
cycle_counter 00000905
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2310
r2 000000fb
r3 00000226
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000226
alu1 00000001
aluout 00000227
cycle_counter 00000906
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2311
r2 000000fb
r3 00000227
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000226
alu1 00000001
aluout 00000227
cycle_counter 00000907
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2312
r2 000000fb
r3 00000227
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000226
alu1 00000001
aluout 00000227
cycle_counter 00000908
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2313
r2 000000fb
r3 00000227
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000226
alu1 00000001
aluout 00000227
cycle_counter 00000909
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2314
r2 000000fb
r3 00000227
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000226
alu1 00000001
aluout 00000227
cycle_counter 0000090a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2315
r2 000000fb
r3 00000227
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000096
alu1 00000096
aluout 00000227
cycle_counter 0000090b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2316
r2 000000fb
r3 00000227
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000096
alu1 00000096
aluout 00000001
cycle_counter 0000090c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2317
r2 000000fb
r3 00000227
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000096
alu1 00000096
aluout 00000001
cycle_counter 0000090d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2318
r2 000000fb
r3 00000227
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000096
alu1 00000096
aluout 00000001
cycle_counter 0000090e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2319
r2 000000fb
r3 00000227
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000096
alu1 00000096
aluout 00000001
cycle_counter 0000090f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2320
r2 000000fb
r3 00000227
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000096
alu1 00000096
aluout 00000001
cycle_counter 00000910
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2321
r2 000000fb
r3 00000227
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000227
alu1 00000258
aluout 00000001
cycle_counter 00000911
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2322
r2 000000fb
r3 00000227
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000227
alu1 00000258
aluout 00000000
cycle_counter 00000912
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2323
r2 000000fb
r3 00000227
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000227
alu1 00000258
aluout 00000000
cycle_counter 00000913
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2324
r2 000000fb
r3 00000227
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000227
alu1 00000258
aluout 00000000
cycle_counter 00000914
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2325
r2 000000fb
r3 00000227
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000227
alu1 00000258
aluout 00000000
cycle_counter 00000915
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2326
r2 000000fb
r3 00000227
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000227
alu1 00000258
aluout 00000000
cycle_counter 00000916
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2327
r2 000000fb
r3 00000227
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fb
aluout 00000000
cycle_counter 00000917
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2328
r2 000000fb
r3 00000227
r4 00000258
r5 00000096
r6 00000096
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fb
aluout 00000000
cycle_counter 00000918
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2329
r2 000000fb
r3 00000227
r4 00000258
r5 00000097
r6 00000096
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fb
aluout 00000000
cycle_counter 00000919
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2330
r2 000000fb
r3 00000227
r4 00000258
r5 00000097
r6 00000096
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fb
aluout 00000000
cycle_counter 0000091a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2331
r2 000000fb
r3 00000227
r4 00000258
r5 00000097
r6 00000096
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fb
aluout 00000000
cycle_counter 0000091b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2332
r2 000000fb
r3 00000227
r4 00000258
r5 00000097
r6 00000096
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000fb
aluout 00000000
cycle_counter 0000091c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2333
r2 000000fb
r3 00000227
r4 00000258
r5 00000097
r6 00000096
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000227
aluout 00000000
cycle_counter 0000091d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2334
r2 000000fb
r3 00000227
r4 00000258
r5 00000097
r6 00000096
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000227
aluout 00000000
cycle_counter 0000091e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2335
r2 000000fb
r3 00000227
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000227
aluout 00000000
cycle_counter 0000091f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2336
r2 000000fb
r3 00000227
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000227
aluout 00000000
cycle_counter 00000920
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2337
r2 000000fb
r3 00000227
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000227
aluout 00000000
cycle_counter 00000921
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2338
r2 000000fb
r3 00000227
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000227
aluout 00000000
cycle_counter 00000922
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2339
r2 000000fb
r3 00000227
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fb
alu1 00000001
aluout 00000000
cycle_counter 00000923
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2340
r2 000000fb
r3 00000227
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fb
alu1 00000001
aluout 000000fc
cycle_counter 00000924
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2341
r2 000000fc
r3 00000227
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fb
alu1 00000001
aluout 000000fc
cycle_counter 00000925
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2342
r2 000000fc
r3 00000227
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fb
alu1 00000001
aluout 000000fc
cycle_counter 00000926
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2343
r2 000000fc
r3 00000227
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fb
alu1 00000001
aluout 000000fc
cycle_counter 00000927
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2344
r2 000000fc
r3 00000227
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000fb
alu1 00000001
aluout 000000fc
cycle_counter 00000928
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2345
r2 000000fc
r3 00000227
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000227
alu1 00000001
aluout 000000fc
cycle_counter 00000929
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2346
r2 000000fc
r3 00000227
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000227
alu1 00000001
aluout 00000228
cycle_counter 0000092a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2347
r2 000000fc
r3 00000228
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000227
alu1 00000001
aluout 00000228
cycle_counter 0000092b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2348
r2 000000fc
r3 00000228
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000227
alu1 00000001
aluout 00000228
cycle_counter 0000092c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2349
r2 000000fc
r3 00000228
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000227
alu1 00000001
aluout 00000228
cycle_counter 0000092d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2350
r2 000000fc
r3 00000228
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000227
alu1 00000001
aluout 00000228
cycle_counter 0000092e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2351
r2 000000fc
r3 00000228
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000097
alu1 00000097
aluout 00000228
cycle_counter 0000092f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2352
r2 000000fc
r3 00000228
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000097
alu1 00000097
aluout 00000001
cycle_counter 00000930
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2353
r2 000000fc
r3 00000228
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000097
alu1 00000097
aluout 00000001
cycle_counter 00000931
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2354
r2 000000fc
r3 00000228
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000097
alu1 00000097
aluout 00000001
cycle_counter 00000932
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2355
r2 000000fc
r3 00000228
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000097
alu1 00000097
aluout 00000001
cycle_counter 00000933
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2356
r2 000000fc
r3 00000228
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000097
alu1 00000097
aluout 00000001
cycle_counter 00000934
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2357
r2 000000fc
r3 00000228
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000228
alu1 00000258
aluout 00000001
cycle_counter 00000935
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2358
r2 000000fc
r3 00000228
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000228
alu1 00000258
aluout 00000000
cycle_counter 00000936
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2359
r2 000000fc
r3 00000228
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000228
alu1 00000258
aluout 00000000
cycle_counter 00000937
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2360
r2 000000fc
r3 00000228
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000228
alu1 00000258
aluout 00000000
cycle_counter 00000938
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2361
r2 000000fc
r3 00000228
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000228
alu1 00000258
aluout 00000000
cycle_counter 00000939
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2362
r2 000000fc
r3 00000228
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000228
alu1 00000258
aluout 00000000
cycle_counter 0000093a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2363
r2 000000fc
r3 00000228
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fc
aluout 00000000
cycle_counter 0000093b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2364
r2 000000fc
r3 00000228
r4 00000258
r5 00000097
r6 00000097
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fc
aluout 00000000
cycle_counter 0000093c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2365
r2 000000fc
r3 00000228
r4 00000258
r5 00000098
r6 00000097
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fc
aluout 00000000
cycle_counter 0000093d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2366
r2 000000fc
r3 00000228
r4 00000258
r5 00000098
r6 00000097
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fc
aluout 00000000
cycle_counter 0000093e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2367
r2 000000fc
r3 00000228
r4 00000258
r5 00000098
r6 00000097
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fc
aluout 00000000
cycle_counter 0000093f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2368
r2 000000fc
r3 00000228
r4 00000258
r5 00000098
r6 00000097
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000fc
aluout 00000000
cycle_counter 00000940
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2369
r2 000000fc
r3 00000228
r4 00000258
r5 00000098
r6 00000097
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000228
aluout 00000000
cycle_counter 00000941
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2370
r2 000000fc
r3 00000228
r4 00000258
r5 00000098
r6 00000097
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000228
aluout 00000000
cycle_counter 00000942
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2371
r2 000000fc
r3 00000228
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000228
aluout 00000000
cycle_counter 00000943
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2372
r2 000000fc
r3 00000228
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000228
aluout 00000000
cycle_counter 00000944
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2373
r2 000000fc
r3 00000228
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000228
aluout 00000000
cycle_counter 00000945
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2374
r2 000000fc
r3 00000228
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000228
aluout 00000000
cycle_counter 00000946
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2375
r2 000000fc
r3 00000228
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fc
alu1 00000001
aluout 00000000
cycle_counter 00000947
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2376
r2 000000fc
r3 00000228
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fc
alu1 00000001
aluout 000000fd
cycle_counter 00000948
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2377
r2 000000fd
r3 00000228
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fc
alu1 00000001
aluout 000000fd
cycle_counter 00000949
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2378
r2 000000fd
r3 00000228
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fc
alu1 00000001
aluout 000000fd
cycle_counter 0000094a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2379
r2 000000fd
r3 00000228
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fc
alu1 00000001
aluout 000000fd
cycle_counter 0000094b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2380
r2 000000fd
r3 00000228
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000fc
alu1 00000001
aluout 000000fd
cycle_counter 0000094c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2381
r2 000000fd
r3 00000228
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000228
alu1 00000001
aluout 000000fd
cycle_counter 0000094d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2382
r2 000000fd
r3 00000228
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000228
alu1 00000001
aluout 00000229
cycle_counter 0000094e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2383
r2 000000fd
r3 00000229
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000228
alu1 00000001
aluout 00000229
cycle_counter 0000094f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2384
r2 000000fd
r3 00000229
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000228
alu1 00000001
aluout 00000229
cycle_counter 00000950
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2385
r2 000000fd
r3 00000229
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000228
alu1 00000001
aluout 00000229
cycle_counter 00000951
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2386
r2 000000fd
r3 00000229
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000228
alu1 00000001
aluout 00000229
cycle_counter 00000952
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2387
r2 000000fd
r3 00000229
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000098
alu1 00000098
aluout 00000229
cycle_counter 00000953
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2388
r2 000000fd
r3 00000229
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000098
alu1 00000098
aluout 00000001
cycle_counter 00000954
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2389
r2 000000fd
r3 00000229
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000098
alu1 00000098
aluout 00000001
cycle_counter 00000955
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2390
r2 000000fd
r3 00000229
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000098
alu1 00000098
aluout 00000001
cycle_counter 00000956
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2391
r2 000000fd
r3 00000229
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000098
alu1 00000098
aluout 00000001
cycle_counter 00000957
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2392
r2 000000fd
r3 00000229
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000098
alu1 00000098
aluout 00000001
cycle_counter 00000958
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2393
r2 000000fd
r3 00000229
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000229
alu1 00000258
aluout 00000001
cycle_counter 00000959
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2394
r2 000000fd
r3 00000229
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000229
alu1 00000258
aluout 00000000
cycle_counter 0000095a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2395
r2 000000fd
r3 00000229
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000229
alu1 00000258
aluout 00000000
cycle_counter 0000095b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2396
r2 000000fd
r3 00000229
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000229
alu1 00000258
aluout 00000000
cycle_counter 0000095c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2397
r2 000000fd
r3 00000229
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000229
alu1 00000258
aluout 00000000
cycle_counter 0000095d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2398
r2 000000fd
r3 00000229
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000229
alu1 00000258
aluout 00000000
cycle_counter 0000095e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2399
r2 000000fd
r3 00000229
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fd
aluout 00000000
cycle_counter 0000095f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2400
r2 000000fd
r3 00000229
r4 00000258
r5 00000098
r6 00000098
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fd
aluout 00000000
cycle_counter 00000960
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2401
r2 000000fd
r3 00000229
r4 00000258
r5 00000099
r6 00000098
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fd
aluout 00000000
cycle_counter 00000961
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2402
r2 000000fd
r3 00000229
r4 00000258
r5 00000099
r6 00000098
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fd
aluout 00000000
cycle_counter 00000962
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2403
r2 000000fd
r3 00000229
r4 00000258
r5 00000099
r6 00000098
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fd
aluout 00000000
cycle_counter 00000963
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2404
r2 000000fd
r3 00000229
r4 00000258
r5 00000099
r6 00000098
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000fd
aluout 00000000
cycle_counter 00000964
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2405
r2 000000fd
r3 00000229
r4 00000258
r5 00000099
r6 00000098
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000229
aluout 00000000
cycle_counter 00000965
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2406
r2 000000fd
r3 00000229
r4 00000258
r5 00000099
r6 00000098
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000229
aluout 00000000
cycle_counter 00000966
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2407
r2 000000fd
r3 00000229
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000229
aluout 00000000
cycle_counter 00000967
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2408
r2 000000fd
r3 00000229
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000229
aluout 00000000
cycle_counter 00000968
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2409
r2 000000fd
r3 00000229
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000229
aluout 00000000
cycle_counter 00000969
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2410
r2 000000fd
r3 00000229
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000229
aluout 00000000
cycle_counter 0000096a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2411
r2 000000fd
r3 00000229
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fd
alu1 00000001
aluout 00000000
cycle_counter 0000096b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2412
r2 000000fd
r3 00000229
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fd
alu1 00000001
aluout 000000fe
cycle_counter 0000096c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2413
r2 000000fe
r3 00000229
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fd
alu1 00000001
aluout 000000fe
cycle_counter 0000096d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2414
r2 000000fe
r3 00000229
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fd
alu1 00000001
aluout 000000fe
cycle_counter 0000096e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2415
r2 000000fe
r3 00000229
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fd
alu1 00000001
aluout 000000fe
cycle_counter 0000096f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2416
r2 000000fe
r3 00000229
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000fd
alu1 00000001
aluout 000000fe
cycle_counter 00000970
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2417
r2 000000fe
r3 00000229
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000229
alu1 00000001
aluout 000000fe
cycle_counter 00000971
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2418
r2 000000fe
r3 00000229
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000229
alu1 00000001
aluout 0000022a
cycle_counter 00000972
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2419
r2 000000fe
r3 0000022a
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000229
alu1 00000001
aluout 0000022a
cycle_counter 00000973
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2420
r2 000000fe
r3 0000022a
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000229
alu1 00000001
aluout 0000022a
cycle_counter 00000974
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2421
r2 000000fe
r3 0000022a
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000229
alu1 00000001
aluout 0000022a
cycle_counter 00000975
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2422
r2 000000fe
r3 0000022a
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000229
alu1 00000001
aluout 0000022a
cycle_counter 00000976
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2423
r2 000000fe
r3 0000022a
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000099
alu1 00000099
aluout 0000022a
cycle_counter 00000977
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2424
r2 000000fe
r3 0000022a
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000099
alu1 00000099
aluout 00000001
cycle_counter 00000978
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2425
r2 000000fe
r3 0000022a
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000099
alu1 00000099
aluout 00000001
cycle_counter 00000979
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2426
r2 000000fe
r3 0000022a
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000099
alu1 00000099
aluout 00000001
cycle_counter 0000097a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2427
r2 000000fe
r3 0000022a
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000099
alu1 00000099
aluout 00000001
cycle_counter 0000097b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2428
r2 000000fe
r3 0000022a
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000099
alu1 00000099
aluout 00000001
cycle_counter 0000097c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2429
r2 000000fe
r3 0000022a
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022a
alu1 00000258
aluout 00000001
cycle_counter 0000097d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2430
r2 000000fe
r3 0000022a
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022a
alu1 00000258
aluout 00000000
cycle_counter 0000097e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2431
r2 000000fe
r3 0000022a
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022a
alu1 00000258
aluout 00000000
cycle_counter 0000097f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2432
r2 000000fe
r3 0000022a
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022a
alu1 00000258
aluout 00000000
cycle_counter 00000980
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2433
r2 000000fe
r3 0000022a
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022a
alu1 00000258
aluout 00000000
cycle_counter 00000981
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2434
r2 000000fe
r3 0000022a
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000022a
alu1 00000258
aluout 00000000
cycle_counter 00000982
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2435
r2 000000fe
r3 0000022a
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fe
aluout 00000000
cycle_counter 00000983
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2436
r2 000000fe
r3 0000022a
r4 00000258
r5 00000099
r6 00000099
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fe
aluout 00000000
cycle_counter 00000984
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2437
r2 000000fe
r3 0000022a
r4 00000258
r5 0000009a
r6 00000099
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fe
aluout 00000000
cycle_counter 00000985
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2438
r2 000000fe
r3 0000022a
r4 00000258
r5 0000009a
r6 00000099
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fe
aluout 00000000
cycle_counter 00000986
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2439
r2 000000fe
r3 0000022a
r4 00000258
r5 0000009a
r6 00000099
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000fe
aluout 00000000
cycle_counter 00000987
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2440
r2 000000fe
r3 0000022a
r4 00000258
r5 0000009a
r6 00000099
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000fe
aluout 00000000
cycle_counter 00000988
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2441
r2 000000fe
r3 0000022a
r4 00000258
r5 0000009a
r6 00000099
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022a
aluout 00000000
cycle_counter 00000989
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2442
r2 000000fe
r3 0000022a
r4 00000258
r5 0000009a
r6 00000099
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022a
aluout 00000000
cycle_counter 0000098a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2443
r2 000000fe
r3 0000022a
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022a
aluout 00000000
cycle_counter 0000098b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2444
r2 000000fe
r3 0000022a
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022a
aluout 00000000
cycle_counter 0000098c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2445
r2 000000fe
r3 0000022a
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022a
aluout 00000000
cycle_counter 0000098d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2446
r2 000000fe
r3 0000022a
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000022a
aluout 00000000
cycle_counter 0000098e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2447
r2 000000fe
r3 0000022a
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fe
alu1 00000001
aluout 00000000
cycle_counter 0000098f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2448
r2 000000fe
r3 0000022a
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fe
alu1 00000001
aluout 000000ff
cycle_counter 00000990
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2449
r2 000000ff
r3 0000022a
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fe
alu1 00000001
aluout 000000ff
cycle_counter 00000991
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2450
r2 000000ff
r3 0000022a
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fe
alu1 00000001
aluout 000000ff
cycle_counter 00000992
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2451
r2 000000ff
r3 0000022a
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000fe
alu1 00000001
aluout 000000ff
cycle_counter 00000993
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2452
r2 000000ff
r3 0000022a
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000fe
alu1 00000001
aluout 000000ff
cycle_counter 00000994
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2453
r2 000000ff
r3 0000022a
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022a
alu1 00000001
aluout 000000ff
cycle_counter 00000995
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2454
r2 000000ff
r3 0000022a
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022a
alu1 00000001
aluout 0000022b
cycle_counter 00000996
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2455
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022a
alu1 00000001
aluout 0000022b
cycle_counter 00000997
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2456
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022a
alu1 00000001
aluout 0000022b
cycle_counter 00000998
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2457
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022a
alu1 00000001
aluout 0000022b
cycle_counter 00000999
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2458
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000022a
alu1 00000001
aluout 0000022b
cycle_counter 0000099a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2459
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009a
alu1 0000009a
aluout 0000022b
cycle_counter 0000099b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2460
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009a
alu1 0000009a
aluout 00000001
cycle_counter 0000099c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2461
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009a
alu1 0000009a
aluout 00000001
cycle_counter 0000099d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2462
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009a
alu1 0000009a
aluout 00000001
cycle_counter 0000099e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2463
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009a
alu1 0000009a
aluout 00000001
cycle_counter 0000099f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2464
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000009a
alu1 0000009a
aluout 00000001
cycle_counter 000009a0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2465
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022b
alu1 00000258
aluout 00000001
cycle_counter 000009a1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2466
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022b
alu1 00000258
aluout 00000000
cycle_counter 000009a2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2467
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022b
alu1 00000258
aluout 00000000
cycle_counter 000009a3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2468
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022b
alu1 00000258
aluout 00000000
cycle_counter 000009a4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2469
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022b
alu1 00000258
aluout 00000000
cycle_counter 000009a5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2470
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000022b
alu1 00000258
aluout 00000000
cycle_counter 000009a6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2471
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ff
aluout 00000000
cycle_counter 000009a7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2472
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009a
r6 0000009a
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ff
aluout 00000000
cycle_counter 000009a8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2473
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009b
r6 0000009a
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ff
aluout 00000000
cycle_counter 000009a9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2474
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009b
r6 0000009a
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ff
aluout 00000000
cycle_counter 000009aa
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2475
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009b
r6 0000009a
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000000ff
aluout 00000000
cycle_counter 000009ab
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2476
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009b
r6 0000009a
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 000000ff
aluout 00000000
cycle_counter 000009ac
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2477
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009b
r6 0000009a
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022b
aluout 00000000
cycle_counter 000009ad
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2478
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009b
r6 0000009a
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022b
aluout 00000000
cycle_counter 000009ae
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2479
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022b
aluout 00000000
cycle_counter 000009af
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2480
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022b
aluout 00000000
cycle_counter 000009b0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2481
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022b
aluout 00000000
cycle_counter 000009b1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2482
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000022b
aluout 00000000
cycle_counter 000009b2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2483
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ff
alu1 00000001
aluout 00000000
cycle_counter 000009b3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2484
r2 000000ff
r3 0000022b
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ff
alu1 00000001
aluout 00000100
cycle_counter 000009b4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2485
r2 00000100
r3 0000022b
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ff
alu1 00000001
aluout 00000100
cycle_counter 000009b5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2486
r2 00000100
r3 0000022b
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ff
alu1 00000001
aluout 00000100
cycle_counter 000009b6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2487
r2 00000100
r3 0000022b
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000000ff
alu1 00000001
aluout 00000100
cycle_counter 000009b7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2488
r2 00000100
r3 0000022b
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000000ff
alu1 00000001
aluout 00000100
cycle_counter 000009b8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2489
r2 00000100
r3 0000022b
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022b
alu1 00000001
aluout 00000100
cycle_counter 000009b9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2490
r2 00000100
r3 0000022b
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022b
alu1 00000001
aluout 0000022c
cycle_counter 000009ba
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2491
r2 00000100
r3 0000022c
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022b
alu1 00000001
aluout 0000022c
cycle_counter 000009bb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2492
r2 00000100
r3 0000022c
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022b
alu1 00000001
aluout 0000022c
cycle_counter 000009bc
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2493
r2 00000100
r3 0000022c
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022b
alu1 00000001
aluout 0000022c
cycle_counter 000009bd
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2494
r2 00000100
r3 0000022c
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000022b
alu1 00000001
aluout 0000022c
cycle_counter 000009be
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2495
r2 00000100
r3 0000022c
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009b
alu1 0000009b
aluout 0000022c
cycle_counter 000009bf
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2496
r2 00000100
r3 0000022c
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009b
alu1 0000009b
aluout 00000001
cycle_counter 000009c0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2497
r2 00000100
r3 0000022c
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009b
alu1 0000009b
aluout 00000001
cycle_counter 000009c1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2498
r2 00000100
r3 0000022c
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009b
alu1 0000009b
aluout 00000001
cycle_counter 000009c2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2499
r2 00000100
r3 0000022c
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009b
alu1 0000009b
aluout 00000001
cycle_counter 000009c3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2500
r2 00000100
r3 0000022c
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000009b
alu1 0000009b
aluout 00000001
cycle_counter 000009c4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2501
r2 00000100
r3 0000022c
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022c
alu1 00000258
aluout 00000001
cycle_counter 000009c5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2502
r2 00000100
r3 0000022c
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022c
alu1 00000258
aluout 00000000
cycle_counter 000009c6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2503
r2 00000100
r3 0000022c
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022c
alu1 00000258
aluout 00000000
cycle_counter 000009c7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2504
r2 00000100
r3 0000022c
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022c
alu1 00000258
aluout 00000000
cycle_counter 000009c8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2505
r2 00000100
r3 0000022c
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022c
alu1 00000258
aluout 00000000
cycle_counter 000009c9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2506
r2 00000100
r3 0000022c
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000022c
alu1 00000258
aluout 00000000
cycle_counter 000009ca
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2507
r2 00000100
r3 0000022c
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000100
aluout 00000000
cycle_counter 000009cb
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2508
r2 00000100
r3 0000022c
r4 00000258
r5 0000009b
r6 0000009b
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000100
aluout 00000000
cycle_counter 000009cc
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2509
r2 00000100
r3 0000022c
r4 00000258
r5 0000009c
r6 0000009b
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000100
aluout 00000000
cycle_counter 000009cd
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2510
r2 00000100
r3 0000022c
r4 00000258
r5 0000009c
r6 0000009b
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000100
aluout 00000000
cycle_counter 000009ce
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2511
r2 00000100
r3 0000022c
r4 00000258
r5 0000009c
r6 0000009b
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000100
aluout 00000000
cycle_counter 000009cf
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2512
r2 00000100
r3 0000022c
r4 00000258
r5 0000009c
r6 0000009b
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000100
aluout 00000000
cycle_counter 000009d0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2513
r2 00000100
r3 0000022c
r4 00000258
r5 0000009c
r6 0000009b
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022c
aluout 00000000
cycle_counter 000009d1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2514
r2 00000100
r3 0000022c
r4 00000258
r5 0000009c
r6 0000009b
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022c
aluout 00000000
cycle_counter 000009d2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2515
r2 00000100
r3 0000022c
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022c
aluout 00000000
cycle_counter 000009d3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2516
r2 00000100
r3 0000022c
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022c
aluout 00000000
cycle_counter 000009d4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2517
r2 00000100
r3 0000022c
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022c
aluout 00000000
cycle_counter 000009d5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2518
r2 00000100
r3 0000022c
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000022c
aluout 00000000
cycle_counter 000009d6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2519
r2 00000100
r3 0000022c
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000100
alu1 00000001
aluout 00000000
cycle_counter 000009d7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2520
r2 00000100
r3 0000022c
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000100
alu1 00000001
aluout 00000101
cycle_counter 000009d8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2521
r2 00000101
r3 0000022c
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000100
alu1 00000001
aluout 00000101
cycle_counter 000009d9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2522
r2 00000101
r3 0000022c
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000100
alu1 00000001
aluout 00000101
cycle_counter 000009da
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2523
r2 00000101
r3 0000022c
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000100
alu1 00000001
aluout 00000101
cycle_counter 000009db
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2524
r2 00000101
r3 0000022c
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000100
alu1 00000001
aluout 00000101
cycle_counter 000009dc
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2525
r2 00000101
r3 0000022c
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022c
alu1 00000001
aluout 00000101
cycle_counter 000009dd
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2526
r2 00000101
r3 0000022c
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022c
alu1 00000001
aluout 0000022d
cycle_counter 000009de
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2527
r2 00000101
r3 0000022d
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022c
alu1 00000001
aluout 0000022d
cycle_counter 000009df
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2528
r2 00000101
r3 0000022d
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022c
alu1 00000001
aluout 0000022d
cycle_counter 000009e0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2529
r2 00000101
r3 0000022d
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022c
alu1 00000001
aluout 0000022d
cycle_counter 000009e1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2530
r2 00000101
r3 0000022d
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000022c
alu1 00000001
aluout 0000022d
cycle_counter 000009e2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2531
r2 00000101
r3 0000022d
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009c
alu1 0000009c
aluout 0000022d
cycle_counter 000009e3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2532
r2 00000101
r3 0000022d
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009c
alu1 0000009c
aluout 00000001
cycle_counter 000009e4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2533
r2 00000101
r3 0000022d
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009c
alu1 0000009c
aluout 00000001
cycle_counter 000009e5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2534
r2 00000101
r3 0000022d
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009c
alu1 0000009c
aluout 00000001
cycle_counter 000009e6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2535
r2 00000101
r3 0000022d
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009c
alu1 0000009c
aluout 00000001
cycle_counter 000009e7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2536
r2 00000101
r3 0000022d
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000009c
alu1 0000009c
aluout 00000001
cycle_counter 000009e8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2537
r2 00000101
r3 0000022d
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022d
alu1 00000258
aluout 00000001
cycle_counter 000009e9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2538
r2 00000101
r3 0000022d
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022d
alu1 00000258
aluout 00000000
cycle_counter 000009ea
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2539
r2 00000101
r3 0000022d
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022d
alu1 00000258
aluout 00000000
cycle_counter 000009eb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2540
r2 00000101
r3 0000022d
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022d
alu1 00000258
aluout 00000000
cycle_counter 000009ec
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2541
r2 00000101
r3 0000022d
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022d
alu1 00000258
aluout 00000000
cycle_counter 000009ed
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2542
r2 00000101
r3 0000022d
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000022d
alu1 00000258
aluout 00000000
cycle_counter 000009ee
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2543
r2 00000101
r3 0000022d
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000101
aluout 00000000
cycle_counter 000009ef
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2544
r2 00000101
r3 0000022d
r4 00000258
r5 0000009c
r6 0000009c
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000101
aluout 00000000
cycle_counter 000009f0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2545
r2 00000101
r3 0000022d
r4 00000258
r5 0000009d
r6 0000009c
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000101
aluout 00000000
cycle_counter 000009f1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2546
r2 00000101
r3 0000022d
r4 00000258
r5 0000009d
r6 0000009c
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000101
aluout 00000000
cycle_counter 000009f2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2547
r2 00000101
r3 0000022d
r4 00000258
r5 0000009d
r6 0000009c
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000101
aluout 00000000
cycle_counter 000009f3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2548
r2 00000101
r3 0000022d
r4 00000258
r5 0000009d
r6 0000009c
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000101
aluout 00000000
cycle_counter 000009f4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2549
r2 00000101
r3 0000022d
r4 00000258
r5 0000009d
r6 0000009c
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022d
aluout 00000000
cycle_counter 000009f5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2550
r2 00000101
r3 0000022d
r4 00000258
r5 0000009d
r6 0000009c
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022d
aluout 00000000
cycle_counter 000009f6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2551
r2 00000101
r3 0000022d
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022d
aluout 00000000
cycle_counter 000009f7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2552
r2 00000101
r3 0000022d
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022d
aluout 00000000
cycle_counter 000009f8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2553
r2 00000101
r3 0000022d
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022d
aluout 00000000
cycle_counter 000009f9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2554
r2 00000101
r3 0000022d
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000022d
aluout 00000000
cycle_counter 000009fa
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2555
r2 00000101
r3 0000022d
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000101
alu1 00000001
aluout 00000000
cycle_counter 000009fb
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2556
r2 00000101
r3 0000022d
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000101
alu1 00000001
aluout 00000102
cycle_counter 000009fc
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2557
r2 00000102
r3 0000022d
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000101
alu1 00000001
aluout 00000102
cycle_counter 000009fd
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2558
r2 00000102
r3 0000022d
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000101
alu1 00000001
aluout 00000102
cycle_counter 000009fe
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2559
r2 00000102
r3 0000022d
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000101
alu1 00000001
aluout 00000102
cycle_counter 000009ff
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2560
r2 00000102
r3 0000022d
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000101
alu1 00000001
aluout 00000102
cycle_counter 00000a00
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2561
r2 00000102
r3 0000022d
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022d
alu1 00000001
aluout 00000102
cycle_counter 00000a01
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2562
r2 00000102
r3 0000022d
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022d
alu1 00000001
aluout 0000022e
cycle_counter 00000a02
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2563
r2 00000102
r3 0000022e
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022d
alu1 00000001
aluout 0000022e
cycle_counter 00000a03
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2564
r2 00000102
r3 0000022e
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022d
alu1 00000001
aluout 0000022e
cycle_counter 00000a04
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2565
r2 00000102
r3 0000022e
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022d
alu1 00000001
aluout 0000022e
cycle_counter 00000a05
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2566
r2 00000102
r3 0000022e
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000022d
alu1 00000001
aluout 0000022e
cycle_counter 00000a06
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2567
r2 00000102
r3 0000022e
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009d
alu1 0000009d
aluout 0000022e
cycle_counter 00000a07
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2568
r2 00000102
r3 0000022e
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009d
alu1 0000009d
aluout 00000001
cycle_counter 00000a08
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2569
r2 00000102
r3 0000022e
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009d
alu1 0000009d
aluout 00000001
cycle_counter 00000a09
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2570
r2 00000102
r3 0000022e
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009d
alu1 0000009d
aluout 00000001
cycle_counter 00000a0a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2571
r2 00000102
r3 0000022e
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009d
alu1 0000009d
aluout 00000001
cycle_counter 00000a0b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2572
r2 00000102
r3 0000022e
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000009d
alu1 0000009d
aluout 00000001
cycle_counter 00000a0c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2573
r2 00000102
r3 0000022e
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022e
alu1 00000258
aluout 00000001
cycle_counter 00000a0d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2574
r2 00000102
r3 0000022e
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022e
alu1 00000258
aluout 00000000
cycle_counter 00000a0e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2575
r2 00000102
r3 0000022e
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022e
alu1 00000258
aluout 00000000
cycle_counter 00000a0f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2576
r2 00000102
r3 0000022e
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022e
alu1 00000258
aluout 00000000
cycle_counter 00000a10
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2577
r2 00000102
r3 0000022e
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022e
alu1 00000258
aluout 00000000
cycle_counter 00000a11
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2578
r2 00000102
r3 0000022e
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000022e
alu1 00000258
aluout 00000000
cycle_counter 00000a12
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2579
r2 00000102
r3 0000022e
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000102
aluout 00000000
cycle_counter 00000a13
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2580
r2 00000102
r3 0000022e
r4 00000258
r5 0000009d
r6 0000009d
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000102
aluout 00000000
cycle_counter 00000a14
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2581
r2 00000102
r3 0000022e
r4 00000258
r5 0000009e
r6 0000009d
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000102
aluout 00000000
cycle_counter 00000a15
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2582
r2 00000102
r3 0000022e
r4 00000258
r5 0000009e
r6 0000009d
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000102
aluout 00000000
cycle_counter 00000a16
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2583
r2 00000102
r3 0000022e
r4 00000258
r5 0000009e
r6 0000009d
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000102
aluout 00000000
cycle_counter 00000a17
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2584
r2 00000102
r3 0000022e
r4 00000258
r5 0000009e
r6 0000009d
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000102
aluout 00000000
cycle_counter 00000a18
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2585
r2 00000102
r3 0000022e
r4 00000258
r5 0000009e
r6 0000009d
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022e
aluout 00000000
cycle_counter 00000a19
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2586
r2 00000102
r3 0000022e
r4 00000258
r5 0000009e
r6 0000009d
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022e
aluout 00000000
cycle_counter 00000a1a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2587
r2 00000102
r3 0000022e
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022e
aluout 00000000
cycle_counter 00000a1b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2588
r2 00000102
r3 0000022e
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022e
aluout 00000000
cycle_counter 00000a1c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2589
r2 00000102
r3 0000022e
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022e
aluout 00000000
cycle_counter 00000a1d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2590
r2 00000102
r3 0000022e
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000022e
aluout 00000000
cycle_counter 00000a1e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2591
r2 00000102
r3 0000022e
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000102
alu1 00000001
aluout 00000000
cycle_counter 00000a1f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2592
r2 00000102
r3 0000022e
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000102
alu1 00000001
aluout 00000103
cycle_counter 00000a20
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2593
r2 00000103
r3 0000022e
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000102
alu1 00000001
aluout 00000103
cycle_counter 00000a21
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2594
r2 00000103
r3 0000022e
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000102
alu1 00000001
aluout 00000103
cycle_counter 00000a22
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2595
r2 00000103
r3 0000022e
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000102
alu1 00000001
aluout 00000103
cycle_counter 00000a23
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2596
r2 00000103
r3 0000022e
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000102
alu1 00000001
aluout 00000103
cycle_counter 00000a24
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2597
r2 00000103
r3 0000022e
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022e
alu1 00000001
aluout 00000103
cycle_counter 00000a25
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2598
r2 00000103
r3 0000022e
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022e
alu1 00000001
aluout 0000022f
cycle_counter 00000a26
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2599
r2 00000103
r3 0000022f
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022e
alu1 00000001
aluout 0000022f
cycle_counter 00000a27
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2600
r2 00000103
r3 0000022f
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022e
alu1 00000001
aluout 0000022f
cycle_counter 00000a28
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2601
r2 00000103
r3 0000022f
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022e
alu1 00000001
aluout 0000022f
cycle_counter 00000a29
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2602
r2 00000103
r3 0000022f
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000022e
alu1 00000001
aluout 0000022f
cycle_counter 00000a2a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2603
r2 00000103
r3 0000022f
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009e
alu1 0000009e
aluout 0000022f
cycle_counter 00000a2b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2604
r2 00000103
r3 0000022f
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009e
alu1 0000009e
aluout 00000001
cycle_counter 00000a2c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2605
r2 00000103
r3 0000022f
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009e
alu1 0000009e
aluout 00000001
cycle_counter 00000a2d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2606
r2 00000103
r3 0000022f
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009e
alu1 0000009e
aluout 00000001
cycle_counter 00000a2e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2607
r2 00000103
r3 0000022f
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009e
alu1 0000009e
aluout 00000001
cycle_counter 00000a2f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2608
r2 00000103
r3 0000022f
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000009e
alu1 0000009e
aluout 00000001
cycle_counter 00000a30
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2609
r2 00000103
r3 0000022f
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022f
alu1 00000258
aluout 00000001
cycle_counter 00000a31
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2610
r2 00000103
r3 0000022f
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022f
alu1 00000258
aluout 00000000
cycle_counter 00000a32
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2611
r2 00000103
r3 0000022f
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022f
alu1 00000258
aluout 00000000
cycle_counter 00000a33
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2612
r2 00000103
r3 0000022f
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022f
alu1 00000258
aluout 00000000
cycle_counter 00000a34
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2613
r2 00000103
r3 0000022f
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000022f
alu1 00000258
aluout 00000000
cycle_counter 00000a35
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2614
r2 00000103
r3 0000022f
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000022f
alu1 00000258
aluout 00000000
cycle_counter 00000a36
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2615
r2 00000103
r3 0000022f
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000103
aluout 00000000
cycle_counter 00000a37
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2616
r2 00000103
r3 0000022f
r4 00000258
r5 0000009e
r6 0000009e
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000103
aluout 00000000
cycle_counter 00000a38
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2617
r2 00000103
r3 0000022f
r4 00000258
r5 0000009f
r6 0000009e
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000103
aluout 00000000
cycle_counter 00000a39
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2618
r2 00000103
r3 0000022f
r4 00000258
r5 0000009f
r6 0000009e
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000103
aluout 00000000
cycle_counter 00000a3a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2619
r2 00000103
r3 0000022f
r4 00000258
r5 0000009f
r6 0000009e
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000103
aluout 00000000
cycle_counter 00000a3b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2620
r2 00000103
r3 0000022f
r4 00000258
r5 0000009f
r6 0000009e
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000103
aluout 00000000
cycle_counter 00000a3c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2621
r2 00000103
r3 0000022f
r4 00000258
r5 0000009f
r6 0000009e
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022f
aluout 00000000
cycle_counter 00000a3d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2622
r2 00000103
r3 0000022f
r4 00000258
r5 0000009f
r6 0000009e
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022f
aluout 00000000
cycle_counter 00000a3e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2623
r2 00000103
r3 0000022f
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022f
aluout 00000000
cycle_counter 00000a3f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2624
r2 00000103
r3 0000022f
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022f
aluout 00000000
cycle_counter 00000a40
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2625
r2 00000103
r3 0000022f
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000022f
aluout 00000000
cycle_counter 00000a41
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2626
r2 00000103
r3 0000022f
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000022f
aluout 00000000
cycle_counter 00000a42
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2627
r2 00000103
r3 0000022f
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000103
alu1 00000001
aluout 00000000
cycle_counter 00000a43
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2628
r2 00000103
r3 0000022f
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000103
alu1 00000001
aluout 00000104
cycle_counter 00000a44
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2629
r2 00000104
r3 0000022f
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000103
alu1 00000001
aluout 00000104
cycle_counter 00000a45
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2630
r2 00000104
r3 0000022f
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000103
alu1 00000001
aluout 00000104
cycle_counter 00000a46
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2631
r2 00000104
r3 0000022f
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000103
alu1 00000001
aluout 00000104
cycle_counter 00000a47
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2632
r2 00000104
r3 0000022f
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000103
alu1 00000001
aluout 00000104
cycle_counter 00000a48
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2633
r2 00000104
r3 0000022f
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022f
alu1 00000001
aluout 00000104
cycle_counter 00000a49
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2634
r2 00000104
r3 0000022f
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022f
alu1 00000001
aluout 00000230
cycle_counter 00000a4a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2635
r2 00000104
r3 00000230
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022f
alu1 00000001
aluout 00000230
cycle_counter 00000a4b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2636
r2 00000104
r3 00000230
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022f
alu1 00000001
aluout 00000230
cycle_counter 00000a4c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2637
r2 00000104
r3 00000230
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000022f
alu1 00000001
aluout 00000230
cycle_counter 00000a4d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2638
r2 00000104
r3 00000230
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000022f
alu1 00000001
aluout 00000230
cycle_counter 00000a4e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2639
r2 00000104
r3 00000230
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009f
alu1 0000009f
aluout 00000230
cycle_counter 00000a4f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2640
r2 00000104
r3 00000230
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009f
alu1 0000009f
aluout 00000001
cycle_counter 00000a50
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2641
r2 00000104
r3 00000230
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009f
alu1 0000009f
aluout 00000001
cycle_counter 00000a51
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2642
r2 00000104
r3 00000230
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009f
alu1 0000009f
aluout 00000001
cycle_counter 00000a52
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2643
r2 00000104
r3 00000230
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000009f
alu1 0000009f
aluout 00000001
cycle_counter 00000a53
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2644
r2 00000104
r3 00000230
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000009f
alu1 0000009f
aluout 00000001
cycle_counter 00000a54
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2645
r2 00000104
r3 00000230
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000230
alu1 00000258
aluout 00000001
cycle_counter 00000a55
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2646
r2 00000104
r3 00000230
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000230
alu1 00000258
aluout 00000000
cycle_counter 00000a56
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2647
r2 00000104
r3 00000230
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000230
alu1 00000258
aluout 00000000
cycle_counter 00000a57
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2648
r2 00000104
r3 00000230
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000230
alu1 00000258
aluout 00000000
cycle_counter 00000a58
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2649
r2 00000104
r3 00000230
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000230
alu1 00000258
aluout 00000000
cycle_counter 00000a59
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2650
r2 00000104
r3 00000230
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000230
alu1 00000258
aluout 00000000
cycle_counter 00000a5a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2651
r2 00000104
r3 00000230
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000104
aluout 00000000
cycle_counter 00000a5b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2652
r2 00000104
r3 00000230
r4 00000258
r5 0000009f
r6 0000009f
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000104
aluout 00000000
cycle_counter 00000a5c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2653
r2 00000104
r3 00000230
r4 00000258
r5 000000a0
r6 0000009f
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000104
aluout 00000000
cycle_counter 00000a5d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2654
r2 00000104
r3 00000230
r4 00000258
r5 000000a0
r6 0000009f
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000104
aluout 00000000
cycle_counter 00000a5e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2655
r2 00000104
r3 00000230
r4 00000258
r5 000000a0
r6 0000009f
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000104
aluout 00000000
cycle_counter 00000a5f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2656
r2 00000104
r3 00000230
r4 00000258
r5 000000a0
r6 0000009f
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000104
aluout 00000000
cycle_counter 00000a60
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2657
r2 00000104
r3 00000230
r4 00000258
r5 000000a0
r6 0000009f
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000230
aluout 00000000
cycle_counter 00000a61
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2658
r2 00000104
r3 00000230
r4 00000258
r5 000000a0
r6 0000009f
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000230
aluout 00000000
cycle_counter 00000a62
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2659
r2 00000104
r3 00000230
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000230
aluout 00000000
cycle_counter 00000a63
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2660
r2 00000104
r3 00000230
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000230
aluout 00000000
cycle_counter 00000a64
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2661
r2 00000104
r3 00000230
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000230
aluout 00000000
cycle_counter 00000a65
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2662
r2 00000104
r3 00000230
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000230
aluout 00000000
cycle_counter 00000a66
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2663
r2 00000104
r3 00000230
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000104
alu1 00000001
aluout 00000000
cycle_counter 00000a67
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2664
r2 00000104
r3 00000230
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000104
alu1 00000001
aluout 00000105
cycle_counter 00000a68
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2665
r2 00000105
r3 00000230
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000104
alu1 00000001
aluout 00000105
cycle_counter 00000a69
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2666
r2 00000105
r3 00000230
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000104
alu1 00000001
aluout 00000105
cycle_counter 00000a6a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2667
r2 00000105
r3 00000230
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000104
alu1 00000001
aluout 00000105
cycle_counter 00000a6b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2668
r2 00000105
r3 00000230
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000104
alu1 00000001
aluout 00000105
cycle_counter 00000a6c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2669
r2 00000105
r3 00000230
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000230
alu1 00000001
aluout 00000105
cycle_counter 00000a6d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2670
r2 00000105
r3 00000230
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000230
alu1 00000001
aluout 00000231
cycle_counter 00000a6e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2671
r2 00000105
r3 00000231
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000230
alu1 00000001
aluout 00000231
cycle_counter 00000a6f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2672
r2 00000105
r3 00000231
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000230
alu1 00000001
aluout 00000231
cycle_counter 00000a70
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2673
r2 00000105
r3 00000231
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000230
alu1 00000001
aluout 00000231
cycle_counter 00000a71
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2674
r2 00000105
r3 00000231
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000230
alu1 00000001
aluout 00000231
cycle_counter 00000a72
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2675
r2 00000105
r3 00000231
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a0
alu1 000000a0
aluout 00000231
cycle_counter 00000a73
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2676
r2 00000105
r3 00000231
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a0
alu1 000000a0
aluout 00000001
cycle_counter 00000a74
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2677
r2 00000105
r3 00000231
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a0
alu1 000000a0
aluout 00000001
cycle_counter 00000a75
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2678
r2 00000105
r3 00000231
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a0
alu1 000000a0
aluout 00000001
cycle_counter 00000a76
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2679
r2 00000105
r3 00000231
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a0
alu1 000000a0
aluout 00000001
cycle_counter 00000a77
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2680
r2 00000105
r3 00000231
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000a0
alu1 000000a0
aluout 00000001
cycle_counter 00000a78
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2681
r2 00000105
r3 00000231
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000231
alu1 00000258
aluout 00000001
cycle_counter 00000a79
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2682
r2 00000105
r3 00000231
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000231
alu1 00000258
aluout 00000000
cycle_counter 00000a7a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2683
r2 00000105
r3 00000231
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000231
alu1 00000258
aluout 00000000
cycle_counter 00000a7b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2684
r2 00000105
r3 00000231
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000231
alu1 00000258
aluout 00000000
cycle_counter 00000a7c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2685
r2 00000105
r3 00000231
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000231
alu1 00000258
aluout 00000000
cycle_counter 00000a7d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2686
r2 00000105
r3 00000231
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000231
alu1 00000258
aluout 00000000
cycle_counter 00000a7e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2687
r2 00000105
r3 00000231
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000105
aluout 00000000
cycle_counter 00000a7f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2688
r2 00000105
r3 00000231
r4 00000258
r5 000000a0
r6 000000a0
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000105
aluout 00000000
cycle_counter 00000a80
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2689
r2 00000105
r3 00000231
r4 00000258
r5 000000a1
r6 000000a0
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000105
aluout 00000000
cycle_counter 00000a81
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2690
r2 00000105
r3 00000231
r4 00000258
r5 000000a1
r6 000000a0
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000105
aluout 00000000
cycle_counter 00000a82
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2691
r2 00000105
r3 00000231
r4 00000258
r5 000000a1
r6 000000a0
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000105
aluout 00000000
cycle_counter 00000a83
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2692
r2 00000105
r3 00000231
r4 00000258
r5 000000a1
r6 000000a0
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000105
aluout 00000000
cycle_counter 00000a84
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2693
r2 00000105
r3 00000231
r4 00000258
r5 000000a1
r6 000000a0
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000231
aluout 00000000
cycle_counter 00000a85
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2694
r2 00000105
r3 00000231
r4 00000258
r5 000000a1
r6 000000a0
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000231
aluout 00000000
cycle_counter 00000a86
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2695
r2 00000105
r3 00000231
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000231
aluout 00000000
cycle_counter 00000a87
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2696
r2 00000105
r3 00000231
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000231
aluout 00000000
cycle_counter 00000a88
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2697
r2 00000105
r3 00000231
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000231
aluout 00000000
cycle_counter 00000a89
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2698
r2 00000105
r3 00000231
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000231
aluout 00000000
cycle_counter 00000a8a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2699
r2 00000105
r3 00000231
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000105
alu1 00000001
aluout 00000000
cycle_counter 00000a8b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2700
r2 00000105
r3 00000231
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000105
alu1 00000001
aluout 00000106
cycle_counter 00000a8c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2701
r2 00000106
r3 00000231
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000105
alu1 00000001
aluout 00000106
cycle_counter 00000a8d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2702
r2 00000106
r3 00000231
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000105
alu1 00000001
aluout 00000106
cycle_counter 00000a8e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2703
r2 00000106
r3 00000231
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000105
alu1 00000001
aluout 00000106
cycle_counter 00000a8f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2704
r2 00000106
r3 00000231
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000105
alu1 00000001
aluout 00000106
cycle_counter 00000a90
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2705
r2 00000106
r3 00000231
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000231
alu1 00000001
aluout 00000106
cycle_counter 00000a91
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2706
r2 00000106
r3 00000231
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000231
alu1 00000001
aluout 00000232
cycle_counter 00000a92
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2707
r2 00000106
r3 00000232
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000231
alu1 00000001
aluout 00000232
cycle_counter 00000a93
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2708
r2 00000106
r3 00000232
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000231
alu1 00000001
aluout 00000232
cycle_counter 00000a94
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2709
r2 00000106
r3 00000232
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000231
alu1 00000001
aluout 00000232
cycle_counter 00000a95
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2710
r2 00000106
r3 00000232
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000231
alu1 00000001
aluout 00000232
cycle_counter 00000a96
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2711
r2 00000106
r3 00000232
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a1
alu1 000000a1
aluout 00000232
cycle_counter 00000a97
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2712
r2 00000106
r3 00000232
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a1
alu1 000000a1
aluout 00000001
cycle_counter 00000a98
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2713
r2 00000106
r3 00000232
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a1
alu1 000000a1
aluout 00000001
cycle_counter 00000a99
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2714
r2 00000106
r3 00000232
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a1
alu1 000000a1
aluout 00000001
cycle_counter 00000a9a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2715
r2 00000106
r3 00000232
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a1
alu1 000000a1
aluout 00000001
cycle_counter 00000a9b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2716
r2 00000106
r3 00000232
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000a1
alu1 000000a1
aluout 00000001
cycle_counter 00000a9c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2717
r2 00000106
r3 00000232
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000232
alu1 00000258
aluout 00000001
cycle_counter 00000a9d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2718
r2 00000106
r3 00000232
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000232
alu1 00000258
aluout 00000000
cycle_counter 00000a9e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2719
r2 00000106
r3 00000232
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000232
alu1 00000258
aluout 00000000
cycle_counter 00000a9f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2720
r2 00000106
r3 00000232
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000232
alu1 00000258
aluout 00000000
cycle_counter 00000aa0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2721
r2 00000106
r3 00000232
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000232
alu1 00000258
aluout 00000000
cycle_counter 00000aa1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2722
r2 00000106
r3 00000232
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000232
alu1 00000258
aluout 00000000
cycle_counter 00000aa2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2723
r2 00000106
r3 00000232
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000106
aluout 00000000
cycle_counter 00000aa3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2724
r2 00000106
r3 00000232
r4 00000258
r5 000000a1
r6 000000a1
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000106
aluout 00000000
cycle_counter 00000aa4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2725
r2 00000106
r3 00000232
r4 00000258
r5 000000a2
r6 000000a1
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000106
aluout 00000000
cycle_counter 00000aa5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2726
r2 00000106
r3 00000232
r4 00000258
r5 000000a2
r6 000000a1
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000106
aluout 00000000
cycle_counter 00000aa6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2727
r2 00000106
r3 00000232
r4 00000258
r5 000000a2
r6 000000a1
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000106
aluout 00000000
cycle_counter 00000aa7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2728
r2 00000106
r3 00000232
r4 00000258
r5 000000a2
r6 000000a1
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000106
aluout 00000000
cycle_counter 00000aa8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2729
r2 00000106
r3 00000232
r4 00000258
r5 000000a2
r6 000000a1
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000232
aluout 00000000
cycle_counter 00000aa9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2730
r2 00000106
r3 00000232
r4 00000258
r5 000000a2
r6 000000a1
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000232
aluout 00000000
cycle_counter 00000aaa
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2731
r2 00000106
r3 00000232
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000232
aluout 00000000
cycle_counter 00000aab
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2732
r2 00000106
r3 00000232
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000232
aluout 00000000
cycle_counter 00000aac
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2733
r2 00000106
r3 00000232
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000232
aluout 00000000
cycle_counter 00000aad
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2734
r2 00000106
r3 00000232
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000232
aluout 00000000
cycle_counter 00000aae
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2735
r2 00000106
r3 00000232
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000106
alu1 00000001
aluout 00000000
cycle_counter 00000aaf
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2736
r2 00000106
r3 00000232
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000106
alu1 00000001
aluout 00000107
cycle_counter 00000ab0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2737
r2 00000107
r3 00000232
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000106
alu1 00000001
aluout 00000107
cycle_counter 00000ab1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2738
r2 00000107
r3 00000232
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000106
alu1 00000001
aluout 00000107
cycle_counter 00000ab2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2739
r2 00000107
r3 00000232
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000106
alu1 00000001
aluout 00000107
cycle_counter 00000ab3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2740
r2 00000107
r3 00000232
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000106
alu1 00000001
aluout 00000107
cycle_counter 00000ab4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2741
r2 00000107
r3 00000232
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000232
alu1 00000001
aluout 00000107
cycle_counter 00000ab5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2742
r2 00000107
r3 00000232
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000232
alu1 00000001
aluout 00000233
cycle_counter 00000ab6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2743
r2 00000107
r3 00000233
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000232
alu1 00000001
aluout 00000233
cycle_counter 00000ab7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2744
r2 00000107
r3 00000233
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000232
alu1 00000001
aluout 00000233
cycle_counter 00000ab8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2745
r2 00000107
r3 00000233
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000232
alu1 00000001
aluout 00000233
cycle_counter 00000ab9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2746
r2 00000107
r3 00000233
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000232
alu1 00000001
aluout 00000233
cycle_counter 00000aba
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2747
r2 00000107
r3 00000233
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a2
alu1 000000a2
aluout 00000233
cycle_counter 00000abb
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2748
r2 00000107
r3 00000233
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a2
alu1 000000a2
aluout 00000001
cycle_counter 00000abc
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2749
r2 00000107
r3 00000233
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a2
alu1 000000a2
aluout 00000001
cycle_counter 00000abd
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2750
r2 00000107
r3 00000233
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a2
alu1 000000a2
aluout 00000001
cycle_counter 00000abe
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2751
r2 00000107
r3 00000233
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a2
alu1 000000a2
aluout 00000001
cycle_counter 00000abf
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2752
r2 00000107
r3 00000233
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000a2
alu1 000000a2
aluout 00000001
cycle_counter 00000ac0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2753
r2 00000107
r3 00000233
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000233
alu1 00000258
aluout 00000001
cycle_counter 00000ac1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2754
r2 00000107
r3 00000233
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000233
alu1 00000258
aluout 00000000
cycle_counter 00000ac2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2755
r2 00000107
r3 00000233
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000233
alu1 00000258
aluout 00000000
cycle_counter 00000ac3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2756
r2 00000107
r3 00000233
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000233
alu1 00000258
aluout 00000000
cycle_counter 00000ac4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2757
r2 00000107
r3 00000233
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000233
alu1 00000258
aluout 00000000
cycle_counter 00000ac5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2758
r2 00000107
r3 00000233
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000233
alu1 00000258
aluout 00000000
cycle_counter 00000ac6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2759
r2 00000107
r3 00000233
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000107
aluout 00000000
cycle_counter 00000ac7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2760
r2 00000107
r3 00000233
r4 00000258
r5 000000a2
r6 000000a2
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000107
aluout 00000000
cycle_counter 00000ac8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2761
r2 00000107
r3 00000233
r4 00000258
r5 000000a3
r6 000000a2
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000107
aluout 00000000
cycle_counter 00000ac9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2762
r2 00000107
r3 00000233
r4 00000258
r5 000000a3
r6 000000a2
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000107
aluout 00000000
cycle_counter 00000aca
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2763
r2 00000107
r3 00000233
r4 00000258
r5 000000a3
r6 000000a2
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000107
aluout 00000000
cycle_counter 00000acb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2764
r2 00000107
r3 00000233
r4 00000258
r5 000000a3
r6 000000a2
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000107
aluout 00000000
cycle_counter 00000acc
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2765
r2 00000107
r3 00000233
r4 00000258
r5 000000a3
r6 000000a2
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000233
aluout 00000000
cycle_counter 00000acd
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2766
r2 00000107
r3 00000233
r4 00000258
r5 000000a3
r6 000000a2
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000233
aluout 00000000
cycle_counter 00000ace
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2767
r2 00000107
r3 00000233
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000233
aluout 00000000
cycle_counter 00000acf
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2768
r2 00000107
r3 00000233
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000233
aluout 00000000
cycle_counter 00000ad0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2769
r2 00000107
r3 00000233
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000233
aluout 00000000
cycle_counter 00000ad1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2770
r2 00000107
r3 00000233
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000233
aluout 00000000
cycle_counter 00000ad2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2771
r2 00000107
r3 00000233
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000107
alu1 00000001
aluout 00000000
cycle_counter 00000ad3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2772
r2 00000107
r3 00000233
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000107
alu1 00000001
aluout 00000108
cycle_counter 00000ad4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2773
r2 00000108
r3 00000233
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000107
alu1 00000001
aluout 00000108
cycle_counter 00000ad5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2774
r2 00000108
r3 00000233
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000107
alu1 00000001
aluout 00000108
cycle_counter 00000ad6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2775
r2 00000108
r3 00000233
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000107
alu1 00000001
aluout 00000108
cycle_counter 00000ad7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2776
r2 00000108
r3 00000233
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000107
alu1 00000001
aluout 00000108
cycle_counter 00000ad8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2777
r2 00000108
r3 00000233
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000233
alu1 00000001
aluout 00000108
cycle_counter 00000ad9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2778
r2 00000108
r3 00000233
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000233
alu1 00000001
aluout 00000234
cycle_counter 00000ada
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2779
r2 00000108
r3 00000234
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000233
alu1 00000001
aluout 00000234
cycle_counter 00000adb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2780
r2 00000108
r3 00000234
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000233
alu1 00000001
aluout 00000234
cycle_counter 00000adc
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2781
r2 00000108
r3 00000234
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000233
alu1 00000001
aluout 00000234
cycle_counter 00000add
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2782
r2 00000108
r3 00000234
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000233
alu1 00000001
aluout 00000234
cycle_counter 00000ade
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2783
r2 00000108
r3 00000234
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a3
alu1 000000a3
aluout 00000234
cycle_counter 00000adf
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2784
r2 00000108
r3 00000234
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a3
alu1 000000a3
aluout 00000001
cycle_counter 00000ae0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2785
r2 00000108
r3 00000234
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a3
alu1 000000a3
aluout 00000001
cycle_counter 00000ae1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2786
r2 00000108
r3 00000234
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a3
alu1 000000a3
aluout 00000001
cycle_counter 00000ae2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2787
r2 00000108
r3 00000234
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a3
alu1 000000a3
aluout 00000001
cycle_counter 00000ae3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2788
r2 00000108
r3 00000234
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000a3
alu1 000000a3
aluout 00000001
cycle_counter 00000ae4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2789
r2 00000108
r3 00000234
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000234
alu1 00000258
aluout 00000001
cycle_counter 00000ae5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2790
r2 00000108
r3 00000234
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000234
alu1 00000258
aluout 00000000
cycle_counter 00000ae6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2791
r2 00000108
r3 00000234
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000234
alu1 00000258
aluout 00000000
cycle_counter 00000ae7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2792
r2 00000108
r3 00000234
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000234
alu1 00000258
aluout 00000000
cycle_counter 00000ae8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2793
r2 00000108
r3 00000234
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000234
alu1 00000258
aluout 00000000
cycle_counter 00000ae9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2794
r2 00000108
r3 00000234
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000234
alu1 00000258
aluout 00000000
cycle_counter 00000aea
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2795
r2 00000108
r3 00000234
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000108
aluout 00000000
cycle_counter 00000aeb
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2796
r2 00000108
r3 00000234
r4 00000258
r5 000000a3
r6 000000a3
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000108
aluout 00000000
cycle_counter 00000aec
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2797
r2 00000108
r3 00000234
r4 00000258
r5 000000a4
r6 000000a3
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000108
aluout 00000000
cycle_counter 00000aed
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2798
r2 00000108
r3 00000234
r4 00000258
r5 000000a4
r6 000000a3
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000108
aluout 00000000
cycle_counter 00000aee
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2799
r2 00000108
r3 00000234
r4 00000258
r5 000000a4
r6 000000a3
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000108
aluout 00000000
cycle_counter 00000aef
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2800
r2 00000108
r3 00000234
r4 00000258
r5 000000a4
r6 000000a3
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000108
aluout 00000000
cycle_counter 00000af0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2801
r2 00000108
r3 00000234
r4 00000258
r5 000000a4
r6 000000a3
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000234
aluout 00000000
cycle_counter 00000af1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2802
r2 00000108
r3 00000234
r4 00000258
r5 000000a4
r6 000000a3
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000234
aluout 00000000
cycle_counter 00000af2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2803
r2 00000108
r3 00000234
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000234
aluout 00000000
cycle_counter 00000af3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2804
r2 00000108
r3 00000234
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000234
aluout 00000000
cycle_counter 00000af4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2805
r2 00000108
r3 00000234
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000234
aluout 00000000
cycle_counter 00000af5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2806
r2 00000108
r3 00000234
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000234
aluout 00000000
cycle_counter 00000af6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2807
r2 00000108
r3 00000234
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000108
alu1 00000001
aluout 00000000
cycle_counter 00000af7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2808
r2 00000108
r3 00000234
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000108
alu1 00000001
aluout 00000109
cycle_counter 00000af8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2809
r2 00000109
r3 00000234
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000108
alu1 00000001
aluout 00000109
cycle_counter 00000af9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2810
r2 00000109
r3 00000234
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000108
alu1 00000001
aluout 00000109
cycle_counter 00000afa
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2811
r2 00000109
r3 00000234
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000108
alu1 00000001
aluout 00000109
cycle_counter 00000afb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2812
r2 00000109
r3 00000234
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000108
alu1 00000001
aluout 00000109
cycle_counter 00000afc
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2813
r2 00000109
r3 00000234
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000234
alu1 00000001
aluout 00000109
cycle_counter 00000afd
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2814
r2 00000109
r3 00000234
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000234
alu1 00000001
aluout 00000235
cycle_counter 00000afe
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2815
r2 00000109
r3 00000235
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000234
alu1 00000001
aluout 00000235
cycle_counter 00000aff
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2816
r2 00000109
r3 00000235
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000234
alu1 00000001
aluout 00000235
cycle_counter 00000b00
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2817
r2 00000109
r3 00000235
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000234
alu1 00000001
aluout 00000235
cycle_counter 00000b01
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2818
r2 00000109
r3 00000235
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000234
alu1 00000001
aluout 00000235
cycle_counter 00000b02
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2819
r2 00000109
r3 00000235
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a4
alu1 000000a4
aluout 00000235
cycle_counter 00000b03
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2820
r2 00000109
r3 00000235
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a4
alu1 000000a4
aluout 00000001
cycle_counter 00000b04
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2821
r2 00000109
r3 00000235
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a4
alu1 000000a4
aluout 00000001
cycle_counter 00000b05
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2822
r2 00000109
r3 00000235
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a4
alu1 000000a4
aluout 00000001
cycle_counter 00000b06
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2823
r2 00000109
r3 00000235
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a4
alu1 000000a4
aluout 00000001
cycle_counter 00000b07
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2824
r2 00000109
r3 00000235
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000a4
alu1 000000a4
aluout 00000001
cycle_counter 00000b08
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2825
r2 00000109
r3 00000235
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000235
alu1 00000258
aluout 00000001
cycle_counter 00000b09
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2826
r2 00000109
r3 00000235
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000235
alu1 00000258
aluout 00000000
cycle_counter 00000b0a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2827
r2 00000109
r3 00000235
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000235
alu1 00000258
aluout 00000000
cycle_counter 00000b0b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2828
r2 00000109
r3 00000235
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000235
alu1 00000258
aluout 00000000
cycle_counter 00000b0c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2829
r2 00000109
r3 00000235
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000235
alu1 00000258
aluout 00000000
cycle_counter 00000b0d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2830
r2 00000109
r3 00000235
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000235
alu1 00000258
aluout 00000000
cycle_counter 00000b0e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2831
r2 00000109
r3 00000235
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000109
aluout 00000000
cycle_counter 00000b0f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2832
r2 00000109
r3 00000235
r4 00000258
r5 000000a4
r6 000000a4
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000109
aluout 00000000
cycle_counter 00000b10
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2833
r2 00000109
r3 00000235
r4 00000258
r5 000000a5
r6 000000a4
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000109
aluout 00000000
cycle_counter 00000b11
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2834
r2 00000109
r3 00000235
r4 00000258
r5 000000a5
r6 000000a4
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000109
aluout 00000000
cycle_counter 00000b12
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2835
r2 00000109
r3 00000235
r4 00000258
r5 000000a5
r6 000000a4
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000109
aluout 00000000
cycle_counter 00000b13
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2836
r2 00000109
r3 00000235
r4 00000258
r5 000000a5
r6 000000a4
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000109
aluout 00000000
cycle_counter 00000b14
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2837
r2 00000109
r3 00000235
r4 00000258
r5 000000a5
r6 000000a4
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000235
aluout 00000000
cycle_counter 00000b15
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2838
r2 00000109
r3 00000235
r4 00000258
r5 000000a5
r6 000000a4
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000235
aluout 00000000
cycle_counter 00000b16
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2839
r2 00000109
r3 00000235
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000235
aluout 00000000
cycle_counter 00000b17
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2840
r2 00000109
r3 00000235
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000235
aluout 00000000
cycle_counter 00000b18
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2841
r2 00000109
r3 00000235
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000235
aluout 00000000
cycle_counter 00000b19
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2842
r2 00000109
r3 00000235
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000235
aluout 00000000
cycle_counter 00000b1a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2843
r2 00000109
r3 00000235
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000109
alu1 00000001
aluout 00000000
cycle_counter 00000b1b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2844
r2 00000109
r3 00000235
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000109
alu1 00000001
aluout 0000010a
cycle_counter 00000b1c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2845
r2 0000010a
r3 00000235
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000109
alu1 00000001
aluout 0000010a
cycle_counter 00000b1d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2846
r2 0000010a
r3 00000235
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000109
alu1 00000001
aluout 0000010a
cycle_counter 00000b1e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2847
r2 0000010a
r3 00000235
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000109
alu1 00000001
aluout 0000010a
cycle_counter 00000b1f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2848
r2 0000010a
r3 00000235
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000109
alu1 00000001
aluout 0000010a
cycle_counter 00000b20
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2849
r2 0000010a
r3 00000235
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000235
alu1 00000001
aluout 0000010a
cycle_counter 00000b21
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2850
r2 0000010a
r3 00000235
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000235
alu1 00000001
aluout 00000236
cycle_counter 00000b22
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2851
r2 0000010a
r3 00000236
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000235
alu1 00000001
aluout 00000236
cycle_counter 00000b23
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2852
r2 0000010a
r3 00000236
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000235
alu1 00000001
aluout 00000236
cycle_counter 00000b24
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2853
r2 0000010a
r3 00000236
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000235
alu1 00000001
aluout 00000236
cycle_counter 00000b25
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2854
r2 0000010a
r3 00000236
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000235
alu1 00000001
aluout 00000236
cycle_counter 00000b26
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2855
r2 0000010a
r3 00000236
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a5
alu1 000000a5
aluout 00000236
cycle_counter 00000b27
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2856
r2 0000010a
r3 00000236
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a5
alu1 000000a5
aluout 00000001
cycle_counter 00000b28
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2857
r2 0000010a
r3 00000236
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a5
alu1 000000a5
aluout 00000001
cycle_counter 00000b29
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2858
r2 0000010a
r3 00000236
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a5
alu1 000000a5
aluout 00000001
cycle_counter 00000b2a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2859
r2 0000010a
r3 00000236
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a5
alu1 000000a5
aluout 00000001
cycle_counter 00000b2b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2860
r2 0000010a
r3 00000236
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000a5
alu1 000000a5
aluout 00000001
cycle_counter 00000b2c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2861
r2 0000010a
r3 00000236
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000236
alu1 00000258
aluout 00000001
cycle_counter 00000b2d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2862
r2 0000010a
r3 00000236
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000236
alu1 00000258
aluout 00000000
cycle_counter 00000b2e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2863
r2 0000010a
r3 00000236
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000236
alu1 00000258
aluout 00000000
cycle_counter 00000b2f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2864
r2 0000010a
r3 00000236
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000236
alu1 00000258
aluout 00000000
cycle_counter 00000b30
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2865
r2 0000010a
r3 00000236
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000236
alu1 00000258
aluout 00000000
cycle_counter 00000b31
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2866
r2 0000010a
r3 00000236
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000236
alu1 00000258
aluout 00000000
cycle_counter 00000b32
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2867
r2 0000010a
r3 00000236
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010a
aluout 00000000
cycle_counter 00000b33
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2868
r2 0000010a
r3 00000236
r4 00000258
r5 000000a5
r6 000000a5
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010a
aluout 00000000
cycle_counter 00000b34
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2869
r2 0000010a
r3 00000236
r4 00000258
r5 000000a6
r6 000000a5
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010a
aluout 00000000
cycle_counter 00000b35
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2870
r2 0000010a
r3 00000236
r4 00000258
r5 000000a6
r6 000000a5
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010a
aluout 00000000
cycle_counter 00000b36
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2871
r2 0000010a
r3 00000236
r4 00000258
r5 000000a6
r6 000000a5
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010a
aluout 00000000
cycle_counter 00000b37
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2872
r2 0000010a
r3 00000236
r4 00000258
r5 000000a6
r6 000000a5
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000010a
aluout 00000000
cycle_counter 00000b38
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2873
r2 0000010a
r3 00000236
r4 00000258
r5 000000a6
r6 000000a5
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000236
aluout 00000000
cycle_counter 00000b39
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2874
r2 0000010a
r3 00000236
r4 00000258
r5 000000a6
r6 000000a5
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000236
aluout 00000000
cycle_counter 00000b3a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2875
r2 0000010a
r3 00000236
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000236
aluout 00000000
cycle_counter 00000b3b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2876
r2 0000010a
r3 00000236
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000236
aluout 00000000
cycle_counter 00000b3c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2877
r2 0000010a
r3 00000236
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000236
aluout 00000000
cycle_counter 00000b3d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2878
r2 0000010a
r3 00000236
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000236
aluout 00000000
cycle_counter 00000b3e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2879
r2 0000010a
r3 00000236
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010a
alu1 00000001
aluout 00000000
cycle_counter 00000b3f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2880
r2 0000010a
r3 00000236
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010a
alu1 00000001
aluout 0000010b
cycle_counter 00000b40
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2881
r2 0000010b
r3 00000236
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010a
alu1 00000001
aluout 0000010b
cycle_counter 00000b41
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2882
r2 0000010b
r3 00000236
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010a
alu1 00000001
aluout 0000010b
cycle_counter 00000b42
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2883
r2 0000010b
r3 00000236
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010a
alu1 00000001
aluout 0000010b
cycle_counter 00000b43
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2884
r2 0000010b
r3 00000236
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000010a
alu1 00000001
aluout 0000010b
cycle_counter 00000b44
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2885
r2 0000010b
r3 00000236
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000236
alu1 00000001
aluout 0000010b
cycle_counter 00000b45
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2886
r2 0000010b
r3 00000236
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000236
alu1 00000001
aluout 00000237
cycle_counter 00000b46
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2887
r2 0000010b
r3 00000237
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000236
alu1 00000001
aluout 00000237
cycle_counter 00000b47
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2888
r2 0000010b
r3 00000237
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000236
alu1 00000001
aluout 00000237
cycle_counter 00000b48
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2889
r2 0000010b
r3 00000237
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000236
alu1 00000001
aluout 00000237
cycle_counter 00000b49
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2890
r2 0000010b
r3 00000237
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000236
alu1 00000001
aluout 00000237
cycle_counter 00000b4a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2891
r2 0000010b
r3 00000237
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a6
alu1 000000a6
aluout 00000237
cycle_counter 00000b4b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2892
r2 0000010b
r3 00000237
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a6
alu1 000000a6
aluout 00000001
cycle_counter 00000b4c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2893
r2 0000010b
r3 00000237
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a6
alu1 000000a6
aluout 00000001
cycle_counter 00000b4d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2894
r2 0000010b
r3 00000237
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a6
alu1 000000a6
aluout 00000001
cycle_counter 00000b4e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2895
r2 0000010b
r3 00000237
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a6
alu1 000000a6
aluout 00000001
cycle_counter 00000b4f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2896
r2 0000010b
r3 00000237
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000a6
alu1 000000a6
aluout 00000001
cycle_counter 00000b50
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2897
r2 0000010b
r3 00000237
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000237
alu1 00000258
aluout 00000001
cycle_counter 00000b51
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2898
r2 0000010b
r3 00000237
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000237
alu1 00000258
aluout 00000000
cycle_counter 00000b52
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2899
r2 0000010b
r3 00000237
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000237
alu1 00000258
aluout 00000000
cycle_counter 00000b53
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2900
r2 0000010b
r3 00000237
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000237
alu1 00000258
aluout 00000000
cycle_counter 00000b54
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2901
r2 0000010b
r3 00000237
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000237
alu1 00000258
aluout 00000000
cycle_counter 00000b55
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2902
r2 0000010b
r3 00000237
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000237
alu1 00000258
aluout 00000000
cycle_counter 00000b56
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2903
r2 0000010b
r3 00000237
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010b
aluout 00000000
cycle_counter 00000b57
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2904
r2 0000010b
r3 00000237
r4 00000258
r5 000000a6
r6 000000a6
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010b
aluout 00000000
cycle_counter 00000b58
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2905
r2 0000010b
r3 00000237
r4 00000258
r5 000000a7
r6 000000a6
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010b
aluout 00000000
cycle_counter 00000b59
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2906
r2 0000010b
r3 00000237
r4 00000258
r5 000000a7
r6 000000a6
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010b
aluout 00000000
cycle_counter 00000b5a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2907
r2 0000010b
r3 00000237
r4 00000258
r5 000000a7
r6 000000a6
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010b
aluout 00000000
cycle_counter 00000b5b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2908
r2 0000010b
r3 00000237
r4 00000258
r5 000000a7
r6 000000a6
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000010b
aluout 00000000
cycle_counter 00000b5c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2909
r2 0000010b
r3 00000237
r4 00000258
r5 000000a7
r6 000000a6
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000237
aluout 00000000
cycle_counter 00000b5d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2910
r2 0000010b
r3 00000237
r4 00000258
r5 000000a7
r6 000000a6
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000237
aluout 00000000
cycle_counter 00000b5e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2911
r2 0000010b
r3 00000237
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000237
aluout 00000000
cycle_counter 00000b5f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2912
r2 0000010b
r3 00000237
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000237
aluout 00000000
cycle_counter 00000b60
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2913
r2 0000010b
r3 00000237
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000237
aluout 00000000
cycle_counter 00000b61
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2914
r2 0000010b
r3 00000237
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000237
aluout 00000000
cycle_counter 00000b62
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2915
r2 0000010b
r3 00000237
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010b
alu1 00000001
aluout 00000000
cycle_counter 00000b63
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2916
r2 0000010b
r3 00000237
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010b
alu1 00000001
aluout 0000010c
cycle_counter 00000b64
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2917
r2 0000010c
r3 00000237
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010b
alu1 00000001
aluout 0000010c
cycle_counter 00000b65
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2918
r2 0000010c
r3 00000237
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010b
alu1 00000001
aluout 0000010c
cycle_counter 00000b66
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2919
r2 0000010c
r3 00000237
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010b
alu1 00000001
aluout 0000010c
cycle_counter 00000b67
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2920
r2 0000010c
r3 00000237
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000010b
alu1 00000001
aluout 0000010c
cycle_counter 00000b68
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2921
r2 0000010c
r3 00000237
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000237
alu1 00000001
aluout 0000010c
cycle_counter 00000b69
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2922
r2 0000010c
r3 00000237
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000237
alu1 00000001
aluout 00000238
cycle_counter 00000b6a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2923
r2 0000010c
r3 00000238
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000237
alu1 00000001
aluout 00000238
cycle_counter 00000b6b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2924
r2 0000010c
r3 00000238
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000237
alu1 00000001
aluout 00000238
cycle_counter 00000b6c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2925
r2 0000010c
r3 00000238
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000237
alu1 00000001
aluout 00000238
cycle_counter 00000b6d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2926
r2 0000010c
r3 00000238
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000237
alu1 00000001
aluout 00000238
cycle_counter 00000b6e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2927
r2 0000010c
r3 00000238
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a7
alu1 000000a7
aluout 00000238
cycle_counter 00000b6f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2928
r2 0000010c
r3 00000238
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a7
alu1 000000a7
aluout 00000001
cycle_counter 00000b70
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2929
r2 0000010c
r3 00000238
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a7
alu1 000000a7
aluout 00000001
cycle_counter 00000b71
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2930
r2 0000010c
r3 00000238
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a7
alu1 000000a7
aluout 00000001
cycle_counter 00000b72
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2931
r2 0000010c
r3 00000238
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a7
alu1 000000a7
aluout 00000001
cycle_counter 00000b73
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2932
r2 0000010c
r3 00000238
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000a7
alu1 000000a7
aluout 00000001
cycle_counter 00000b74
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2933
r2 0000010c
r3 00000238
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000238
alu1 00000258
aluout 00000001
cycle_counter 00000b75
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2934
r2 0000010c
r3 00000238
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000238
alu1 00000258
aluout 00000000
cycle_counter 00000b76
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2935
r2 0000010c
r3 00000238
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000238
alu1 00000258
aluout 00000000
cycle_counter 00000b77
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2936
r2 0000010c
r3 00000238
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000238
alu1 00000258
aluout 00000000
cycle_counter 00000b78
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2937
r2 0000010c
r3 00000238
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000238
alu1 00000258
aluout 00000000
cycle_counter 00000b79
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2938
r2 0000010c
r3 00000238
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000238
alu1 00000258
aluout 00000000
cycle_counter 00000b7a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2939
r2 0000010c
r3 00000238
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010c
aluout 00000000
cycle_counter 00000b7b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2940
r2 0000010c
r3 00000238
r4 00000258
r5 000000a7
r6 000000a7
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010c
aluout 00000000
cycle_counter 00000b7c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2941
r2 0000010c
r3 00000238
r4 00000258
r5 000000a8
r6 000000a7
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010c
aluout 00000000
cycle_counter 00000b7d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2942
r2 0000010c
r3 00000238
r4 00000258
r5 000000a8
r6 000000a7
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010c
aluout 00000000
cycle_counter 00000b7e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2943
r2 0000010c
r3 00000238
r4 00000258
r5 000000a8
r6 000000a7
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010c
aluout 00000000
cycle_counter 00000b7f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2944
r2 0000010c
r3 00000238
r4 00000258
r5 000000a8
r6 000000a7
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000010c
aluout 00000000
cycle_counter 00000b80
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2945
r2 0000010c
r3 00000238
r4 00000258
r5 000000a8
r6 000000a7
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000238
aluout 00000000
cycle_counter 00000b81
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2946
r2 0000010c
r3 00000238
r4 00000258
r5 000000a8
r6 000000a7
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000238
aluout 00000000
cycle_counter 00000b82
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2947
r2 0000010c
r3 00000238
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000238
aluout 00000000
cycle_counter 00000b83
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2948
r2 0000010c
r3 00000238
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000238
aluout 00000000
cycle_counter 00000b84
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2949
r2 0000010c
r3 00000238
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000238
aluout 00000000
cycle_counter 00000b85
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2950
r2 0000010c
r3 00000238
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000238
aluout 00000000
cycle_counter 00000b86
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2951
r2 0000010c
r3 00000238
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010c
alu1 00000001
aluout 00000000
cycle_counter 00000b87
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2952
r2 0000010c
r3 00000238
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010c
alu1 00000001
aluout 0000010d
cycle_counter 00000b88
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2953
r2 0000010d
r3 00000238
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010c
alu1 00000001
aluout 0000010d
cycle_counter 00000b89
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2954
r2 0000010d
r3 00000238
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010c
alu1 00000001
aluout 0000010d
cycle_counter 00000b8a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2955
r2 0000010d
r3 00000238
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010c
alu1 00000001
aluout 0000010d
cycle_counter 00000b8b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2956
r2 0000010d
r3 00000238
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000010c
alu1 00000001
aluout 0000010d
cycle_counter 00000b8c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2957
r2 0000010d
r3 00000238
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000238
alu1 00000001
aluout 0000010d
cycle_counter 00000b8d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2958
r2 0000010d
r3 00000238
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000238
alu1 00000001
aluout 00000239
cycle_counter 00000b8e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2959
r2 0000010d
r3 00000239
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000238
alu1 00000001
aluout 00000239
cycle_counter 00000b8f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2960
r2 0000010d
r3 00000239
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000238
alu1 00000001
aluout 00000239
cycle_counter 00000b90
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2961
r2 0000010d
r3 00000239
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000238
alu1 00000001
aluout 00000239
cycle_counter 00000b91
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2962
r2 0000010d
r3 00000239
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000238
alu1 00000001
aluout 00000239
cycle_counter 00000b92
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2963
r2 0000010d
r3 00000239
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a8
alu1 000000a8
aluout 00000239
cycle_counter 00000b93
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2964
r2 0000010d
r3 00000239
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a8
alu1 000000a8
aluout 00000001
cycle_counter 00000b94
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2965
r2 0000010d
r3 00000239
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a8
alu1 000000a8
aluout 00000001
cycle_counter 00000b95
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2966
r2 0000010d
r3 00000239
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a8
alu1 000000a8
aluout 00000001
cycle_counter 00000b96
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2967
r2 0000010d
r3 00000239
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a8
alu1 000000a8
aluout 00000001
cycle_counter 00000b97
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2968
r2 0000010d
r3 00000239
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000a8
alu1 000000a8
aluout 00000001
cycle_counter 00000b98
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2969
r2 0000010d
r3 00000239
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000239
alu1 00000258
aluout 00000001
cycle_counter 00000b99
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2970
r2 0000010d
r3 00000239
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000239
alu1 00000258
aluout 00000000
cycle_counter 00000b9a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2971
r2 0000010d
r3 00000239
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000239
alu1 00000258
aluout 00000000
cycle_counter 00000b9b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2972
r2 0000010d
r3 00000239
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000239
alu1 00000258
aluout 00000000
cycle_counter 00000b9c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2973
r2 0000010d
r3 00000239
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000239
alu1 00000258
aluout 00000000
cycle_counter 00000b9d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2974
r2 0000010d
r3 00000239
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000239
alu1 00000258
aluout 00000000
cycle_counter 00000b9e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2975
r2 0000010d
r3 00000239
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010d
aluout 00000000
cycle_counter 00000b9f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2976
r2 0000010d
r3 00000239
r4 00000258
r5 000000a8
r6 000000a8
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010d
aluout 00000000
cycle_counter 00000ba0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2977
r2 0000010d
r3 00000239
r4 00000258
r5 000000a9
r6 000000a8
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010d
aluout 00000000
cycle_counter 00000ba1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2978
r2 0000010d
r3 00000239
r4 00000258
r5 000000a9
r6 000000a8
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010d
aluout 00000000
cycle_counter 00000ba2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2979
r2 0000010d
r3 00000239
r4 00000258
r5 000000a9
r6 000000a8
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010d
aluout 00000000
cycle_counter 00000ba3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2980
r2 0000010d
r3 00000239
r4 00000258
r5 000000a9
r6 000000a8
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000010d
aluout 00000000
cycle_counter 00000ba4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2981
r2 0000010d
r3 00000239
r4 00000258
r5 000000a9
r6 000000a8
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000239
aluout 00000000
cycle_counter 00000ba5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2982
r2 0000010d
r3 00000239
r4 00000258
r5 000000a9
r6 000000a8
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000239
aluout 00000000
cycle_counter 00000ba6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2983
r2 0000010d
r3 00000239
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000239
aluout 00000000
cycle_counter 00000ba7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2984
r2 0000010d
r3 00000239
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000239
aluout 00000000
cycle_counter 00000ba8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2985
r2 0000010d
r3 00000239
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000239
aluout 00000000
cycle_counter 00000ba9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2986
r2 0000010d
r3 00000239
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000239
aluout 00000000
cycle_counter 00000baa
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2987
r2 0000010d
r3 00000239
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010d
alu1 00000001
aluout 00000000
cycle_counter 00000bab
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2988
r2 0000010d
r3 00000239
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010d
alu1 00000001
aluout 0000010e
cycle_counter 00000bac
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2989
r2 0000010e
r3 00000239
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010d
alu1 00000001
aluout 0000010e
cycle_counter 00000bad
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2990
r2 0000010e
r3 00000239
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010d
alu1 00000001
aluout 0000010e
cycle_counter 00000bae
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2991
r2 0000010e
r3 00000239
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010d
alu1 00000001
aluout 0000010e
cycle_counter 00000baf
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2992
r2 0000010e
r3 00000239
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000010d
alu1 00000001
aluout 0000010e
cycle_counter 00000bb0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2993
r2 0000010e
r3 00000239
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000239
alu1 00000001
aluout 0000010e
cycle_counter 00000bb1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2994
r2 0000010e
r3 00000239
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000239
alu1 00000001
aluout 0000023a
cycle_counter 00000bb2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2995
r2 0000010e
r3 0000023a
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000239
alu1 00000001
aluout 0000023a
cycle_counter 00000bb3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2996
r2 0000010e
r3 0000023a
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000239
alu1 00000001
aluout 0000023a
cycle_counter 00000bb4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2997
r2 0000010e
r3 0000023a
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000239
alu1 00000001
aluout 0000023a
cycle_counter 00000bb5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2998
r2 0000010e
r3 0000023a
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000239
alu1 00000001
aluout 0000023a
cycle_counter 00000bb6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 2999
r2 0000010e
r3 0000023a
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a9
alu1 000000a9
aluout 0000023a
cycle_counter 00000bb7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3000
r2 0000010e
r3 0000023a
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a9
alu1 000000a9
aluout 00000001
cycle_counter 00000bb8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3001
r2 0000010e
r3 0000023a
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a9
alu1 000000a9
aluout 00000001
cycle_counter 00000bb9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3002
r2 0000010e
r3 0000023a
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a9
alu1 000000a9
aluout 00000001
cycle_counter 00000bba
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3003
r2 0000010e
r3 0000023a
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000a9
alu1 000000a9
aluout 00000001
cycle_counter 00000bbb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3004
r2 0000010e
r3 0000023a
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000a9
alu1 000000a9
aluout 00000001
cycle_counter 00000bbc
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3005
r2 0000010e
r3 0000023a
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023a
alu1 00000258
aluout 00000001
cycle_counter 00000bbd
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3006
r2 0000010e
r3 0000023a
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023a
alu1 00000258
aluout 00000000
cycle_counter 00000bbe
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3007
r2 0000010e
r3 0000023a
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023a
alu1 00000258
aluout 00000000
cycle_counter 00000bbf
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3008
r2 0000010e
r3 0000023a
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023a
alu1 00000258
aluout 00000000
cycle_counter 00000bc0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3009
r2 0000010e
r3 0000023a
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023a
alu1 00000258
aluout 00000000
cycle_counter 00000bc1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3010
r2 0000010e
r3 0000023a
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000023a
alu1 00000258
aluout 00000000
cycle_counter 00000bc2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3011
r2 0000010e
r3 0000023a
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010e
aluout 00000000
cycle_counter 00000bc3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3012
r2 0000010e
r3 0000023a
r4 00000258
r5 000000a9
r6 000000a9
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010e
aluout 00000000
cycle_counter 00000bc4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3013
r2 0000010e
r3 0000023a
r4 00000258
r5 000000aa
r6 000000a9
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010e
aluout 00000000
cycle_counter 00000bc5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3014
r2 0000010e
r3 0000023a
r4 00000258
r5 000000aa
r6 000000a9
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010e
aluout 00000000
cycle_counter 00000bc6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3015
r2 0000010e
r3 0000023a
r4 00000258
r5 000000aa
r6 000000a9
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010e
aluout 00000000
cycle_counter 00000bc7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3016
r2 0000010e
r3 0000023a
r4 00000258
r5 000000aa
r6 000000a9
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000010e
aluout 00000000
cycle_counter 00000bc8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3017
r2 0000010e
r3 0000023a
r4 00000258
r5 000000aa
r6 000000a9
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023a
aluout 00000000
cycle_counter 00000bc9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3018
r2 0000010e
r3 0000023a
r4 00000258
r5 000000aa
r6 000000a9
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023a
aluout 00000000
cycle_counter 00000bca
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3019
r2 0000010e
r3 0000023a
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023a
aluout 00000000
cycle_counter 00000bcb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3020
r2 0000010e
r3 0000023a
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023a
aluout 00000000
cycle_counter 00000bcc
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3021
r2 0000010e
r3 0000023a
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023a
aluout 00000000
cycle_counter 00000bcd
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3022
r2 0000010e
r3 0000023a
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000023a
aluout 00000000
cycle_counter 00000bce
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3023
r2 0000010e
r3 0000023a
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010e
alu1 00000001
aluout 00000000
cycle_counter 00000bcf
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3024
r2 0000010e
r3 0000023a
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010e
alu1 00000001
aluout 0000010f
cycle_counter 00000bd0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3025
r2 0000010f
r3 0000023a
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010e
alu1 00000001
aluout 0000010f
cycle_counter 00000bd1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3026
r2 0000010f
r3 0000023a
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010e
alu1 00000001
aluout 0000010f
cycle_counter 00000bd2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3027
r2 0000010f
r3 0000023a
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010e
alu1 00000001
aluout 0000010f
cycle_counter 00000bd3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3028
r2 0000010f
r3 0000023a
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000010e
alu1 00000001
aluout 0000010f
cycle_counter 00000bd4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3029
r2 0000010f
r3 0000023a
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023a
alu1 00000001
aluout 0000010f
cycle_counter 00000bd5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3030
r2 0000010f
r3 0000023a
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023a
alu1 00000001
aluout 0000023b
cycle_counter 00000bd6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3031
r2 0000010f
r3 0000023b
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023a
alu1 00000001
aluout 0000023b
cycle_counter 00000bd7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3032
r2 0000010f
r3 0000023b
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023a
alu1 00000001
aluout 0000023b
cycle_counter 00000bd8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3033
r2 0000010f
r3 0000023b
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023a
alu1 00000001
aluout 0000023b
cycle_counter 00000bd9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3034
r2 0000010f
r3 0000023b
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000023a
alu1 00000001
aluout 0000023b
cycle_counter 00000bda
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3035
r2 0000010f
r3 0000023b
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000aa
alu1 000000aa
aluout 0000023b
cycle_counter 00000bdb
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3036
r2 0000010f
r3 0000023b
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000aa
alu1 000000aa
aluout 00000001
cycle_counter 00000bdc
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3037
r2 0000010f
r3 0000023b
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000aa
alu1 000000aa
aluout 00000001
cycle_counter 00000bdd
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3038
r2 0000010f
r3 0000023b
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000aa
alu1 000000aa
aluout 00000001
cycle_counter 00000bde
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3039
r2 0000010f
r3 0000023b
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000aa
alu1 000000aa
aluout 00000001
cycle_counter 00000bdf
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3040
r2 0000010f
r3 0000023b
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000aa
alu1 000000aa
aluout 00000001
cycle_counter 00000be0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3041
r2 0000010f
r3 0000023b
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023b
alu1 00000258
aluout 00000001
cycle_counter 00000be1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3042
r2 0000010f
r3 0000023b
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023b
alu1 00000258
aluout 00000000
cycle_counter 00000be2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3043
r2 0000010f
r3 0000023b
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023b
alu1 00000258
aluout 00000000
cycle_counter 00000be3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3044
r2 0000010f
r3 0000023b
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023b
alu1 00000258
aluout 00000000
cycle_counter 00000be4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3045
r2 0000010f
r3 0000023b
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023b
alu1 00000258
aluout 00000000
cycle_counter 00000be5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3046
r2 0000010f
r3 0000023b
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000023b
alu1 00000258
aluout 00000000
cycle_counter 00000be6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3047
r2 0000010f
r3 0000023b
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010f
aluout 00000000
cycle_counter 00000be7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3048
r2 0000010f
r3 0000023b
r4 00000258
r5 000000aa
r6 000000aa
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010f
aluout 00000000
cycle_counter 00000be8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3049
r2 0000010f
r3 0000023b
r4 00000258
r5 000000ab
r6 000000aa
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010f
aluout 00000000
cycle_counter 00000be9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3050
r2 0000010f
r3 0000023b
r4 00000258
r5 000000ab
r6 000000aa
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010f
aluout 00000000
cycle_counter 00000bea
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3051
r2 0000010f
r3 0000023b
r4 00000258
r5 000000ab
r6 000000aa
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000010f
aluout 00000000
cycle_counter 00000beb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3052
r2 0000010f
r3 0000023b
r4 00000258
r5 000000ab
r6 000000aa
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000010f
aluout 00000000
cycle_counter 00000bec
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3053
r2 0000010f
r3 0000023b
r4 00000258
r5 000000ab
r6 000000aa
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023b
aluout 00000000
cycle_counter 00000bed
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3054
r2 0000010f
r3 0000023b
r4 00000258
r5 000000ab
r6 000000aa
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023b
aluout 00000000
cycle_counter 00000bee
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3055
r2 0000010f
r3 0000023b
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023b
aluout 00000000
cycle_counter 00000bef
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3056
r2 0000010f
r3 0000023b
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023b
aluout 00000000
cycle_counter 00000bf0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3057
r2 0000010f
r3 0000023b
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023b
aluout 00000000
cycle_counter 00000bf1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3058
r2 0000010f
r3 0000023b
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000023b
aluout 00000000
cycle_counter 00000bf2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3059
r2 0000010f
r3 0000023b
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010f
alu1 00000001
aluout 00000000
cycle_counter 00000bf3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3060
r2 0000010f
r3 0000023b
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010f
alu1 00000001
aluout 00000110
cycle_counter 00000bf4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3061
r2 00000110
r3 0000023b
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010f
alu1 00000001
aluout 00000110
cycle_counter 00000bf5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3062
r2 00000110
r3 0000023b
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010f
alu1 00000001
aluout 00000110
cycle_counter 00000bf6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3063
r2 00000110
r3 0000023b
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000010f
alu1 00000001
aluout 00000110
cycle_counter 00000bf7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3064
r2 00000110
r3 0000023b
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000010f
alu1 00000001
aluout 00000110
cycle_counter 00000bf8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3065
r2 00000110
r3 0000023b
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023b
alu1 00000001
aluout 00000110
cycle_counter 00000bf9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3066
r2 00000110
r3 0000023b
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023b
alu1 00000001
aluout 0000023c
cycle_counter 00000bfa
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3067
r2 00000110
r3 0000023c
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023b
alu1 00000001
aluout 0000023c
cycle_counter 00000bfb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3068
r2 00000110
r3 0000023c
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023b
alu1 00000001
aluout 0000023c
cycle_counter 00000bfc
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3069
r2 00000110
r3 0000023c
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023b
alu1 00000001
aluout 0000023c
cycle_counter 00000bfd
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3070
r2 00000110
r3 0000023c
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000023b
alu1 00000001
aluout 0000023c
cycle_counter 00000bfe
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3071
r2 00000110
r3 0000023c
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ab
alu1 000000ab
aluout 0000023c
cycle_counter 00000bff
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3072
r2 00000110
r3 0000023c
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ab
alu1 000000ab
aluout 00000001
cycle_counter 00000c00
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3073
r2 00000110
r3 0000023c
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ab
alu1 000000ab
aluout 00000001
cycle_counter 00000c01
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3074
r2 00000110
r3 0000023c
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ab
alu1 000000ab
aluout 00000001
cycle_counter 00000c02
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3075
r2 00000110
r3 0000023c
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ab
alu1 000000ab
aluout 00000001
cycle_counter 00000c03
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3076
r2 00000110
r3 0000023c
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000ab
alu1 000000ab
aluout 00000001
cycle_counter 00000c04
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3077
r2 00000110
r3 0000023c
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023c
alu1 00000258
aluout 00000001
cycle_counter 00000c05
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3078
r2 00000110
r3 0000023c
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023c
alu1 00000258
aluout 00000000
cycle_counter 00000c06
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3079
r2 00000110
r3 0000023c
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023c
alu1 00000258
aluout 00000000
cycle_counter 00000c07
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3080
r2 00000110
r3 0000023c
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023c
alu1 00000258
aluout 00000000
cycle_counter 00000c08
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3081
r2 00000110
r3 0000023c
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023c
alu1 00000258
aluout 00000000
cycle_counter 00000c09
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3082
r2 00000110
r3 0000023c
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000023c
alu1 00000258
aluout 00000000
cycle_counter 00000c0a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3083
r2 00000110
r3 0000023c
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000110
aluout 00000000
cycle_counter 00000c0b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3084
r2 00000110
r3 0000023c
r4 00000258
r5 000000ab
r6 000000ab
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000110
aluout 00000000
cycle_counter 00000c0c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3085
r2 00000110
r3 0000023c
r4 00000258
r5 000000ac
r6 000000ab
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000110
aluout 00000000
cycle_counter 00000c0d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3086
r2 00000110
r3 0000023c
r4 00000258
r5 000000ac
r6 000000ab
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000110
aluout 00000000
cycle_counter 00000c0e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3087
r2 00000110
r3 0000023c
r4 00000258
r5 000000ac
r6 000000ab
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000110
aluout 00000000
cycle_counter 00000c0f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3088
r2 00000110
r3 0000023c
r4 00000258
r5 000000ac
r6 000000ab
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000110
aluout 00000000
cycle_counter 00000c10
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3089
r2 00000110
r3 0000023c
r4 00000258
r5 000000ac
r6 000000ab
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023c
aluout 00000000
cycle_counter 00000c11
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3090
r2 00000110
r3 0000023c
r4 00000258
r5 000000ac
r6 000000ab
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023c
aluout 00000000
cycle_counter 00000c12
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3091
r2 00000110
r3 0000023c
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023c
aluout 00000000
cycle_counter 00000c13
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3092
r2 00000110
r3 0000023c
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023c
aluout 00000000
cycle_counter 00000c14
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3093
r2 00000110
r3 0000023c
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023c
aluout 00000000
cycle_counter 00000c15
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3094
r2 00000110
r3 0000023c
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000023c
aluout 00000000
cycle_counter 00000c16
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3095
r2 00000110
r3 0000023c
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000110
alu1 00000001
aluout 00000000
cycle_counter 00000c17
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3096
r2 00000110
r3 0000023c
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000110
alu1 00000001
aluout 00000111
cycle_counter 00000c18
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3097
r2 00000111
r3 0000023c
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000110
alu1 00000001
aluout 00000111
cycle_counter 00000c19
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3098
r2 00000111
r3 0000023c
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000110
alu1 00000001
aluout 00000111
cycle_counter 00000c1a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3099
r2 00000111
r3 0000023c
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000110
alu1 00000001
aluout 00000111
cycle_counter 00000c1b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3100
r2 00000111
r3 0000023c
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000110
alu1 00000001
aluout 00000111
cycle_counter 00000c1c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3101
r2 00000111
r3 0000023c
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023c
alu1 00000001
aluout 00000111
cycle_counter 00000c1d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3102
r2 00000111
r3 0000023c
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023c
alu1 00000001
aluout 0000023d
cycle_counter 00000c1e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3103
r2 00000111
r3 0000023d
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023c
alu1 00000001
aluout 0000023d
cycle_counter 00000c1f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3104
r2 00000111
r3 0000023d
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023c
alu1 00000001
aluout 0000023d
cycle_counter 00000c20
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3105
r2 00000111
r3 0000023d
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023c
alu1 00000001
aluout 0000023d
cycle_counter 00000c21
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3106
r2 00000111
r3 0000023d
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000023c
alu1 00000001
aluout 0000023d
cycle_counter 00000c22
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3107
r2 00000111
r3 0000023d
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ac
alu1 000000ac
aluout 0000023d
cycle_counter 00000c23
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3108
r2 00000111
r3 0000023d
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ac
alu1 000000ac
aluout 00000001
cycle_counter 00000c24
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3109
r2 00000111
r3 0000023d
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ac
alu1 000000ac
aluout 00000001
cycle_counter 00000c25
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3110
r2 00000111
r3 0000023d
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ac
alu1 000000ac
aluout 00000001
cycle_counter 00000c26
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3111
r2 00000111
r3 0000023d
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ac
alu1 000000ac
aluout 00000001
cycle_counter 00000c27
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3112
r2 00000111
r3 0000023d
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000ac
alu1 000000ac
aluout 00000001
cycle_counter 00000c28
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3113
r2 00000111
r3 0000023d
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023d
alu1 00000258
aluout 00000001
cycle_counter 00000c29
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3114
r2 00000111
r3 0000023d
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023d
alu1 00000258
aluout 00000000
cycle_counter 00000c2a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3115
r2 00000111
r3 0000023d
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023d
alu1 00000258
aluout 00000000
cycle_counter 00000c2b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3116
r2 00000111
r3 0000023d
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023d
alu1 00000258
aluout 00000000
cycle_counter 00000c2c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3117
r2 00000111
r3 0000023d
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023d
alu1 00000258
aluout 00000000
cycle_counter 00000c2d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3118
r2 00000111
r3 0000023d
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000023d
alu1 00000258
aluout 00000000
cycle_counter 00000c2e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3119
r2 00000111
r3 0000023d
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000111
aluout 00000000
cycle_counter 00000c2f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3120
r2 00000111
r3 0000023d
r4 00000258
r5 000000ac
r6 000000ac
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000111
aluout 00000000
cycle_counter 00000c30
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3121
r2 00000111
r3 0000023d
r4 00000258
r5 000000ad
r6 000000ac
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000111
aluout 00000000
cycle_counter 00000c31
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3122
r2 00000111
r3 0000023d
r4 00000258
r5 000000ad
r6 000000ac
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000111
aluout 00000000
cycle_counter 00000c32
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3123
r2 00000111
r3 0000023d
r4 00000258
r5 000000ad
r6 000000ac
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000111
aluout 00000000
cycle_counter 00000c33
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3124
r2 00000111
r3 0000023d
r4 00000258
r5 000000ad
r6 000000ac
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000111
aluout 00000000
cycle_counter 00000c34
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3125
r2 00000111
r3 0000023d
r4 00000258
r5 000000ad
r6 000000ac
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023d
aluout 00000000
cycle_counter 00000c35
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3126
r2 00000111
r3 0000023d
r4 00000258
r5 000000ad
r6 000000ac
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023d
aluout 00000000
cycle_counter 00000c36
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3127
r2 00000111
r3 0000023d
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023d
aluout 00000000
cycle_counter 00000c37
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3128
r2 00000111
r3 0000023d
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023d
aluout 00000000
cycle_counter 00000c38
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3129
r2 00000111
r3 0000023d
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023d
aluout 00000000
cycle_counter 00000c39
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3130
r2 00000111
r3 0000023d
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000023d
aluout 00000000
cycle_counter 00000c3a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3131
r2 00000111
r3 0000023d
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000111
alu1 00000001
aluout 00000000
cycle_counter 00000c3b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3132
r2 00000111
r3 0000023d
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000111
alu1 00000001
aluout 00000112
cycle_counter 00000c3c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3133
r2 00000112
r3 0000023d
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000111
alu1 00000001
aluout 00000112
cycle_counter 00000c3d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3134
r2 00000112
r3 0000023d
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000111
alu1 00000001
aluout 00000112
cycle_counter 00000c3e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3135
r2 00000112
r3 0000023d
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000111
alu1 00000001
aluout 00000112
cycle_counter 00000c3f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3136
r2 00000112
r3 0000023d
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000111
alu1 00000001
aluout 00000112
cycle_counter 00000c40
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3137
r2 00000112
r3 0000023d
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023d
alu1 00000001
aluout 00000112
cycle_counter 00000c41
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3138
r2 00000112
r3 0000023d
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023d
alu1 00000001
aluout 0000023e
cycle_counter 00000c42
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3139
r2 00000112
r3 0000023e
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023d
alu1 00000001
aluout 0000023e
cycle_counter 00000c43
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3140
r2 00000112
r3 0000023e
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023d
alu1 00000001
aluout 0000023e
cycle_counter 00000c44
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3141
r2 00000112
r3 0000023e
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023d
alu1 00000001
aluout 0000023e
cycle_counter 00000c45
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3142
r2 00000112
r3 0000023e
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000023d
alu1 00000001
aluout 0000023e
cycle_counter 00000c46
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3143
r2 00000112
r3 0000023e
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ad
alu1 000000ad
aluout 0000023e
cycle_counter 00000c47
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3144
r2 00000112
r3 0000023e
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ad
alu1 000000ad
aluout 00000001
cycle_counter 00000c48
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3145
r2 00000112
r3 0000023e
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ad
alu1 000000ad
aluout 00000001
cycle_counter 00000c49
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3146
r2 00000112
r3 0000023e
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ad
alu1 000000ad
aluout 00000001
cycle_counter 00000c4a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3147
r2 00000112
r3 0000023e
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ad
alu1 000000ad
aluout 00000001
cycle_counter 00000c4b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3148
r2 00000112
r3 0000023e
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000ad
alu1 000000ad
aluout 00000001
cycle_counter 00000c4c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3149
r2 00000112
r3 0000023e
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023e
alu1 00000258
aluout 00000001
cycle_counter 00000c4d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3150
r2 00000112
r3 0000023e
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023e
alu1 00000258
aluout 00000000
cycle_counter 00000c4e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3151
r2 00000112
r3 0000023e
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023e
alu1 00000258
aluout 00000000
cycle_counter 00000c4f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3152
r2 00000112
r3 0000023e
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023e
alu1 00000258
aluout 00000000
cycle_counter 00000c50
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3153
r2 00000112
r3 0000023e
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023e
alu1 00000258
aluout 00000000
cycle_counter 00000c51
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3154
r2 00000112
r3 0000023e
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000023e
alu1 00000258
aluout 00000000
cycle_counter 00000c52
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3155
r2 00000112
r3 0000023e
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000112
aluout 00000000
cycle_counter 00000c53
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3156
r2 00000112
r3 0000023e
r4 00000258
r5 000000ad
r6 000000ad
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000112
aluout 00000000
cycle_counter 00000c54
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3157
r2 00000112
r3 0000023e
r4 00000258
r5 000000ae
r6 000000ad
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000112
aluout 00000000
cycle_counter 00000c55
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3158
r2 00000112
r3 0000023e
r4 00000258
r5 000000ae
r6 000000ad
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000112
aluout 00000000
cycle_counter 00000c56
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3159
r2 00000112
r3 0000023e
r4 00000258
r5 000000ae
r6 000000ad
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000112
aluout 00000000
cycle_counter 00000c57
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3160
r2 00000112
r3 0000023e
r4 00000258
r5 000000ae
r6 000000ad
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000112
aluout 00000000
cycle_counter 00000c58
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3161
r2 00000112
r3 0000023e
r4 00000258
r5 000000ae
r6 000000ad
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023e
aluout 00000000
cycle_counter 00000c59
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3162
r2 00000112
r3 0000023e
r4 00000258
r5 000000ae
r6 000000ad
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023e
aluout 00000000
cycle_counter 00000c5a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3163
r2 00000112
r3 0000023e
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023e
aluout 00000000
cycle_counter 00000c5b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3164
r2 00000112
r3 0000023e
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023e
aluout 00000000
cycle_counter 00000c5c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3165
r2 00000112
r3 0000023e
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023e
aluout 00000000
cycle_counter 00000c5d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3166
r2 00000112
r3 0000023e
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000023e
aluout 00000000
cycle_counter 00000c5e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3167
r2 00000112
r3 0000023e
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000112
alu1 00000001
aluout 00000000
cycle_counter 00000c5f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3168
r2 00000112
r3 0000023e
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000112
alu1 00000001
aluout 00000113
cycle_counter 00000c60
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3169
r2 00000113
r3 0000023e
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000112
alu1 00000001
aluout 00000113
cycle_counter 00000c61
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3170
r2 00000113
r3 0000023e
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000112
alu1 00000001
aluout 00000113
cycle_counter 00000c62
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3171
r2 00000113
r3 0000023e
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000112
alu1 00000001
aluout 00000113
cycle_counter 00000c63
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3172
r2 00000113
r3 0000023e
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000112
alu1 00000001
aluout 00000113
cycle_counter 00000c64
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3173
r2 00000113
r3 0000023e
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023e
alu1 00000001
aluout 00000113
cycle_counter 00000c65
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3174
r2 00000113
r3 0000023e
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023e
alu1 00000001
aluout 0000023f
cycle_counter 00000c66
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3175
r2 00000113
r3 0000023f
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023e
alu1 00000001
aluout 0000023f
cycle_counter 00000c67
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3176
r2 00000113
r3 0000023f
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023e
alu1 00000001
aluout 0000023f
cycle_counter 00000c68
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3177
r2 00000113
r3 0000023f
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023e
alu1 00000001
aluout 0000023f
cycle_counter 00000c69
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3178
r2 00000113
r3 0000023f
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000023e
alu1 00000001
aluout 0000023f
cycle_counter 00000c6a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3179
r2 00000113
r3 0000023f
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ae
alu1 000000ae
aluout 0000023f
cycle_counter 00000c6b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3180
r2 00000113
r3 0000023f
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ae
alu1 000000ae
aluout 00000001
cycle_counter 00000c6c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3181
r2 00000113
r3 0000023f
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ae
alu1 000000ae
aluout 00000001
cycle_counter 00000c6d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3182
r2 00000113
r3 0000023f
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ae
alu1 000000ae
aluout 00000001
cycle_counter 00000c6e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3183
r2 00000113
r3 0000023f
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ae
alu1 000000ae
aluout 00000001
cycle_counter 00000c6f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3184
r2 00000113
r3 0000023f
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000ae
alu1 000000ae
aluout 00000001
cycle_counter 00000c70
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3185
r2 00000113
r3 0000023f
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023f
alu1 00000258
aluout 00000001
cycle_counter 00000c71
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3186
r2 00000113
r3 0000023f
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023f
alu1 00000258
aluout 00000000
cycle_counter 00000c72
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3187
r2 00000113
r3 0000023f
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023f
alu1 00000258
aluout 00000000
cycle_counter 00000c73
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3188
r2 00000113
r3 0000023f
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023f
alu1 00000258
aluout 00000000
cycle_counter 00000c74
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3189
r2 00000113
r3 0000023f
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000023f
alu1 00000258
aluout 00000000
cycle_counter 00000c75
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3190
r2 00000113
r3 0000023f
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000023f
alu1 00000258
aluout 00000000
cycle_counter 00000c76
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3191
r2 00000113
r3 0000023f
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000113
aluout 00000000
cycle_counter 00000c77
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3192
r2 00000113
r3 0000023f
r4 00000258
r5 000000ae
r6 000000ae
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000113
aluout 00000000
cycle_counter 00000c78
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3193
r2 00000113
r3 0000023f
r4 00000258
r5 000000af
r6 000000ae
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000113
aluout 00000000
cycle_counter 00000c79
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3194
r2 00000113
r3 0000023f
r4 00000258
r5 000000af
r6 000000ae
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000113
aluout 00000000
cycle_counter 00000c7a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3195
r2 00000113
r3 0000023f
r4 00000258
r5 000000af
r6 000000ae
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000113
aluout 00000000
cycle_counter 00000c7b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3196
r2 00000113
r3 0000023f
r4 00000258
r5 000000af
r6 000000ae
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000113
aluout 00000000
cycle_counter 00000c7c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3197
r2 00000113
r3 0000023f
r4 00000258
r5 000000af
r6 000000ae
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023f
aluout 00000000
cycle_counter 00000c7d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3198
r2 00000113
r3 0000023f
r4 00000258
r5 000000af
r6 000000ae
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023f
aluout 00000000
cycle_counter 00000c7e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3199
r2 00000113
r3 0000023f
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023f
aluout 00000000
cycle_counter 00000c7f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3200
r2 00000113
r3 0000023f
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023f
aluout 00000000
cycle_counter 00000c80
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3201
r2 00000113
r3 0000023f
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000023f
aluout 00000000
cycle_counter 00000c81
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3202
r2 00000113
r3 0000023f
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000023f
aluout 00000000
cycle_counter 00000c82
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3203
r2 00000113
r3 0000023f
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000113
alu1 00000001
aluout 00000000
cycle_counter 00000c83
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3204
r2 00000113
r3 0000023f
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000113
alu1 00000001
aluout 00000114
cycle_counter 00000c84
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3205
r2 00000114
r3 0000023f
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000113
alu1 00000001
aluout 00000114
cycle_counter 00000c85
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3206
r2 00000114
r3 0000023f
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000113
alu1 00000001
aluout 00000114
cycle_counter 00000c86
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3207
r2 00000114
r3 0000023f
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000113
alu1 00000001
aluout 00000114
cycle_counter 00000c87
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3208
r2 00000114
r3 0000023f
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000113
alu1 00000001
aluout 00000114
cycle_counter 00000c88
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3209
r2 00000114
r3 0000023f
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023f
alu1 00000001
aluout 00000114
cycle_counter 00000c89
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3210
r2 00000114
r3 0000023f
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023f
alu1 00000001
aluout 00000240
cycle_counter 00000c8a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3211
r2 00000114
r3 00000240
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023f
alu1 00000001
aluout 00000240
cycle_counter 00000c8b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3212
r2 00000114
r3 00000240
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023f
alu1 00000001
aluout 00000240
cycle_counter 00000c8c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3213
r2 00000114
r3 00000240
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000023f
alu1 00000001
aluout 00000240
cycle_counter 00000c8d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3214
r2 00000114
r3 00000240
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000023f
alu1 00000001
aluout 00000240
cycle_counter 00000c8e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3215
r2 00000114
r3 00000240
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000af
alu1 000000af
aluout 00000240
cycle_counter 00000c8f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3216
r2 00000114
r3 00000240
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000af
alu1 000000af
aluout 00000001
cycle_counter 00000c90
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3217
r2 00000114
r3 00000240
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000af
alu1 000000af
aluout 00000001
cycle_counter 00000c91
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3218
r2 00000114
r3 00000240
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000af
alu1 000000af
aluout 00000001
cycle_counter 00000c92
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3219
r2 00000114
r3 00000240
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000af
alu1 000000af
aluout 00000001
cycle_counter 00000c93
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3220
r2 00000114
r3 00000240
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000af
alu1 000000af
aluout 00000001
cycle_counter 00000c94
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3221
r2 00000114
r3 00000240
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000240
alu1 00000258
aluout 00000001
cycle_counter 00000c95
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3222
r2 00000114
r3 00000240
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000240
alu1 00000258
aluout 00000000
cycle_counter 00000c96
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3223
r2 00000114
r3 00000240
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000240
alu1 00000258
aluout 00000000
cycle_counter 00000c97
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3224
r2 00000114
r3 00000240
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000240
alu1 00000258
aluout 00000000
cycle_counter 00000c98
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3225
r2 00000114
r3 00000240
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000240
alu1 00000258
aluout 00000000
cycle_counter 00000c99
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3226
r2 00000114
r3 00000240
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000240
alu1 00000258
aluout 00000000
cycle_counter 00000c9a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3227
r2 00000114
r3 00000240
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000114
aluout 00000000
cycle_counter 00000c9b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3228
r2 00000114
r3 00000240
r4 00000258
r5 000000af
r6 000000af
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000114
aluout 00000000
cycle_counter 00000c9c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3229
r2 00000114
r3 00000240
r4 00000258
r5 000000b0
r6 000000af
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000114
aluout 00000000
cycle_counter 00000c9d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3230
r2 00000114
r3 00000240
r4 00000258
r5 000000b0
r6 000000af
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000114
aluout 00000000
cycle_counter 00000c9e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3231
r2 00000114
r3 00000240
r4 00000258
r5 000000b0
r6 000000af
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000114
aluout 00000000
cycle_counter 00000c9f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3232
r2 00000114
r3 00000240
r4 00000258
r5 000000b0
r6 000000af
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000114
aluout 00000000
cycle_counter 00000ca0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3233
r2 00000114
r3 00000240
r4 00000258
r5 000000b0
r6 000000af
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000240
aluout 00000000
cycle_counter 00000ca1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3234
r2 00000114
r3 00000240
r4 00000258
r5 000000b0
r6 000000af
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000240
aluout 00000000
cycle_counter 00000ca2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3235
r2 00000114
r3 00000240
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000240
aluout 00000000
cycle_counter 00000ca3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3236
r2 00000114
r3 00000240
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000240
aluout 00000000
cycle_counter 00000ca4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3237
r2 00000114
r3 00000240
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000240
aluout 00000000
cycle_counter 00000ca5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3238
r2 00000114
r3 00000240
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000240
aluout 00000000
cycle_counter 00000ca6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3239
r2 00000114
r3 00000240
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000114
alu1 00000001
aluout 00000000
cycle_counter 00000ca7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3240
r2 00000114
r3 00000240
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000114
alu1 00000001
aluout 00000115
cycle_counter 00000ca8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3241
r2 00000115
r3 00000240
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000114
alu1 00000001
aluout 00000115
cycle_counter 00000ca9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3242
r2 00000115
r3 00000240
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000114
alu1 00000001
aluout 00000115
cycle_counter 00000caa
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3243
r2 00000115
r3 00000240
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000114
alu1 00000001
aluout 00000115
cycle_counter 00000cab
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3244
r2 00000115
r3 00000240
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000114
alu1 00000001
aluout 00000115
cycle_counter 00000cac
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3245
r2 00000115
r3 00000240
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000240
alu1 00000001
aluout 00000115
cycle_counter 00000cad
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3246
r2 00000115
r3 00000240
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000240
alu1 00000001
aluout 00000241
cycle_counter 00000cae
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3247
r2 00000115
r3 00000241
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000240
alu1 00000001
aluout 00000241
cycle_counter 00000caf
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3248
r2 00000115
r3 00000241
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000240
alu1 00000001
aluout 00000241
cycle_counter 00000cb0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3249
r2 00000115
r3 00000241
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000240
alu1 00000001
aluout 00000241
cycle_counter 00000cb1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3250
r2 00000115
r3 00000241
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000240
alu1 00000001
aluout 00000241
cycle_counter 00000cb2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3251
r2 00000115
r3 00000241
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b0
alu1 000000b0
aluout 00000241
cycle_counter 00000cb3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3252
r2 00000115
r3 00000241
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b0
alu1 000000b0
aluout 00000001
cycle_counter 00000cb4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3253
r2 00000115
r3 00000241
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b0
alu1 000000b0
aluout 00000001
cycle_counter 00000cb5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3254
r2 00000115
r3 00000241
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b0
alu1 000000b0
aluout 00000001
cycle_counter 00000cb6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3255
r2 00000115
r3 00000241
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b0
alu1 000000b0
aluout 00000001
cycle_counter 00000cb7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3256
r2 00000115
r3 00000241
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000b0
alu1 000000b0
aluout 00000001
cycle_counter 00000cb8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3257
r2 00000115
r3 00000241
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000241
alu1 00000258
aluout 00000001
cycle_counter 00000cb9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3258
r2 00000115
r3 00000241
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000241
alu1 00000258
aluout 00000000
cycle_counter 00000cba
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3259
r2 00000115
r3 00000241
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000241
alu1 00000258
aluout 00000000
cycle_counter 00000cbb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3260
r2 00000115
r3 00000241
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000241
alu1 00000258
aluout 00000000
cycle_counter 00000cbc
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3261
r2 00000115
r3 00000241
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000241
alu1 00000258
aluout 00000000
cycle_counter 00000cbd
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3262
r2 00000115
r3 00000241
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000241
alu1 00000258
aluout 00000000
cycle_counter 00000cbe
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3263
r2 00000115
r3 00000241
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000115
aluout 00000000
cycle_counter 00000cbf
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3264
r2 00000115
r3 00000241
r4 00000258
r5 000000b0
r6 000000b0
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000115
aluout 00000000
cycle_counter 00000cc0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3265
r2 00000115
r3 00000241
r4 00000258
r5 000000b1
r6 000000b0
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000115
aluout 00000000
cycle_counter 00000cc1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3266
r2 00000115
r3 00000241
r4 00000258
r5 000000b1
r6 000000b0
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000115
aluout 00000000
cycle_counter 00000cc2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3267
r2 00000115
r3 00000241
r4 00000258
r5 000000b1
r6 000000b0
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000115
aluout 00000000
cycle_counter 00000cc3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3268
r2 00000115
r3 00000241
r4 00000258
r5 000000b1
r6 000000b0
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000115
aluout 00000000
cycle_counter 00000cc4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3269
r2 00000115
r3 00000241
r4 00000258
r5 000000b1
r6 000000b0
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000241
aluout 00000000
cycle_counter 00000cc5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3270
r2 00000115
r3 00000241
r4 00000258
r5 000000b1
r6 000000b0
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000241
aluout 00000000
cycle_counter 00000cc6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3271
r2 00000115
r3 00000241
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000241
aluout 00000000
cycle_counter 00000cc7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3272
r2 00000115
r3 00000241
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000241
aluout 00000000
cycle_counter 00000cc8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3273
r2 00000115
r3 00000241
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000241
aluout 00000000
cycle_counter 00000cc9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3274
r2 00000115
r3 00000241
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000241
aluout 00000000
cycle_counter 00000cca
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3275
r2 00000115
r3 00000241
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000115
alu1 00000001
aluout 00000000
cycle_counter 00000ccb
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3276
r2 00000115
r3 00000241
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000115
alu1 00000001
aluout 00000116
cycle_counter 00000ccc
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3277
r2 00000116
r3 00000241
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000115
alu1 00000001
aluout 00000116
cycle_counter 00000ccd
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3278
r2 00000116
r3 00000241
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000115
alu1 00000001
aluout 00000116
cycle_counter 00000cce
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3279
r2 00000116
r3 00000241
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000115
alu1 00000001
aluout 00000116
cycle_counter 00000ccf
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3280
r2 00000116
r3 00000241
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000115
alu1 00000001
aluout 00000116
cycle_counter 00000cd0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3281
r2 00000116
r3 00000241
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000241
alu1 00000001
aluout 00000116
cycle_counter 00000cd1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3282
r2 00000116
r3 00000241
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000241
alu1 00000001
aluout 00000242
cycle_counter 00000cd2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3283
r2 00000116
r3 00000242
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000241
alu1 00000001
aluout 00000242
cycle_counter 00000cd3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3284
r2 00000116
r3 00000242
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000241
alu1 00000001
aluout 00000242
cycle_counter 00000cd4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3285
r2 00000116
r3 00000242
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000241
alu1 00000001
aluout 00000242
cycle_counter 00000cd5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3286
r2 00000116
r3 00000242
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000241
alu1 00000001
aluout 00000242
cycle_counter 00000cd6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3287
r2 00000116
r3 00000242
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b1
alu1 000000b1
aluout 00000242
cycle_counter 00000cd7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3288
r2 00000116
r3 00000242
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b1
alu1 000000b1
aluout 00000001
cycle_counter 00000cd8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3289
r2 00000116
r3 00000242
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b1
alu1 000000b1
aluout 00000001
cycle_counter 00000cd9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3290
r2 00000116
r3 00000242
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b1
alu1 000000b1
aluout 00000001
cycle_counter 00000cda
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3291
r2 00000116
r3 00000242
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b1
alu1 000000b1
aluout 00000001
cycle_counter 00000cdb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3292
r2 00000116
r3 00000242
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000b1
alu1 000000b1
aluout 00000001
cycle_counter 00000cdc
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3293
r2 00000116
r3 00000242
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000242
alu1 00000258
aluout 00000001
cycle_counter 00000cdd
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3294
r2 00000116
r3 00000242
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000242
alu1 00000258
aluout 00000000
cycle_counter 00000cde
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3295
r2 00000116
r3 00000242
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000242
alu1 00000258
aluout 00000000
cycle_counter 00000cdf
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3296
r2 00000116
r3 00000242
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000242
alu1 00000258
aluout 00000000
cycle_counter 00000ce0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3297
r2 00000116
r3 00000242
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000242
alu1 00000258
aluout 00000000
cycle_counter 00000ce1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3298
r2 00000116
r3 00000242
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000242
alu1 00000258
aluout 00000000
cycle_counter 00000ce2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3299
r2 00000116
r3 00000242
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000116
aluout 00000000
cycle_counter 00000ce3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3300
r2 00000116
r3 00000242
r4 00000258
r5 000000b1
r6 000000b1
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000116
aluout 00000000
cycle_counter 00000ce4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3301
r2 00000116
r3 00000242
r4 00000258
r5 000000b2
r6 000000b1
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000116
aluout 00000000
cycle_counter 00000ce5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3302
r2 00000116
r3 00000242
r4 00000258
r5 000000b2
r6 000000b1
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000116
aluout 00000000
cycle_counter 00000ce6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3303
r2 00000116
r3 00000242
r4 00000258
r5 000000b2
r6 000000b1
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000116
aluout 00000000
cycle_counter 00000ce7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3304
r2 00000116
r3 00000242
r4 00000258
r5 000000b2
r6 000000b1
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000116
aluout 00000000
cycle_counter 00000ce8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3305
r2 00000116
r3 00000242
r4 00000258
r5 000000b2
r6 000000b1
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000242
aluout 00000000
cycle_counter 00000ce9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3306
r2 00000116
r3 00000242
r4 00000258
r5 000000b2
r6 000000b1
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000242
aluout 00000000
cycle_counter 00000cea
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3307
r2 00000116
r3 00000242
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000242
aluout 00000000
cycle_counter 00000ceb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3308
r2 00000116
r3 00000242
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000242
aluout 00000000
cycle_counter 00000cec
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3309
r2 00000116
r3 00000242
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000242
aluout 00000000
cycle_counter 00000ced
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3310
r2 00000116
r3 00000242
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000242
aluout 00000000
cycle_counter 00000cee
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3311
r2 00000116
r3 00000242
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000116
alu1 00000001
aluout 00000000
cycle_counter 00000cef
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3312
r2 00000116
r3 00000242
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000116
alu1 00000001
aluout 00000117
cycle_counter 00000cf0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3313
r2 00000117
r3 00000242
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000116
alu1 00000001
aluout 00000117
cycle_counter 00000cf1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3314
r2 00000117
r3 00000242
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000116
alu1 00000001
aluout 00000117
cycle_counter 00000cf2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3315
r2 00000117
r3 00000242
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000116
alu1 00000001
aluout 00000117
cycle_counter 00000cf3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3316
r2 00000117
r3 00000242
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000116
alu1 00000001
aluout 00000117
cycle_counter 00000cf4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3317
r2 00000117
r3 00000242
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000242
alu1 00000001
aluout 00000117
cycle_counter 00000cf5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3318
r2 00000117
r3 00000242
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000242
alu1 00000001
aluout 00000243
cycle_counter 00000cf6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3319
r2 00000117
r3 00000243
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000242
alu1 00000001
aluout 00000243
cycle_counter 00000cf7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3320
r2 00000117
r3 00000243
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000242
alu1 00000001
aluout 00000243
cycle_counter 00000cf8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3321
r2 00000117
r3 00000243
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000242
alu1 00000001
aluout 00000243
cycle_counter 00000cf9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3322
r2 00000117
r3 00000243
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000242
alu1 00000001
aluout 00000243
cycle_counter 00000cfa
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3323
r2 00000117
r3 00000243
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b2
alu1 000000b2
aluout 00000243
cycle_counter 00000cfb
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3324
r2 00000117
r3 00000243
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b2
alu1 000000b2
aluout 00000001
cycle_counter 00000cfc
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3325
r2 00000117
r3 00000243
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b2
alu1 000000b2
aluout 00000001
cycle_counter 00000cfd
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3326
r2 00000117
r3 00000243
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b2
alu1 000000b2
aluout 00000001
cycle_counter 00000cfe
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3327
r2 00000117
r3 00000243
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b2
alu1 000000b2
aluout 00000001
cycle_counter 00000cff
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3328
r2 00000117
r3 00000243
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000b2
alu1 000000b2
aluout 00000001
cycle_counter 00000d00
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3329
r2 00000117
r3 00000243
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000243
alu1 00000258
aluout 00000001
cycle_counter 00000d01
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3330
r2 00000117
r3 00000243
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000243
alu1 00000258
aluout 00000000
cycle_counter 00000d02
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3331
r2 00000117
r3 00000243
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000243
alu1 00000258
aluout 00000000
cycle_counter 00000d03
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3332
r2 00000117
r3 00000243
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000243
alu1 00000258
aluout 00000000
cycle_counter 00000d04
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3333
r2 00000117
r3 00000243
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000243
alu1 00000258
aluout 00000000
cycle_counter 00000d05
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3334
r2 00000117
r3 00000243
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000243
alu1 00000258
aluout 00000000
cycle_counter 00000d06
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3335
r2 00000117
r3 00000243
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000117
aluout 00000000
cycle_counter 00000d07
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3336
r2 00000117
r3 00000243
r4 00000258
r5 000000b2
r6 000000b2
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000117
aluout 00000000
cycle_counter 00000d08
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3337
r2 00000117
r3 00000243
r4 00000258
r5 000000b3
r6 000000b2
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000117
aluout 00000000
cycle_counter 00000d09
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3338
r2 00000117
r3 00000243
r4 00000258
r5 000000b3
r6 000000b2
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000117
aluout 00000000
cycle_counter 00000d0a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3339
r2 00000117
r3 00000243
r4 00000258
r5 000000b3
r6 000000b2
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000117
aluout 00000000
cycle_counter 00000d0b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3340
r2 00000117
r3 00000243
r4 00000258
r5 000000b3
r6 000000b2
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000117
aluout 00000000
cycle_counter 00000d0c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3341
r2 00000117
r3 00000243
r4 00000258
r5 000000b3
r6 000000b2
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000243
aluout 00000000
cycle_counter 00000d0d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3342
r2 00000117
r3 00000243
r4 00000258
r5 000000b3
r6 000000b2
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000243
aluout 00000000
cycle_counter 00000d0e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3343
r2 00000117
r3 00000243
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000243
aluout 00000000
cycle_counter 00000d0f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3344
r2 00000117
r3 00000243
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000243
aluout 00000000
cycle_counter 00000d10
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3345
r2 00000117
r3 00000243
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000243
aluout 00000000
cycle_counter 00000d11
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3346
r2 00000117
r3 00000243
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000243
aluout 00000000
cycle_counter 00000d12
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3347
r2 00000117
r3 00000243
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000117
alu1 00000001
aluout 00000000
cycle_counter 00000d13
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3348
r2 00000117
r3 00000243
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000117
alu1 00000001
aluout 00000118
cycle_counter 00000d14
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3349
r2 00000118
r3 00000243
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000117
alu1 00000001
aluout 00000118
cycle_counter 00000d15
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3350
r2 00000118
r3 00000243
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000117
alu1 00000001
aluout 00000118
cycle_counter 00000d16
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3351
r2 00000118
r3 00000243
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000117
alu1 00000001
aluout 00000118
cycle_counter 00000d17
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3352
r2 00000118
r3 00000243
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000117
alu1 00000001
aluout 00000118
cycle_counter 00000d18
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3353
r2 00000118
r3 00000243
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000243
alu1 00000001
aluout 00000118
cycle_counter 00000d19
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3354
r2 00000118
r3 00000243
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000243
alu1 00000001
aluout 00000244
cycle_counter 00000d1a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3355
r2 00000118
r3 00000244
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000243
alu1 00000001
aluout 00000244
cycle_counter 00000d1b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3356
r2 00000118
r3 00000244
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000243
alu1 00000001
aluout 00000244
cycle_counter 00000d1c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3357
r2 00000118
r3 00000244
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000243
alu1 00000001
aluout 00000244
cycle_counter 00000d1d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3358
r2 00000118
r3 00000244
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000243
alu1 00000001
aluout 00000244
cycle_counter 00000d1e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3359
r2 00000118
r3 00000244
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b3
alu1 000000b3
aluout 00000244
cycle_counter 00000d1f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3360
r2 00000118
r3 00000244
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b3
alu1 000000b3
aluout 00000001
cycle_counter 00000d20
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3361
r2 00000118
r3 00000244
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b3
alu1 000000b3
aluout 00000001
cycle_counter 00000d21
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3362
r2 00000118
r3 00000244
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b3
alu1 000000b3
aluout 00000001
cycle_counter 00000d22
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3363
r2 00000118
r3 00000244
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b3
alu1 000000b3
aluout 00000001
cycle_counter 00000d23
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3364
r2 00000118
r3 00000244
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000b3
alu1 000000b3
aluout 00000001
cycle_counter 00000d24
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3365
r2 00000118
r3 00000244
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000244
alu1 00000258
aluout 00000001
cycle_counter 00000d25
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3366
r2 00000118
r3 00000244
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000244
alu1 00000258
aluout 00000000
cycle_counter 00000d26
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3367
r2 00000118
r3 00000244
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000244
alu1 00000258
aluout 00000000
cycle_counter 00000d27
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3368
r2 00000118
r3 00000244
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000244
alu1 00000258
aluout 00000000
cycle_counter 00000d28
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3369
r2 00000118
r3 00000244
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000244
alu1 00000258
aluout 00000000
cycle_counter 00000d29
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3370
r2 00000118
r3 00000244
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000244
alu1 00000258
aluout 00000000
cycle_counter 00000d2a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3371
r2 00000118
r3 00000244
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000118
aluout 00000000
cycle_counter 00000d2b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3372
r2 00000118
r3 00000244
r4 00000258
r5 000000b3
r6 000000b3
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000118
aluout 00000000
cycle_counter 00000d2c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3373
r2 00000118
r3 00000244
r4 00000258
r5 000000b4
r6 000000b3
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000118
aluout 00000000
cycle_counter 00000d2d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3374
r2 00000118
r3 00000244
r4 00000258
r5 000000b4
r6 000000b3
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000118
aluout 00000000
cycle_counter 00000d2e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3375
r2 00000118
r3 00000244
r4 00000258
r5 000000b4
r6 000000b3
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000118
aluout 00000000
cycle_counter 00000d2f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3376
r2 00000118
r3 00000244
r4 00000258
r5 000000b4
r6 000000b3
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000118
aluout 00000000
cycle_counter 00000d30
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3377
r2 00000118
r3 00000244
r4 00000258
r5 000000b4
r6 000000b3
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000244
aluout 00000000
cycle_counter 00000d31
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3378
r2 00000118
r3 00000244
r4 00000258
r5 000000b4
r6 000000b3
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000244
aluout 00000000
cycle_counter 00000d32
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3379
r2 00000118
r3 00000244
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000244
aluout 00000000
cycle_counter 00000d33
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3380
r2 00000118
r3 00000244
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000244
aluout 00000000
cycle_counter 00000d34
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3381
r2 00000118
r3 00000244
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000244
aluout 00000000
cycle_counter 00000d35
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3382
r2 00000118
r3 00000244
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000244
aluout 00000000
cycle_counter 00000d36
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3383
r2 00000118
r3 00000244
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000118
alu1 00000001
aluout 00000000
cycle_counter 00000d37
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3384
r2 00000118
r3 00000244
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000118
alu1 00000001
aluout 00000119
cycle_counter 00000d38
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3385
r2 00000119
r3 00000244
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000118
alu1 00000001
aluout 00000119
cycle_counter 00000d39
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3386
r2 00000119
r3 00000244
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000118
alu1 00000001
aluout 00000119
cycle_counter 00000d3a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3387
r2 00000119
r3 00000244
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000118
alu1 00000001
aluout 00000119
cycle_counter 00000d3b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3388
r2 00000119
r3 00000244
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000118
alu1 00000001
aluout 00000119
cycle_counter 00000d3c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3389
r2 00000119
r3 00000244
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000244
alu1 00000001
aluout 00000119
cycle_counter 00000d3d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3390
r2 00000119
r3 00000244
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000244
alu1 00000001
aluout 00000245
cycle_counter 00000d3e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3391
r2 00000119
r3 00000245
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000244
alu1 00000001
aluout 00000245
cycle_counter 00000d3f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3392
r2 00000119
r3 00000245
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000244
alu1 00000001
aluout 00000245
cycle_counter 00000d40
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3393
r2 00000119
r3 00000245
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000244
alu1 00000001
aluout 00000245
cycle_counter 00000d41
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3394
r2 00000119
r3 00000245
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000244
alu1 00000001
aluout 00000245
cycle_counter 00000d42
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3395
r2 00000119
r3 00000245
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b4
alu1 000000b4
aluout 00000245
cycle_counter 00000d43
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3396
r2 00000119
r3 00000245
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b4
alu1 000000b4
aluout 00000001
cycle_counter 00000d44
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3397
r2 00000119
r3 00000245
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b4
alu1 000000b4
aluout 00000001
cycle_counter 00000d45
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3398
r2 00000119
r3 00000245
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b4
alu1 000000b4
aluout 00000001
cycle_counter 00000d46
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3399
r2 00000119
r3 00000245
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b4
alu1 000000b4
aluout 00000001
cycle_counter 00000d47
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3400
r2 00000119
r3 00000245
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000b4
alu1 000000b4
aluout 00000001
cycle_counter 00000d48
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3401
r2 00000119
r3 00000245
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000245
alu1 00000258
aluout 00000001
cycle_counter 00000d49
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3402
r2 00000119
r3 00000245
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000245
alu1 00000258
aluout 00000000
cycle_counter 00000d4a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3403
r2 00000119
r3 00000245
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000245
alu1 00000258
aluout 00000000
cycle_counter 00000d4b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3404
r2 00000119
r3 00000245
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000245
alu1 00000258
aluout 00000000
cycle_counter 00000d4c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3405
r2 00000119
r3 00000245
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000245
alu1 00000258
aluout 00000000
cycle_counter 00000d4d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3406
r2 00000119
r3 00000245
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000245
alu1 00000258
aluout 00000000
cycle_counter 00000d4e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3407
r2 00000119
r3 00000245
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000119
aluout 00000000
cycle_counter 00000d4f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3408
r2 00000119
r3 00000245
r4 00000258
r5 000000b4
r6 000000b4
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000119
aluout 00000000
cycle_counter 00000d50
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3409
r2 00000119
r3 00000245
r4 00000258
r5 000000b5
r6 000000b4
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000119
aluout 00000000
cycle_counter 00000d51
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3410
r2 00000119
r3 00000245
r4 00000258
r5 000000b5
r6 000000b4
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000119
aluout 00000000
cycle_counter 00000d52
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3411
r2 00000119
r3 00000245
r4 00000258
r5 000000b5
r6 000000b4
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000119
aluout 00000000
cycle_counter 00000d53
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3412
r2 00000119
r3 00000245
r4 00000258
r5 000000b5
r6 000000b4
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000119
aluout 00000000
cycle_counter 00000d54
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3413
r2 00000119
r3 00000245
r4 00000258
r5 000000b5
r6 000000b4
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000245
aluout 00000000
cycle_counter 00000d55
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3414
r2 00000119
r3 00000245
r4 00000258
r5 000000b5
r6 000000b4
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000245
aluout 00000000
cycle_counter 00000d56
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3415
r2 00000119
r3 00000245
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000245
aluout 00000000
cycle_counter 00000d57
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3416
r2 00000119
r3 00000245
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000245
aluout 00000000
cycle_counter 00000d58
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3417
r2 00000119
r3 00000245
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000245
aluout 00000000
cycle_counter 00000d59
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3418
r2 00000119
r3 00000245
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000245
aluout 00000000
cycle_counter 00000d5a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3419
r2 00000119
r3 00000245
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000119
alu1 00000001
aluout 00000000
cycle_counter 00000d5b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3420
r2 00000119
r3 00000245
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000119
alu1 00000001
aluout 0000011a
cycle_counter 00000d5c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3421
r2 0000011a
r3 00000245
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000119
alu1 00000001
aluout 0000011a
cycle_counter 00000d5d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3422
r2 0000011a
r3 00000245
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000119
alu1 00000001
aluout 0000011a
cycle_counter 00000d5e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3423
r2 0000011a
r3 00000245
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000119
alu1 00000001
aluout 0000011a
cycle_counter 00000d5f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3424
r2 0000011a
r3 00000245
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000119
alu1 00000001
aluout 0000011a
cycle_counter 00000d60
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3425
r2 0000011a
r3 00000245
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000245
alu1 00000001
aluout 0000011a
cycle_counter 00000d61
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3426
r2 0000011a
r3 00000245
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000245
alu1 00000001
aluout 00000246
cycle_counter 00000d62
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3427
r2 0000011a
r3 00000246
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000245
alu1 00000001
aluout 00000246
cycle_counter 00000d63
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3428
r2 0000011a
r3 00000246
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000245
alu1 00000001
aluout 00000246
cycle_counter 00000d64
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3429
r2 0000011a
r3 00000246
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000245
alu1 00000001
aluout 00000246
cycle_counter 00000d65
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3430
r2 0000011a
r3 00000246
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000245
alu1 00000001
aluout 00000246
cycle_counter 00000d66
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3431
r2 0000011a
r3 00000246
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b5
alu1 000000b5
aluout 00000246
cycle_counter 00000d67
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3432
r2 0000011a
r3 00000246
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b5
alu1 000000b5
aluout 00000001
cycle_counter 00000d68
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3433
r2 0000011a
r3 00000246
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b5
alu1 000000b5
aluout 00000001
cycle_counter 00000d69
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3434
r2 0000011a
r3 00000246
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b5
alu1 000000b5
aluout 00000001
cycle_counter 00000d6a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3435
r2 0000011a
r3 00000246
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b5
alu1 000000b5
aluout 00000001
cycle_counter 00000d6b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3436
r2 0000011a
r3 00000246
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000b5
alu1 000000b5
aluout 00000001
cycle_counter 00000d6c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3437
r2 0000011a
r3 00000246
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000246
alu1 00000258
aluout 00000001
cycle_counter 00000d6d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3438
r2 0000011a
r3 00000246
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000246
alu1 00000258
aluout 00000000
cycle_counter 00000d6e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3439
r2 0000011a
r3 00000246
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000246
alu1 00000258
aluout 00000000
cycle_counter 00000d6f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3440
r2 0000011a
r3 00000246
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000246
alu1 00000258
aluout 00000000
cycle_counter 00000d70
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3441
r2 0000011a
r3 00000246
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000246
alu1 00000258
aluout 00000000
cycle_counter 00000d71
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3442
r2 0000011a
r3 00000246
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000246
alu1 00000258
aluout 00000000
cycle_counter 00000d72
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3443
r2 0000011a
r3 00000246
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011a
aluout 00000000
cycle_counter 00000d73
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3444
r2 0000011a
r3 00000246
r4 00000258
r5 000000b5
r6 000000b5
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011a
aluout 00000000
cycle_counter 00000d74
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3445
r2 0000011a
r3 00000246
r4 00000258
r5 000000b6
r6 000000b5
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011a
aluout 00000000
cycle_counter 00000d75
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3446
r2 0000011a
r3 00000246
r4 00000258
r5 000000b6
r6 000000b5
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011a
aluout 00000000
cycle_counter 00000d76
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3447
r2 0000011a
r3 00000246
r4 00000258
r5 000000b6
r6 000000b5
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011a
aluout 00000000
cycle_counter 00000d77
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3448
r2 0000011a
r3 00000246
r4 00000258
r5 000000b6
r6 000000b5
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000011a
aluout 00000000
cycle_counter 00000d78
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3449
r2 0000011a
r3 00000246
r4 00000258
r5 000000b6
r6 000000b5
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000246
aluout 00000000
cycle_counter 00000d79
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3450
r2 0000011a
r3 00000246
r4 00000258
r5 000000b6
r6 000000b5
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000246
aluout 00000000
cycle_counter 00000d7a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3451
r2 0000011a
r3 00000246
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000246
aluout 00000000
cycle_counter 00000d7b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3452
r2 0000011a
r3 00000246
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000246
aluout 00000000
cycle_counter 00000d7c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3453
r2 0000011a
r3 00000246
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000246
aluout 00000000
cycle_counter 00000d7d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3454
r2 0000011a
r3 00000246
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000246
aluout 00000000
cycle_counter 00000d7e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3455
r2 0000011a
r3 00000246
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011a
alu1 00000001
aluout 00000000
cycle_counter 00000d7f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3456
r2 0000011a
r3 00000246
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011a
alu1 00000001
aluout 0000011b
cycle_counter 00000d80
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3457
r2 0000011b
r3 00000246
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011a
alu1 00000001
aluout 0000011b
cycle_counter 00000d81
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3458
r2 0000011b
r3 00000246
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011a
alu1 00000001
aluout 0000011b
cycle_counter 00000d82
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3459
r2 0000011b
r3 00000246
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011a
alu1 00000001
aluout 0000011b
cycle_counter 00000d83
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3460
r2 0000011b
r3 00000246
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000011a
alu1 00000001
aluout 0000011b
cycle_counter 00000d84
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3461
r2 0000011b
r3 00000246
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000246
alu1 00000001
aluout 0000011b
cycle_counter 00000d85
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3462
r2 0000011b
r3 00000246
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000246
alu1 00000001
aluout 00000247
cycle_counter 00000d86
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3463
r2 0000011b
r3 00000247
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000246
alu1 00000001
aluout 00000247
cycle_counter 00000d87
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3464
r2 0000011b
r3 00000247
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000246
alu1 00000001
aluout 00000247
cycle_counter 00000d88
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3465
r2 0000011b
r3 00000247
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000246
alu1 00000001
aluout 00000247
cycle_counter 00000d89
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3466
r2 0000011b
r3 00000247
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000246
alu1 00000001
aluout 00000247
cycle_counter 00000d8a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3467
r2 0000011b
r3 00000247
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b6
alu1 000000b6
aluout 00000247
cycle_counter 00000d8b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3468
r2 0000011b
r3 00000247
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b6
alu1 000000b6
aluout 00000001
cycle_counter 00000d8c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3469
r2 0000011b
r3 00000247
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b6
alu1 000000b6
aluout 00000001
cycle_counter 00000d8d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3470
r2 0000011b
r3 00000247
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b6
alu1 000000b6
aluout 00000001
cycle_counter 00000d8e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3471
r2 0000011b
r3 00000247
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b6
alu1 000000b6
aluout 00000001
cycle_counter 00000d8f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3472
r2 0000011b
r3 00000247
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000b6
alu1 000000b6
aluout 00000001
cycle_counter 00000d90
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3473
r2 0000011b
r3 00000247
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000247
alu1 00000258
aluout 00000001
cycle_counter 00000d91
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3474
r2 0000011b
r3 00000247
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000247
alu1 00000258
aluout 00000000
cycle_counter 00000d92
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3475
r2 0000011b
r3 00000247
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000247
alu1 00000258
aluout 00000000
cycle_counter 00000d93
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3476
r2 0000011b
r3 00000247
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000247
alu1 00000258
aluout 00000000
cycle_counter 00000d94
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3477
r2 0000011b
r3 00000247
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000247
alu1 00000258
aluout 00000000
cycle_counter 00000d95
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3478
r2 0000011b
r3 00000247
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000247
alu1 00000258
aluout 00000000
cycle_counter 00000d96
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3479
r2 0000011b
r3 00000247
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011b
aluout 00000000
cycle_counter 00000d97
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3480
r2 0000011b
r3 00000247
r4 00000258
r5 000000b6
r6 000000b6
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011b
aluout 00000000
cycle_counter 00000d98
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3481
r2 0000011b
r3 00000247
r4 00000258
r5 000000b7
r6 000000b6
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011b
aluout 00000000
cycle_counter 00000d99
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3482
r2 0000011b
r3 00000247
r4 00000258
r5 000000b7
r6 000000b6
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011b
aluout 00000000
cycle_counter 00000d9a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3483
r2 0000011b
r3 00000247
r4 00000258
r5 000000b7
r6 000000b6
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011b
aluout 00000000
cycle_counter 00000d9b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3484
r2 0000011b
r3 00000247
r4 00000258
r5 000000b7
r6 000000b6
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000011b
aluout 00000000
cycle_counter 00000d9c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3485
r2 0000011b
r3 00000247
r4 00000258
r5 000000b7
r6 000000b6
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000247
aluout 00000000
cycle_counter 00000d9d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3486
r2 0000011b
r3 00000247
r4 00000258
r5 000000b7
r6 000000b6
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000247
aluout 00000000
cycle_counter 00000d9e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3487
r2 0000011b
r3 00000247
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000247
aluout 00000000
cycle_counter 00000d9f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3488
r2 0000011b
r3 00000247
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000247
aluout 00000000
cycle_counter 00000da0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3489
r2 0000011b
r3 00000247
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000247
aluout 00000000
cycle_counter 00000da1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3490
r2 0000011b
r3 00000247
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000247
aluout 00000000
cycle_counter 00000da2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3491
r2 0000011b
r3 00000247
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011b
alu1 00000001
aluout 00000000
cycle_counter 00000da3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3492
r2 0000011b
r3 00000247
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011b
alu1 00000001
aluout 0000011c
cycle_counter 00000da4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3493
r2 0000011c
r3 00000247
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011b
alu1 00000001
aluout 0000011c
cycle_counter 00000da5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3494
r2 0000011c
r3 00000247
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011b
alu1 00000001
aluout 0000011c
cycle_counter 00000da6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3495
r2 0000011c
r3 00000247
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011b
alu1 00000001
aluout 0000011c
cycle_counter 00000da7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3496
r2 0000011c
r3 00000247
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000011b
alu1 00000001
aluout 0000011c
cycle_counter 00000da8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3497
r2 0000011c
r3 00000247
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000247
alu1 00000001
aluout 0000011c
cycle_counter 00000da9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3498
r2 0000011c
r3 00000247
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000247
alu1 00000001
aluout 00000248
cycle_counter 00000daa
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3499
r2 0000011c
r3 00000248
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000247
alu1 00000001
aluout 00000248
cycle_counter 00000dab
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3500
r2 0000011c
r3 00000248
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000247
alu1 00000001
aluout 00000248
cycle_counter 00000dac
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3501
r2 0000011c
r3 00000248
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000247
alu1 00000001
aluout 00000248
cycle_counter 00000dad
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3502
r2 0000011c
r3 00000248
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000247
alu1 00000001
aluout 00000248
cycle_counter 00000dae
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3503
r2 0000011c
r3 00000248
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b7
alu1 000000b7
aluout 00000248
cycle_counter 00000daf
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3504
r2 0000011c
r3 00000248
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b7
alu1 000000b7
aluout 00000001
cycle_counter 00000db0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3505
r2 0000011c
r3 00000248
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b7
alu1 000000b7
aluout 00000001
cycle_counter 00000db1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3506
r2 0000011c
r3 00000248
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b7
alu1 000000b7
aluout 00000001
cycle_counter 00000db2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3507
r2 0000011c
r3 00000248
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b7
alu1 000000b7
aluout 00000001
cycle_counter 00000db3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3508
r2 0000011c
r3 00000248
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000b7
alu1 000000b7
aluout 00000001
cycle_counter 00000db4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3509
r2 0000011c
r3 00000248
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000248
alu1 00000258
aluout 00000001
cycle_counter 00000db5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3510
r2 0000011c
r3 00000248
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000248
alu1 00000258
aluout 00000000
cycle_counter 00000db6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3511
r2 0000011c
r3 00000248
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000248
alu1 00000258
aluout 00000000
cycle_counter 00000db7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3512
r2 0000011c
r3 00000248
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000248
alu1 00000258
aluout 00000000
cycle_counter 00000db8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3513
r2 0000011c
r3 00000248
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000248
alu1 00000258
aluout 00000000
cycle_counter 00000db9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3514
r2 0000011c
r3 00000248
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000248
alu1 00000258
aluout 00000000
cycle_counter 00000dba
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3515
r2 0000011c
r3 00000248
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011c
aluout 00000000
cycle_counter 00000dbb
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3516
r2 0000011c
r3 00000248
r4 00000258
r5 000000b7
r6 000000b7
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011c
aluout 00000000
cycle_counter 00000dbc
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3517
r2 0000011c
r3 00000248
r4 00000258
r5 000000b8
r6 000000b7
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011c
aluout 00000000
cycle_counter 00000dbd
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3518
r2 0000011c
r3 00000248
r4 00000258
r5 000000b8
r6 000000b7
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011c
aluout 00000000
cycle_counter 00000dbe
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3519
r2 0000011c
r3 00000248
r4 00000258
r5 000000b8
r6 000000b7
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011c
aluout 00000000
cycle_counter 00000dbf
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3520
r2 0000011c
r3 00000248
r4 00000258
r5 000000b8
r6 000000b7
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000011c
aluout 00000000
cycle_counter 00000dc0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3521
r2 0000011c
r3 00000248
r4 00000258
r5 000000b8
r6 000000b7
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000248
aluout 00000000
cycle_counter 00000dc1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3522
r2 0000011c
r3 00000248
r4 00000258
r5 000000b8
r6 000000b7
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000248
aluout 00000000
cycle_counter 00000dc2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3523
r2 0000011c
r3 00000248
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000248
aluout 00000000
cycle_counter 00000dc3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3524
r2 0000011c
r3 00000248
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000248
aluout 00000000
cycle_counter 00000dc4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3525
r2 0000011c
r3 00000248
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000248
aluout 00000000
cycle_counter 00000dc5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3526
r2 0000011c
r3 00000248
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000248
aluout 00000000
cycle_counter 00000dc6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3527
r2 0000011c
r3 00000248
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011c
alu1 00000001
aluout 00000000
cycle_counter 00000dc7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3528
r2 0000011c
r3 00000248
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011c
alu1 00000001
aluout 0000011d
cycle_counter 00000dc8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3529
r2 0000011d
r3 00000248
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011c
alu1 00000001
aluout 0000011d
cycle_counter 00000dc9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3530
r2 0000011d
r3 00000248
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011c
alu1 00000001
aluout 0000011d
cycle_counter 00000dca
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3531
r2 0000011d
r3 00000248
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011c
alu1 00000001
aluout 0000011d
cycle_counter 00000dcb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3532
r2 0000011d
r3 00000248
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000011c
alu1 00000001
aluout 0000011d
cycle_counter 00000dcc
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3533
r2 0000011d
r3 00000248
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000248
alu1 00000001
aluout 0000011d
cycle_counter 00000dcd
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3534
r2 0000011d
r3 00000248
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000248
alu1 00000001
aluout 00000249
cycle_counter 00000dce
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3535
r2 0000011d
r3 00000249
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000248
alu1 00000001
aluout 00000249
cycle_counter 00000dcf
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3536
r2 0000011d
r3 00000249
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000248
alu1 00000001
aluout 00000249
cycle_counter 00000dd0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3537
r2 0000011d
r3 00000249
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000248
alu1 00000001
aluout 00000249
cycle_counter 00000dd1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3538
r2 0000011d
r3 00000249
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000248
alu1 00000001
aluout 00000249
cycle_counter 00000dd2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3539
r2 0000011d
r3 00000249
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b8
alu1 000000b8
aluout 00000249
cycle_counter 00000dd3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3540
r2 0000011d
r3 00000249
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b8
alu1 000000b8
aluout 00000001
cycle_counter 00000dd4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3541
r2 0000011d
r3 00000249
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b8
alu1 000000b8
aluout 00000001
cycle_counter 00000dd5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3542
r2 0000011d
r3 00000249
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b8
alu1 000000b8
aluout 00000001
cycle_counter 00000dd6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3543
r2 0000011d
r3 00000249
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b8
alu1 000000b8
aluout 00000001
cycle_counter 00000dd7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3544
r2 0000011d
r3 00000249
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000b8
alu1 000000b8
aluout 00000001
cycle_counter 00000dd8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3545
r2 0000011d
r3 00000249
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000249
alu1 00000258
aluout 00000001
cycle_counter 00000dd9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3546
r2 0000011d
r3 00000249
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000249
alu1 00000258
aluout 00000000
cycle_counter 00000dda
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3547
r2 0000011d
r3 00000249
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000249
alu1 00000258
aluout 00000000
cycle_counter 00000ddb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3548
r2 0000011d
r3 00000249
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000249
alu1 00000258
aluout 00000000
cycle_counter 00000ddc
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3549
r2 0000011d
r3 00000249
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000249
alu1 00000258
aluout 00000000
cycle_counter 00000ddd
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3550
r2 0000011d
r3 00000249
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000249
alu1 00000258
aluout 00000000
cycle_counter 00000dde
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3551
r2 0000011d
r3 00000249
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011d
aluout 00000000
cycle_counter 00000ddf
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3552
r2 0000011d
r3 00000249
r4 00000258
r5 000000b8
r6 000000b8
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011d
aluout 00000000
cycle_counter 00000de0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3553
r2 0000011d
r3 00000249
r4 00000258
r5 000000b9
r6 000000b8
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011d
aluout 00000000
cycle_counter 00000de1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3554
r2 0000011d
r3 00000249
r4 00000258
r5 000000b9
r6 000000b8
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011d
aluout 00000000
cycle_counter 00000de2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3555
r2 0000011d
r3 00000249
r4 00000258
r5 000000b9
r6 000000b8
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011d
aluout 00000000
cycle_counter 00000de3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3556
r2 0000011d
r3 00000249
r4 00000258
r5 000000b9
r6 000000b8
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000011d
aluout 00000000
cycle_counter 00000de4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3557
r2 0000011d
r3 00000249
r4 00000258
r5 000000b9
r6 000000b8
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000249
aluout 00000000
cycle_counter 00000de5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3558
r2 0000011d
r3 00000249
r4 00000258
r5 000000b9
r6 000000b8
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000249
aluout 00000000
cycle_counter 00000de6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3559
r2 0000011d
r3 00000249
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000249
aluout 00000000
cycle_counter 00000de7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3560
r2 0000011d
r3 00000249
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000249
aluout 00000000
cycle_counter 00000de8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3561
r2 0000011d
r3 00000249
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000249
aluout 00000000
cycle_counter 00000de9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3562
r2 0000011d
r3 00000249
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000249
aluout 00000000
cycle_counter 00000dea
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3563
r2 0000011d
r3 00000249
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011d
alu1 00000001
aluout 00000000
cycle_counter 00000deb
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3564
r2 0000011d
r3 00000249
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011d
alu1 00000001
aluout 0000011e
cycle_counter 00000dec
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3565
r2 0000011e
r3 00000249
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011d
alu1 00000001
aluout 0000011e
cycle_counter 00000ded
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3566
r2 0000011e
r3 00000249
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011d
alu1 00000001
aluout 0000011e
cycle_counter 00000dee
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3567
r2 0000011e
r3 00000249
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011d
alu1 00000001
aluout 0000011e
cycle_counter 00000def
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3568
r2 0000011e
r3 00000249
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000011d
alu1 00000001
aluout 0000011e
cycle_counter 00000df0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3569
r2 0000011e
r3 00000249
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000249
alu1 00000001
aluout 0000011e
cycle_counter 00000df1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3570
r2 0000011e
r3 00000249
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000249
alu1 00000001
aluout 0000024a
cycle_counter 00000df2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3571
r2 0000011e
r3 0000024a
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000249
alu1 00000001
aluout 0000024a
cycle_counter 00000df3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3572
r2 0000011e
r3 0000024a
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000249
alu1 00000001
aluout 0000024a
cycle_counter 00000df4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3573
r2 0000011e
r3 0000024a
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000249
alu1 00000001
aluout 0000024a
cycle_counter 00000df5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3574
r2 0000011e
r3 0000024a
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000249
alu1 00000001
aluout 0000024a
cycle_counter 00000df6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3575
r2 0000011e
r3 0000024a
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b9
alu1 000000b9
aluout 0000024a
cycle_counter 00000df7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3576
r2 0000011e
r3 0000024a
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b9
alu1 000000b9
aluout 00000001
cycle_counter 00000df8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3577
r2 0000011e
r3 0000024a
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b9
alu1 000000b9
aluout 00000001
cycle_counter 00000df9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3578
r2 0000011e
r3 0000024a
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b9
alu1 000000b9
aluout 00000001
cycle_counter 00000dfa
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3579
r2 0000011e
r3 0000024a
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000b9
alu1 000000b9
aluout 00000001
cycle_counter 00000dfb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3580
r2 0000011e
r3 0000024a
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000b9
alu1 000000b9
aluout 00000001
cycle_counter 00000dfc
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3581
r2 0000011e
r3 0000024a
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024a
alu1 00000258
aluout 00000001
cycle_counter 00000dfd
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3582
r2 0000011e
r3 0000024a
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024a
alu1 00000258
aluout 00000000
cycle_counter 00000dfe
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3583
r2 0000011e
r3 0000024a
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024a
alu1 00000258
aluout 00000000
cycle_counter 00000dff
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3584
r2 0000011e
r3 0000024a
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024a
alu1 00000258
aluout 00000000
cycle_counter 00000e00
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3585
r2 0000011e
r3 0000024a
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024a
alu1 00000258
aluout 00000000
cycle_counter 00000e01
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3586
r2 0000011e
r3 0000024a
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000024a
alu1 00000258
aluout 00000000
cycle_counter 00000e02
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3587
r2 0000011e
r3 0000024a
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011e
aluout 00000000
cycle_counter 00000e03
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3588
r2 0000011e
r3 0000024a
r4 00000258
r5 000000b9
r6 000000b9
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011e
aluout 00000000
cycle_counter 00000e04
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3589
r2 0000011e
r3 0000024a
r4 00000258
r5 000000ba
r6 000000b9
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011e
aluout 00000000
cycle_counter 00000e05
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3590
r2 0000011e
r3 0000024a
r4 00000258
r5 000000ba
r6 000000b9
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011e
aluout 00000000
cycle_counter 00000e06
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3591
r2 0000011e
r3 0000024a
r4 00000258
r5 000000ba
r6 000000b9
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011e
aluout 00000000
cycle_counter 00000e07
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3592
r2 0000011e
r3 0000024a
r4 00000258
r5 000000ba
r6 000000b9
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000011e
aluout 00000000
cycle_counter 00000e08
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3593
r2 0000011e
r3 0000024a
r4 00000258
r5 000000ba
r6 000000b9
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024a
aluout 00000000
cycle_counter 00000e09
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3594
r2 0000011e
r3 0000024a
r4 00000258
r5 000000ba
r6 000000b9
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024a
aluout 00000000
cycle_counter 00000e0a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3595
r2 0000011e
r3 0000024a
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024a
aluout 00000000
cycle_counter 00000e0b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3596
r2 0000011e
r3 0000024a
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024a
aluout 00000000
cycle_counter 00000e0c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3597
r2 0000011e
r3 0000024a
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024a
aluout 00000000
cycle_counter 00000e0d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3598
r2 0000011e
r3 0000024a
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000024a
aluout 00000000
cycle_counter 00000e0e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3599
r2 0000011e
r3 0000024a
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011e
alu1 00000001
aluout 00000000
cycle_counter 00000e0f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3600
r2 0000011e
r3 0000024a
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011e
alu1 00000001
aluout 0000011f
cycle_counter 00000e10
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3601
r2 0000011f
r3 0000024a
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011e
alu1 00000001
aluout 0000011f
cycle_counter 00000e11
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3602
r2 0000011f
r3 0000024a
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011e
alu1 00000001
aluout 0000011f
cycle_counter 00000e12
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3603
r2 0000011f
r3 0000024a
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011e
alu1 00000001
aluout 0000011f
cycle_counter 00000e13
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3604
r2 0000011f
r3 0000024a
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000011e
alu1 00000001
aluout 0000011f
cycle_counter 00000e14
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3605
r2 0000011f
r3 0000024a
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024a
alu1 00000001
aluout 0000011f
cycle_counter 00000e15
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3606
r2 0000011f
r3 0000024a
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024a
alu1 00000001
aluout 0000024b
cycle_counter 00000e16
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3607
r2 0000011f
r3 0000024b
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024a
alu1 00000001
aluout 0000024b
cycle_counter 00000e17
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3608
r2 0000011f
r3 0000024b
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024a
alu1 00000001
aluout 0000024b
cycle_counter 00000e18
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3609
r2 0000011f
r3 0000024b
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024a
alu1 00000001
aluout 0000024b
cycle_counter 00000e19
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3610
r2 0000011f
r3 0000024b
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000024a
alu1 00000001
aluout 0000024b
cycle_counter 00000e1a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3611
r2 0000011f
r3 0000024b
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ba
alu1 000000ba
aluout 0000024b
cycle_counter 00000e1b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3612
r2 0000011f
r3 0000024b
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ba
alu1 000000ba
aluout 00000001
cycle_counter 00000e1c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3613
r2 0000011f
r3 0000024b
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ba
alu1 000000ba
aluout 00000001
cycle_counter 00000e1d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3614
r2 0000011f
r3 0000024b
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ba
alu1 000000ba
aluout 00000001
cycle_counter 00000e1e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3615
r2 0000011f
r3 0000024b
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000ba
alu1 000000ba
aluout 00000001
cycle_counter 00000e1f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3616
r2 0000011f
r3 0000024b
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000ba
alu1 000000ba
aluout 00000001
cycle_counter 00000e20
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3617
r2 0000011f
r3 0000024b
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024b
alu1 00000258
aluout 00000001
cycle_counter 00000e21
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3618
r2 0000011f
r3 0000024b
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024b
alu1 00000258
aluout 00000000
cycle_counter 00000e22
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3619
r2 0000011f
r3 0000024b
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024b
alu1 00000258
aluout 00000000
cycle_counter 00000e23
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3620
r2 0000011f
r3 0000024b
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024b
alu1 00000258
aluout 00000000
cycle_counter 00000e24
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3621
r2 0000011f
r3 0000024b
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024b
alu1 00000258
aluout 00000000
cycle_counter 00000e25
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3622
r2 0000011f
r3 0000024b
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000024b
alu1 00000258
aluout 00000000
cycle_counter 00000e26
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3623
r2 0000011f
r3 0000024b
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011f
aluout 00000000
cycle_counter 00000e27
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3624
r2 0000011f
r3 0000024b
r4 00000258
r5 000000ba
r6 000000ba
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011f
aluout 00000000
cycle_counter 00000e28
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3625
r2 0000011f
r3 0000024b
r4 00000258
r5 000000bb
r6 000000ba
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011f
aluout 00000000
cycle_counter 00000e29
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3626
r2 0000011f
r3 0000024b
r4 00000258
r5 000000bb
r6 000000ba
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011f
aluout 00000000
cycle_counter 00000e2a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3627
r2 0000011f
r3 0000024b
r4 00000258
r5 000000bb
r6 000000ba
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000011f
aluout 00000000
cycle_counter 00000e2b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3628
r2 0000011f
r3 0000024b
r4 00000258
r5 000000bb
r6 000000ba
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000011f
aluout 00000000
cycle_counter 00000e2c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3629
r2 0000011f
r3 0000024b
r4 00000258
r5 000000bb
r6 000000ba
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024b
aluout 00000000
cycle_counter 00000e2d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3630
r2 0000011f
r3 0000024b
r4 00000258
r5 000000bb
r6 000000ba
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024b
aluout 00000000
cycle_counter 00000e2e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3631
r2 0000011f
r3 0000024b
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024b
aluout 00000000
cycle_counter 00000e2f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3632
r2 0000011f
r3 0000024b
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024b
aluout 00000000
cycle_counter 00000e30
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3633
r2 0000011f
r3 0000024b
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024b
aluout 00000000
cycle_counter 00000e31
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3634
r2 0000011f
r3 0000024b
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000024b
aluout 00000000
cycle_counter 00000e32
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3635
r2 0000011f
r3 0000024b
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011f
alu1 00000001
aluout 00000000
cycle_counter 00000e33
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3636
r2 0000011f
r3 0000024b
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011f
alu1 00000001
aluout 00000120
cycle_counter 00000e34
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3637
r2 00000120
r3 0000024b
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011f
alu1 00000001
aluout 00000120
cycle_counter 00000e35
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3638
r2 00000120
r3 0000024b
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011f
alu1 00000001
aluout 00000120
cycle_counter 00000e36
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3639
r2 00000120
r3 0000024b
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000011f
alu1 00000001
aluout 00000120
cycle_counter 00000e37
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3640
r2 00000120
r3 0000024b
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000011f
alu1 00000001
aluout 00000120
cycle_counter 00000e38
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3641
r2 00000120
r3 0000024b
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024b
alu1 00000001
aluout 00000120
cycle_counter 00000e39
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3642
r2 00000120
r3 0000024b
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024b
alu1 00000001
aluout 0000024c
cycle_counter 00000e3a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3643
r2 00000120
r3 0000024c
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024b
alu1 00000001
aluout 0000024c
cycle_counter 00000e3b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3644
r2 00000120
r3 0000024c
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024b
alu1 00000001
aluout 0000024c
cycle_counter 00000e3c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3645
r2 00000120
r3 0000024c
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024b
alu1 00000001
aluout 0000024c
cycle_counter 00000e3d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3646
r2 00000120
r3 0000024c
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000024b
alu1 00000001
aluout 0000024c
cycle_counter 00000e3e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3647
r2 00000120
r3 0000024c
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000bb
alu1 000000bb
aluout 0000024c
cycle_counter 00000e3f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3648
r2 00000120
r3 0000024c
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000bb
alu1 000000bb
aluout 00000001
cycle_counter 00000e40
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3649
r2 00000120
r3 0000024c
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000bb
alu1 000000bb
aluout 00000001
cycle_counter 00000e41
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3650
r2 00000120
r3 0000024c
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000bb
alu1 000000bb
aluout 00000001
cycle_counter 00000e42
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3651
r2 00000120
r3 0000024c
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000bb
alu1 000000bb
aluout 00000001
cycle_counter 00000e43
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3652
r2 00000120
r3 0000024c
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000bb
alu1 000000bb
aluout 00000001
cycle_counter 00000e44
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3653
r2 00000120
r3 0000024c
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024c
alu1 00000258
aluout 00000001
cycle_counter 00000e45
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3654
r2 00000120
r3 0000024c
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024c
alu1 00000258
aluout 00000000
cycle_counter 00000e46
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3655
r2 00000120
r3 0000024c
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024c
alu1 00000258
aluout 00000000
cycle_counter 00000e47
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3656
r2 00000120
r3 0000024c
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024c
alu1 00000258
aluout 00000000
cycle_counter 00000e48
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3657
r2 00000120
r3 0000024c
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024c
alu1 00000258
aluout 00000000
cycle_counter 00000e49
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3658
r2 00000120
r3 0000024c
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000024c
alu1 00000258
aluout 00000000
cycle_counter 00000e4a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3659
r2 00000120
r3 0000024c
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000120
aluout 00000000
cycle_counter 00000e4b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3660
r2 00000120
r3 0000024c
r4 00000258
r5 000000bb
r6 000000bb
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000120
aluout 00000000
cycle_counter 00000e4c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3661
r2 00000120
r3 0000024c
r4 00000258
r5 000000bc
r6 000000bb
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000120
aluout 00000000
cycle_counter 00000e4d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3662
r2 00000120
r3 0000024c
r4 00000258
r5 000000bc
r6 000000bb
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000120
aluout 00000000
cycle_counter 00000e4e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3663
r2 00000120
r3 0000024c
r4 00000258
r5 000000bc
r6 000000bb
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000120
aluout 00000000
cycle_counter 00000e4f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3664
r2 00000120
r3 0000024c
r4 00000258
r5 000000bc
r6 000000bb
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000120
aluout 00000000
cycle_counter 00000e50
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3665
r2 00000120
r3 0000024c
r4 00000258
r5 000000bc
r6 000000bb
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024c
aluout 00000000
cycle_counter 00000e51
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3666
r2 00000120
r3 0000024c
r4 00000258
r5 000000bc
r6 000000bb
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024c
aluout 00000000
cycle_counter 00000e52
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3667
r2 00000120
r3 0000024c
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024c
aluout 00000000
cycle_counter 00000e53
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3668
r2 00000120
r3 0000024c
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024c
aluout 00000000
cycle_counter 00000e54
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3669
r2 00000120
r3 0000024c
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024c
aluout 00000000
cycle_counter 00000e55
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3670
r2 00000120
r3 0000024c
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000024c
aluout 00000000
cycle_counter 00000e56
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3671
r2 00000120
r3 0000024c
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000120
alu1 00000001
aluout 00000000
cycle_counter 00000e57
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3672
r2 00000120
r3 0000024c
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000120
alu1 00000001
aluout 00000121
cycle_counter 00000e58
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3673
r2 00000121
r3 0000024c
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000120
alu1 00000001
aluout 00000121
cycle_counter 00000e59
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3674
r2 00000121
r3 0000024c
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000120
alu1 00000001
aluout 00000121
cycle_counter 00000e5a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3675
r2 00000121
r3 0000024c
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000120
alu1 00000001
aluout 00000121
cycle_counter 00000e5b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3676
r2 00000121
r3 0000024c
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000120
alu1 00000001
aluout 00000121
cycle_counter 00000e5c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3677
r2 00000121
r3 0000024c
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024c
alu1 00000001
aluout 00000121
cycle_counter 00000e5d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3678
r2 00000121
r3 0000024c
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024c
alu1 00000001
aluout 0000024d
cycle_counter 00000e5e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3679
r2 00000121
r3 0000024d
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024c
alu1 00000001
aluout 0000024d
cycle_counter 00000e5f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3680
r2 00000121
r3 0000024d
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024c
alu1 00000001
aluout 0000024d
cycle_counter 00000e60
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3681
r2 00000121
r3 0000024d
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024c
alu1 00000001
aluout 0000024d
cycle_counter 00000e61
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3682
r2 00000121
r3 0000024d
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000024c
alu1 00000001
aluout 0000024d
cycle_counter 00000e62
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3683
r2 00000121
r3 0000024d
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000bc
alu1 000000bc
aluout 0000024d
cycle_counter 00000e63
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3684
r2 00000121
r3 0000024d
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000bc
alu1 000000bc
aluout 00000001
cycle_counter 00000e64
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3685
r2 00000121
r3 0000024d
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000bc
alu1 000000bc
aluout 00000001
cycle_counter 00000e65
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3686
r2 00000121
r3 0000024d
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000bc
alu1 000000bc
aluout 00000001
cycle_counter 00000e66
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3687
r2 00000121
r3 0000024d
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000bc
alu1 000000bc
aluout 00000001
cycle_counter 00000e67
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3688
r2 00000121
r3 0000024d
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000bc
alu1 000000bc
aluout 00000001
cycle_counter 00000e68
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3689
r2 00000121
r3 0000024d
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024d
alu1 00000258
aluout 00000001
cycle_counter 00000e69
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3690
r2 00000121
r3 0000024d
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024d
alu1 00000258
aluout 00000000
cycle_counter 00000e6a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3691
r2 00000121
r3 0000024d
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024d
alu1 00000258
aluout 00000000
cycle_counter 00000e6b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3692
r2 00000121
r3 0000024d
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024d
alu1 00000258
aluout 00000000
cycle_counter 00000e6c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3693
r2 00000121
r3 0000024d
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024d
alu1 00000258
aluout 00000000
cycle_counter 00000e6d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3694
r2 00000121
r3 0000024d
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000024d
alu1 00000258
aluout 00000000
cycle_counter 00000e6e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3695
r2 00000121
r3 0000024d
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000121
aluout 00000000
cycle_counter 00000e6f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3696
r2 00000121
r3 0000024d
r4 00000258
r5 000000bc
r6 000000bc
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000121
aluout 00000000
cycle_counter 00000e70
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3697
r2 00000121
r3 0000024d
r4 00000258
r5 000000bd
r6 000000bc
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000121
aluout 00000000
cycle_counter 00000e71
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3698
r2 00000121
r3 0000024d
r4 00000258
r5 000000bd
r6 000000bc
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000121
aluout 00000000
cycle_counter 00000e72
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3699
r2 00000121
r3 0000024d
r4 00000258
r5 000000bd
r6 000000bc
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000121
aluout 00000000
cycle_counter 00000e73
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3700
r2 00000121
r3 0000024d
r4 00000258
r5 000000bd
r6 000000bc
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000121
aluout 00000000
cycle_counter 00000e74
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3701
r2 00000121
r3 0000024d
r4 00000258
r5 000000bd
r6 000000bc
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024d
aluout 00000000
cycle_counter 00000e75
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3702
r2 00000121
r3 0000024d
r4 00000258
r5 000000bd
r6 000000bc
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024d
aluout 00000000
cycle_counter 00000e76
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3703
r2 00000121
r3 0000024d
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024d
aluout 00000000
cycle_counter 00000e77
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3704
r2 00000121
r3 0000024d
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024d
aluout 00000000
cycle_counter 00000e78
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3705
r2 00000121
r3 0000024d
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024d
aluout 00000000
cycle_counter 00000e79
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3706
r2 00000121
r3 0000024d
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000024d
aluout 00000000
cycle_counter 00000e7a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3707
r2 00000121
r3 0000024d
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000121
alu1 00000001
aluout 00000000
cycle_counter 00000e7b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3708
r2 00000121
r3 0000024d
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000121
alu1 00000001
aluout 00000122
cycle_counter 00000e7c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3709
r2 00000122
r3 0000024d
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000121
alu1 00000001
aluout 00000122
cycle_counter 00000e7d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3710
r2 00000122
r3 0000024d
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000121
alu1 00000001
aluout 00000122
cycle_counter 00000e7e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3711
r2 00000122
r3 0000024d
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000121
alu1 00000001
aluout 00000122
cycle_counter 00000e7f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3712
r2 00000122
r3 0000024d
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000121
alu1 00000001
aluout 00000122
cycle_counter 00000e80
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3713
r2 00000122
r3 0000024d
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024d
alu1 00000001
aluout 00000122
cycle_counter 00000e81
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3714
r2 00000122
r3 0000024d
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024d
alu1 00000001
aluout 0000024e
cycle_counter 00000e82
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3715
r2 00000122
r3 0000024e
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024d
alu1 00000001
aluout 0000024e
cycle_counter 00000e83
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3716
r2 00000122
r3 0000024e
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024d
alu1 00000001
aluout 0000024e
cycle_counter 00000e84
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3717
r2 00000122
r3 0000024e
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024d
alu1 00000001
aluout 0000024e
cycle_counter 00000e85
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3718
r2 00000122
r3 0000024e
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000024d
alu1 00000001
aluout 0000024e
cycle_counter 00000e86
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3719
r2 00000122
r3 0000024e
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000bd
alu1 000000bd
aluout 0000024e
cycle_counter 00000e87
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3720
r2 00000122
r3 0000024e
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000bd
alu1 000000bd
aluout 00000001
cycle_counter 00000e88
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3721
r2 00000122
r3 0000024e
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000bd
alu1 000000bd
aluout 00000001
cycle_counter 00000e89
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3722
r2 00000122
r3 0000024e
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000bd
alu1 000000bd
aluout 00000001
cycle_counter 00000e8a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3723
r2 00000122
r3 0000024e
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000bd
alu1 000000bd
aluout 00000001
cycle_counter 00000e8b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3724
r2 00000122
r3 0000024e
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000bd
alu1 000000bd
aluout 00000001
cycle_counter 00000e8c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3725
r2 00000122
r3 0000024e
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024e
alu1 00000258
aluout 00000001
cycle_counter 00000e8d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3726
r2 00000122
r3 0000024e
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024e
alu1 00000258
aluout 00000000
cycle_counter 00000e8e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3727
r2 00000122
r3 0000024e
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024e
alu1 00000258
aluout 00000000
cycle_counter 00000e8f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3728
r2 00000122
r3 0000024e
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024e
alu1 00000258
aluout 00000000
cycle_counter 00000e90
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3729
r2 00000122
r3 0000024e
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024e
alu1 00000258
aluout 00000000
cycle_counter 00000e91
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3730
r2 00000122
r3 0000024e
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000024e
alu1 00000258
aluout 00000000
cycle_counter 00000e92
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3731
r2 00000122
r3 0000024e
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000122
aluout 00000000
cycle_counter 00000e93
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3732
r2 00000122
r3 0000024e
r4 00000258
r5 000000bd
r6 000000bd
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000122
aluout 00000000
cycle_counter 00000e94
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3733
r2 00000122
r3 0000024e
r4 00000258
r5 000000be
r6 000000bd
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000122
aluout 00000000
cycle_counter 00000e95
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3734
r2 00000122
r3 0000024e
r4 00000258
r5 000000be
r6 000000bd
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000122
aluout 00000000
cycle_counter 00000e96
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3735
r2 00000122
r3 0000024e
r4 00000258
r5 000000be
r6 000000bd
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000122
aluout 00000000
cycle_counter 00000e97
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3736
r2 00000122
r3 0000024e
r4 00000258
r5 000000be
r6 000000bd
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000122
aluout 00000000
cycle_counter 00000e98
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3737
r2 00000122
r3 0000024e
r4 00000258
r5 000000be
r6 000000bd
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024e
aluout 00000000
cycle_counter 00000e99
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3738
r2 00000122
r3 0000024e
r4 00000258
r5 000000be
r6 000000bd
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024e
aluout 00000000
cycle_counter 00000e9a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3739
r2 00000122
r3 0000024e
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024e
aluout 00000000
cycle_counter 00000e9b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3740
r2 00000122
r3 0000024e
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024e
aluout 00000000
cycle_counter 00000e9c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3741
r2 00000122
r3 0000024e
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024e
aluout 00000000
cycle_counter 00000e9d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3742
r2 00000122
r3 0000024e
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000024e
aluout 00000000
cycle_counter 00000e9e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3743
r2 00000122
r3 0000024e
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000122
alu1 00000001
aluout 00000000
cycle_counter 00000e9f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3744
r2 00000122
r3 0000024e
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000122
alu1 00000001
aluout 00000123
cycle_counter 00000ea0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3745
r2 00000123
r3 0000024e
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000122
alu1 00000001
aluout 00000123
cycle_counter 00000ea1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3746
r2 00000123
r3 0000024e
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000122
alu1 00000001
aluout 00000123
cycle_counter 00000ea2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3747
r2 00000123
r3 0000024e
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000122
alu1 00000001
aluout 00000123
cycle_counter 00000ea3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3748
r2 00000123
r3 0000024e
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000122
alu1 00000001
aluout 00000123
cycle_counter 00000ea4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3749
r2 00000123
r3 0000024e
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024e
alu1 00000001
aluout 00000123
cycle_counter 00000ea5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3750
r2 00000123
r3 0000024e
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024e
alu1 00000001
aluout 0000024f
cycle_counter 00000ea6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3751
r2 00000123
r3 0000024f
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024e
alu1 00000001
aluout 0000024f
cycle_counter 00000ea7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3752
r2 00000123
r3 0000024f
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024e
alu1 00000001
aluout 0000024f
cycle_counter 00000ea8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3753
r2 00000123
r3 0000024f
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024e
alu1 00000001
aluout 0000024f
cycle_counter 00000ea9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3754
r2 00000123
r3 0000024f
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000024e
alu1 00000001
aluout 0000024f
cycle_counter 00000eaa
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3755
r2 00000123
r3 0000024f
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000be
alu1 000000be
aluout 0000024f
cycle_counter 00000eab
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3756
r2 00000123
r3 0000024f
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000be
alu1 000000be
aluout 00000001
cycle_counter 00000eac
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3757
r2 00000123
r3 0000024f
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000be
alu1 000000be
aluout 00000001
cycle_counter 00000ead
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3758
r2 00000123
r3 0000024f
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000be
alu1 000000be
aluout 00000001
cycle_counter 00000eae
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3759
r2 00000123
r3 0000024f
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000be
alu1 000000be
aluout 00000001
cycle_counter 00000eaf
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3760
r2 00000123
r3 0000024f
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000be
alu1 000000be
aluout 00000001
cycle_counter 00000eb0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3761
r2 00000123
r3 0000024f
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024f
alu1 00000258
aluout 00000001
cycle_counter 00000eb1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3762
r2 00000123
r3 0000024f
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024f
alu1 00000258
aluout 00000000
cycle_counter 00000eb2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3763
r2 00000123
r3 0000024f
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024f
alu1 00000258
aluout 00000000
cycle_counter 00000eb3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3764
r2 00000123
r3 0000024f
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024f
alu1 00000258
aluout 00000000
cycle_counter 00000eb4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3765
r2 00000123
r3 0000024f
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 0000024f
alu1 00000258
aluout 00000000
cycle_counter 00000eb5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3766
r2 00000123
r3 0000024f
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000024f
alu1 00000258
aluout 00000000
cycle_counter 00000eb6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3767
r2 00000123
r3 0000024f
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000123
aluout 00000000
cycle_counter 00000eb7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3768
r2 00000123
r3 0000024f
r4 00000258
r5 000000be
r6 000000be
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000123
aluout 00000000
cycle_counter 00000eb8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3769
r2 00000123
r3 0000024f
r4 00000258
r5 000000bf
r6 000000be
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000123
aluout 00000000
cycle_counter 00000eb9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3770
r2 00000123
r3 0000024f
r4 00000258
r5 000000bf
r6 000000be
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000123
aluout 00000000
cycle_counter 00000eba
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3771
r2 00000123
r3 0000024f
r4 00000258
r5 000000bf
r6 000000be
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000123
aluout 00000000
cycle_counter 00000ebb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3772
r2 00000123
r3 0000024f
r4 00000258
r5 000000bf
r6 000000be
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000123
aluout 00000000
cycle_counter 00000ebc
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3773
r2 00000123
r3 0000024f
r4 00000258
r5 000000bf
r6 000000be
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024f
aluout 00000000
cycle_counter 00000ebd
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3774
r2 00000123
r3 0000024f
r4 00000258
r5 000000bf
r6 000000be
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024f
aluout 00000000
cycle_counter 00000ebe
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3775
r2 00000123
r3 0000024f
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024f
aluout 00000000
cycle_counter 00000ebf
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3776
r2 00000123
r3 0000024f
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024f
aluout 00000000
cycle_counter 00000ec0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3777
r2 00000123
r3 0000024f
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000024f
aluout 00000000
cycle_counter 00000ec1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3778
r2 00000123
r3 0000024f
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000024f
aluout 00000000
cycle_counter 00000ec2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3779
r2 00000123
r3 0000024f
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000123
alu1 00000001
aluout 00000000
cycle_counter 00000ec3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3780
r2 00000123
r3 0000024f
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000123
alu1 00000001
aluout 00000124
cycle_counter 00000ec4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3781
r2 00000124
r3 0000024f
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000123
alu1 00000001
aluout 00000124
cycle_counter 00000ec5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3782
r2 00000124
r3 0000024f
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000123
alu1 00000001
aluout 00000124
cycle_counter 00000ec6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3783
r2 00000124
r3 0000024f
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000123
alu1 00000001
aluout 00000124
cycle_counter 00000ec7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3784
r2 00000124
r3 0000024f
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000123
alu1 00000001
aluout 00000124
cycle_counter 00000ec8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3785
r2 00000124
r3 0000024f
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024f
alu1 00000001
aluout 00000124
cycle_counter 00000ec9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3786
r2 00000124
r3 0000024f
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024f
alu1 00000001
aluout 00000250
cycle_counter 00000eca
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3787
r2 00000124
r3 00000250
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024f
alu1 00000001
aluout 00000250
cycle_counter 00000ecb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3788
r2 00000124
r3 00000250
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024f
alu1 00000001
aluout 00000250
cycle_counter 00000ecc
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3789
r2 00000124
r3 00000250
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000024f
alu1 00000001
aluout 00000250
cycle_counter 00000ecd
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3790
r2 00000124
r3 00000250
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 0000024f
alu1 00000001
aluout 00000250
cycle_counter 00000ece
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3791
r2 00000124
r3 00000250
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000bf
alu1 000000bf
aluout 00000250
cycle_counter 00000ecf
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3792
r2 00000124
r3 00000250
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000bf
alu1 000000bf
aluout 00000001
cycle_counter 00000ed0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3793
r2 00000124
r3 00000250
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000bf
alu1 000000bf
aluout 00000001
cycle_counter 00000ed1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3794
r2 00000124
r3 00000250
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000bf
alu1 000000bf
aluout 00000001
cycle_counter 00000ed2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3795
r2 00000124
r3 00000250
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000bf
alu1 000000bf
aluout 00000001
cycle_counter 00000ed3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3796
r2 00000124
r3 00000250
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000bf
alu1 000000bf
aluout 00000001
cycle_counter 00000ed4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3797
r2 00000124
r3 00000250
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000250
alu1 00000258
aluout 00000001
cycle_counter 00000ed5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3798
r2 00000124
r3 00000250
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000250
alu1 00000258
aluout 00000000
cycle_counter 00000ed6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3799
r2 00000124
r3 00000250
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000250
alu1 00000258
aluout 00000000
cycle_counter 00000ed7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3800
r2 00000124
r3 00000250
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000250
alu1 00000258
aluout 00000000
cycle_counter 00000ed8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3801
r2 00000124
r3 00000250
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000250
alu1 00000258
aluout 00000000
cycle_counter 00000ed9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3802
r2 00000124
r3 00000250
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000250
alu1 00000258
aluout 00000000
cycle_counter 00000eda
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3803
r2 00000124
r3 00000250
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000124
aluout 00000000
cycle_counter 00000edb
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3804
r2 00000124
r3 00000250
r4 00000258
r5 000000bf
r6 000000bf
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000124
aluout 00000000
cycle_counter 00000edc
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3805
r2 00000124
r3 00000250
r4 00000258
r5 000000c0
r6 000000bf
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000124
aluout 00000000
cycle_counter 00000edd
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3806
r2 00000124
r3 00000250
r4 00000258
r5 000000c0
r6 000000bf
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000124
aluout 00000000
cycle_counter 00000ede
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3807
r2 00000124
r3 00000250
r4 00000258
r5 000000c0
r6 000000bf
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000124
aluout 00000000
cycle_counter 00000edf
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3808
r2 00000124
r3 00000250
r4 00000258
r5 000000c0
r6 000000bf
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000124
aluout 00000000
cycle_counter 00000ee0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3809
r2 00000124
r3 00000250
r4 00000258
r5 000000c0
r6 000000bf
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000250
aluout 00000000
cycle_counter 00000ee1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3810
r2 00000124
r3 00000250
r4 00000258
r5 000000c0
r6 000000bf
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000250
aluout 00000000
cycle_counter 00000ee2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3811
r2 00000124
r3 00000250
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000250
aluout 00000000
cycle_counter 00000ee3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3812
r2 00000124
r3 00000250
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000250
aluout 00000000
cycle_counter 00000ee4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3813
r2 00000124
r3 00000250
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000250
aluout 00000000
cycle_counter 00000ee5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3814
r2 00000124
r3 00000250
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000250
aluout 00000000
cycle_counter 00000ee6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3815
r2 00000124
r3 00000250
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000124
alu1 00000001
aluout 00000000
cycle_counter 00000ee7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3816
r2 00000124
r3 00000250
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000124
alu1 00000001
aluout 00000125
cycle_counter 00000ee8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3817
r2 00000125
r3 00000250
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000124
alu1 00000001
aluout 00000125
cycle_counter 00000ee9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3818
r2 00000125
r3 00000250
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000124
alu1 00000001
aluout 00000125
cycle_counter 00000eea
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3819
r2 00000125
r3 00000250
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000124
alu1 00000001
aluout 00000125
cycle_counter 00000eeb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3820
r2 00000125
r3 00000250
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000124
alu1 00000001
aluout 00000125
cycle_counter 00000eec
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3821
r2 00000125
r3 00000250
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000250
alu1 00000001
aluout 00000125
cycle_counter 00000eed
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3822
r2 00000125
r3 00000250
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000250
alu1 00000001
aluout 00000251
cycle_counter 00000eee
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3823
r2 00000125
r3 00000251
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000250
alu1 00000001
aluout 00000251
cycle_counter 00000eef
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3824
r2 00000125
r3 00000251
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000250
alu1 00000001
aluout 00000251
cycle_counter 00000ef0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3825
r2 00000125
r3 00000251
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000250
alu1 00000001
aluout 00000251
cycle_counter 00000ef1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3826
r2 00000125
r3 00000251
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000250
alu1 00000001
aluout 00000251
cycle_counter 00000ef2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3827
r2 00000125
r3 00000251
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c0
alu1 000000c0
aluout 00000251
cycle_counter 00000ef3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3828
r2 00000125
r3 00000251
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c0
alu1 000000c0
aluout 00000001
cycle_counter 00000ef4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3829
r2 00000125
r3 00000251
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c0
alu1 000000c0
aluout 00000001
cycle_counter 00000ef5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3830
r2 00000125
r3 00000251
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c0
alu1 000000c0
aluout 00000001
cycle_counter 00000ef6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3831
r2 00000125
r3 00000251
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c0
alu1 000000c0
aluout 00000001
cycle_counter 00000ef7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3832
r2 00000125
r3 00000251
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000c0
alu1 000000c0
aluout 00000001
cycle_counter 00000ef8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3833
r2 00000125
r3 00000251
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000251
alu1 00000258
aluout 00000001
cycle_counter 00000ef9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3834
r2 00000125
r3 00000251
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000251
alu1 00000258
aluout 00000000
cycle_counter 00000efa
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3835
r2 00000125
r3 00000251
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000251
alu1 00000258
aluout 00000000
cycle_counter 00000efb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3836
r2 00000125
r3 00000251
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000251
alu1 00000258
aluout 00000000
cycle_counter 00000efc
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3837
r2 00000125
r3 00000251
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000251
alu1 00000258
aluout 00000000
cycle_counter 00000efd
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3838
r2 00000125
r3 00000251
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000251
alu1 00000258
aluout 00000000
cycle_counter 00000efe
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3839
r2 00000125
r3 00000251
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000125
aluout 00000000
cycle_counter 00000eff
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3840
r2 00000125
r3 00000251
r4 00000258
r5 000000c0
r6 000000c0
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000125
aluout 00000000
cycle_counter 00000f00
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3841
r2 00000125
r3 00000251
r4 00000258
r5 000000c1
r6 000000c0
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000125
aluout 00000000
cycle_counter 00000f01
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3842
r2 00000125
r3 00000251
r4 00000258
r5 000000c1
r6 000000c0
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000125
aluout 00000000
cycle_counter 00000f02
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3843
r2 00000125
r3 00000251
r4 00000258
r5 000000c1
r6 000000c0
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000125
aluout 00000000
cycle_counter 00000f03
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3844
r2 00000125
r3 00000251
r4 00000258
r5 000000c1
r6 000000c0
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000125
aluout 00000000
cycle_counter 00000f04
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3845
r2 00000125
r3 00000251
r4 00000258
r5 000000c1
r6 000000c0
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000251
aluout 00000000
cycle_counter 00000f05
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3846
r2 00000125
r3 00000251
r4 00000258
r5 000000c1
r6 000000c0
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000251
aluout 00000000
cycle_counter 00000f06
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3847
r2 00000125
r3 00000251
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000251
aluout 00000000
cycle_counter 00000f07
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3848
r2 00000125
r3 00000251
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000251
aluout 00000000
cycle_counter 00000f08
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3849
r2 00000125
r3 00000251
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000251
aluout 00000000
cycle_counter 00000f09
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3850
r2 00000125
r3 00000251
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000251
aluout 00000000
cycle_counter 00000f0a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3851
r2 00000125
r3 00000251
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000125
alu1 00000001
aluout 00000000
cycle_counter 00000f0b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3852
r2 00000125
r3 00000251
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000125
alu1 00000001
aluout 00000126
cycle_counter 00000f0c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3853
r2 00000126
r3 00000251
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000125
alu1 00000001
aluout 00000126
cycle_counter 00000f0d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3854
r2 00000126
r3 00000251
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000125
alu1 00000001
aluout 00000126
cycle_counter 00000f0e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3855
r2 00000126
r3 00000251
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000125
alu1 00000001
aluout 00000126
cycle_counter 00000f0f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3856
r2 00000126
r3 00000251
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000125
alu1 00000001
aluout 00000126
cycle_counter 00000f10
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3857
r2 00000126
r3 00000251
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000251
alu1 00000001
aluout 00000126
cycle_counter 00000f11
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3858
r2 00000126
r3 00000251
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000251
alu1 00000001
aluout 00000252
cycle_counter 00000f12
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3859
r2 00000126
r3 00000252
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000251
alu1 00000001
aluout 00000252
cycle_counter 00000f13
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3860
r2 00000126
r3 00000252
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000251
alu1 00000001
aluout 00000252
cycle_counter 00000f14
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3861
r2 00000126
r3 00000252
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000251
alu1 00000001
aluout 00000252
cycle_counter 00000f15
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3862
r2 00000126
r3 00000252
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000251
alu1 00000001
aluout 00000252
cycle_counter 00000f16
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3863
r2 00000126
r3 00000252
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c1
alu1 000000c1
aluout 00000252
cycle_counter 00000f17
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3864
r2 00000126
r3 00000252
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c1
alu1 000000c1
aluout 00000001
cycle_counter 00000f18
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3865
r2 00000126
r3 00000252
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c1
alu1 000000c1
aluout 00000001
cycle_counter 00000f19
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3866
r2 00000126
r3 00000252
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c1
alu1 000000c1
aluout 00000001
cycle_counter 00000f1a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3867
r2 00000126
r3 00000252
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c1
alu1 000000c1
aluout 00000001
cycle_counter 00000f1b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3868
r2 00000126
r3 00000252
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000c1
alu1 000000c1
aluout 00000001
cycle_counter 00000f1c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3869
r2 00000126
r3 00000252
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000252
alu1 00000258
aluout 00000001
cycle_counter 00000f1d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3870
r2 00000126
r3 00000252
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000252
alu1 00000258
aluout 00000000
cycle_counter 00000f1e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3871
r2 00000126
r3 00000252
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000252
alu1 00000258
aluout 00000000
cycle_counter 00000f1f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3872
r2 00000126
r3 00000252
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000252
alu1 00000258
aluout 00000000
cycle_counter 00000f20
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3873
r2 00000126
r3 00000252
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000252
alu1 00000258
aluout 00000000
cycle_counter 00000f21
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3874
r2 00000126
r3 00000252
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000252
alu1 00000258
aluout 00000000
cycle_counter 00000f22
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3875
r2 00000126
r3 00000252
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000126
aluout 00000000
cycle_counter 00000f23
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3876
r2 00000126
r3 00000252
r4 00000258
r5 000000c1
r6 000000c1
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000126
aluout 00000000
cycle_counter 00000f24
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3877
r2 00000126
r3 00000252
r4 00000258
r5 000000c2
r6 000000c1
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000126
aluout 00000000
cycle_counter 00000f25
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3878
r2 00000126
r3 00000252
r4 00000258
r5 000000c2
r6 000000c1
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000126
aluout 00000000
cycle_counter 00000f26
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3879
r2 00000126
r3 00000252
r4 00000258
r5 000000c2
r6 000000c1
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000126
aluout 00000000
cycle_counter 00000f27
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3880
r2 00000126
r3 00000252
r4 00000258
r5 000000c2
r6 000000c1
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000126
aluout 00000000
cycle_counter 00000f28
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3881
r2 00000126
r3 00000252
r4 00000258
r5 000000c2
r6 000000c1
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000252
aluout 00000000
cycle_counter 00000f29
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3882
r2 00000126
r3 00000252
r4 00000258
r5 000000c2
r6 000000c1
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000252
aluout 00000000
cycle_counter 00000f2a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3883
r2 00000126
r3 00000252
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000252
aluout 00000000
cycle_counter 00000f2b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3884
r2 00000126
r3 00000252
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000252
aluout 00000000
cycle_counter 00000f2c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3885
r2 00000126
r3 00000252
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000252
aluout 00000000
cycle_counter 00000f2d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3886
r2 00000126
r3 00000252
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000252
aluout 00000000
cycle_counter 00000f2e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3887
r2 00000126
r3 00000252
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000126
alu1 00000001
aluout 00000000
cycle_counter 00000f2f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3888
r2 00000126
r3 00000252
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000126
alu1 00000001
aluout 00000127
cycle_counter 00000f30
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3889
r2 00000127
r3 00000252
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000126
alu1 00000001
aluout 00000127
cycle_counter 00000f31
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3890
r2 00000127
r3 00000252
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000126
alu1 00000001
aluout 00000127
cycle_counter 00000f32
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3891
r2 00000127
r3 00000252
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000126
alu1 00000001
aluout 00000127
cycle_counter 00000f33
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3892
r2 00000127
r3 00000252
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000126
alu1 00000001
aluout 00000127
cycle_counter 00000f34
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3893
r2 00000127
r3 00000252
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000252
alu1 00000001
aluout 00000127
cycle_counter 00000f35
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3894
r2 00000127
r3 00000252
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000252
alu1 00000001
aluout 00000253
cycle_counter 00000f36
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3895
r2 00000127
r3 00000253
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000252
alu1 00000001
aluout 00000253
cycle_counter 00000f37
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3896
r2 00000127
r3 00000253
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000252
alu1 00000001
aluout 00000253
cycle_counter 00000f38
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3897
r2 00000127
r3 00000253
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000252
alu1 00000001
aluout 00000253
cycle_counter 00000f39
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3898
r2 00000127
r3 00000253
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000252
alu1 00000001
aluout 00000253
cycle_counter 00000f3a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3899
r2 00000127
r3 00000253
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c2
alu1 000000c2
aluout 00000253
cycle_counter 00000f3b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3900
r2 00000127
r3 00000253
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c2
alu1 000000c2
aluout 00000001
cycle_counter 00000f3c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3901
r2 00000127
r3 00000253
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c2
alu1 000000c2
aluout 00000001
cycle_counter 00000f3d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3902
r2 00000127
r3 00000253
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c2
alu1 000000c2
aluout 00000001
cycle_counter 00000f3e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3903
r2 00000127
r3 00000253
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c2
alu1 000000c2
aluout 00000001
cycle_counter 00000f3f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3904
r2 00000127
r3 00000253
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000c2
alu1 000000c2
aluout 00000001
cycle_counter 00000f40
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3905
r2 00000127
r3 00000253
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000253
alu1 00000258
aluout 00000001
cycle_counter 00000f41
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3906
r2 00000127
r3 00000253
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000253
alu1 00000258
aluout 00000000
cycle_counter 00000f42
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3907
r2 00000127
r3 00000253
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000253
alu1 00000258
aluout 00000000
cycle_counter 00000f43
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3908
r2 00000127
r3 00000253
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000253
alu1 00000258
aluout 00000000
cycle_counter 00000f44
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3909
r2 00000127
r3 00000253
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000253
alu1 00000258
aluout 00000000
cycle_counter 00000f45
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3910
r2 00000127
r3 00000253
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000253
alu1 00000258
aluout 00000000
cycle_counter 00000f46
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3911
r2 00000127
r3 00000253
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000127
aluout 00000000
cycle_counter 00000f47
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3912
r2 00000127
r3 00000253
r4 00000258
r5 000000c2
r6 000000c2
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000127
aluout 00000000
cycle_counter 00000f48
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3913
r2 00000127
r3 00000253
r4 00000258
r5 000000c3
r6 000000c2
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000127
aluout 00000000
cycle_counter 00000f49
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3914
r2 00000127
r3 00000253
r4 00000258
r5 000000c3
r6 000000c2
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000127
aluout 00000000
cycle_counter 00000f4a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3915
r2 00000127
r3 00000253
r4 00000258
r5 000000c3
r6 000000c2
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000127
aluout 00000000
cycle_counter 00000f4b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3916
r2 00000127
r3 00000253
r4 00000258
r5 000000c3
r6 000000c2
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000127
aluout 00000000
cycle_counter 00000f4c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3917
r2 00000127
r3 00000253
r4 00000258
r5 000000c3
r6 000000c2
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000253
aluout 00000000
cycle_counter 00000f4d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3918
r2 00000127
r3 00000253
r4 00000258
r5 000000c3
r6 000000c2
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000253
aluout 00000000
cycle_counter 00000f4e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3919
r2 00000127
r3 00000253
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000253
aluout 00000000
cycle_counter 00000f4f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3920
r2 00000127
r3 00000253
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000253
aluout 00000000
cycle_counter 00000f50
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3921
r2 00000127
r3 00000253
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000253
aluout 00000000
cycle_counter 00000f51
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3922
r2 00000127
r3 00000253
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000253
aluout 00000000
cycle_counter 00000f52
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3923
r2 00000127
r3 00000253
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000127
alu1 00000001
aluout 00000000
cycle_counter 00000f53
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3924
r2 00000127
r3 00000253
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000127
alu1 00000001
aluout 00000128
cycle_counter 00000f54
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3925
r2 00000128
r3 00000253
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000127
alu1 00000001
aluout 00000128
cycle_counter 00000f55
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3926
r2 00000128
r3 00000253
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000127
alu1 00000001
aluout 00000128
cycle_counter 00000f56
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3927
r2 00000128
r3 00000253
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000127
alu1 00000001
aluout 00000128
cycle_counter 00000f57
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3928
r2 00000128
r3 00000253
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000127
alu1 00000001
aluout 00000128
cycle_counter 00000f58
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3929
r2 00000128
r3 00000253
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000253
alu1 00000001
aluout 00000128
cycle_counter 00000f59
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3930
r2 00000128
r3 00000253
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000253
alu1 00000001
aluout 00000254
cycle_counter 00000f5a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3931
r2 00000128
r3 00000254
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000253
alu1 00000001
aluout 00000254
cycle_counter 00000f5b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3932
r2 00000128
r3 00000254
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000253
alu1 00000001
aluout 00000254
cycle_counter 00000f5c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3933
r2 00000128
r3 00000254
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000253
alu1 00000001
aluout 00000254
cycle_counter 00000f5d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3934
r2 00000128
r3 00000254
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000253
alu1 00000001
aluout 00000254
cycle_counter 00000f5e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3935
r2 00000128
r3 00000254
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c3
alu1 000000c3
aluout 00000254
cycle_counter 00000f5f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3936
r2 00000128
r3 00000254
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c3
alu1 000000c3
aluout 00000001
cycle_counter 00000f60
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3937
r2 00000128
r3 00000254
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c3
alu1 000000c3
aluout 00000001
cycle_counter 00000f61
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3938
r2 00000128
r3 00000254
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c3
alu1 000000c3
aluout 00000001
cycle_counter 00000f62
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3939
r2 00000128
r3 00000254
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c3
alu1 000000c3
aluout 00000001
cycle_counter 00000f63
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3940
r2 00000128
r3 00000254
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000c3
alu1 000000c3
aluout 00000001
cycle_counter 00000f64
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3941
r2 00000128
r3 00000254
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000254
alu1 00000258
aluout 00000001
cycle_counter 00000f65
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3942
r2 00000128
r3 00000254
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000254
alu1 00000258
aluout 00000000
cycle_counter 00000f66
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3943
r2 00000128
r3 00000254
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000254
alu1 00000258
aluout 00000000
cycle_counter 00000f67
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3944
r2 00000128
r3 00000254
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000254
alu1 00000258
aluout 00000000
cycle_counter 00000f68
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3945
r2 00000128
r3 00000254
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000254
alu1 00000258
aluout 00000000
cycle_counter 00000f69
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3946
r2 00000128
r3 00000254
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000254
alu1 00000258
aluout 00000000
cycle_counter 00000f6a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3947
r2 00000128
r3 00000254
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000128
aluout 00000000
cycle_counter 00000f6b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3948
r2 00000128
r3 00000254
r4 00000258
r5 000000c3
r6 000000c3
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000128
aluout 00000000
cycle_counter 00000f6c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3949
r2 00000128
r3 00000254
r4 00000258
r5 000000c4
r6 000000c3
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000128
aluout 00000000
cycle_counter 00000f6d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3950
r2 00000128
r3 00000254
r4 00000258
r5 000000c4
r6 000000c3
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000128
aluout 00000000
cycle_counter 00000f6e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3951
r2 00000128
r3 00000254
r4 00000258
r5 000000c4
r6 000000c3
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000128
aluout 00000000
cycle_counter 00000f6f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3952
r2 00000128
r3 00000254
r4 00000258
r5 000000c4
r6 000000c3
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000128
aluout 00000000
cycle_counter 00000f70
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3953
r2 00000128
r3 00000254
r4 00000258
r5 000000c4
r6 000000c3
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000254
aluout 00000000
cycle_counter 00000f71
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3954
r2 00000128
r3 00000254
r4 00000258
r5 000000c4
r6 000000c3
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000254
aluout 00000000
cycle_counter 00000f72
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3955
r2 00000128
r3 00000254
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000254
aluout 00000000
cycle_counter 00000f73
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3956
r2 00000128
r3 00000254
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000254
aluout 00000000
cycle_counter 00000f74
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3957
r2 00000128
r3 00000254
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000254
aluout 00000000
cycle_counter 00000f75
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3958
r2 00000128
r3 00000254
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000254
aluout 00000000
cycle_counter 00000f76
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3959
r2 00000128
r3 00000254
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000128
alu1 00000001
aluout 00000000
cycle_counter 00000f77
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3960
r2 00000128
r3 00000254
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000128
alu1 00000001
aluout 00000129
cycle_counter 00000f78
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3961
r2 00000129
r3 00000254
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000128
alu1 00000001
aluout 00000129
cycle_counter 00000f79
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3962
r2 00000129
r3 00000254
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000128
alu1 00000001
aluout 00000129
cycle_counter 00000f7a
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3963
r2 00000129
r3 00000254
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000128
alu1 00000001
aluout 00000129
cycle_counter 00000f7b
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3964
r2 00000129
r3 00000254
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000128
alu1 00000001
aluout 00000129
cycle_counter 00000f7c
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3965
r2 00000129
r3 00000254
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000254
alu1 00000001
aluout 00000129
cycle_counter 00000f7d
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3966
r2 00000129
r3 00000254
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000254
alu1 00000001
aluout 00000255
cycle_counter 00000f7e
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3967
r2 00000129
r3 00000255
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000254
alu1 00000001
aluout 00000255
cycle_counter 00000f7f
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3968
r2 00000129
r3 00000255
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000254
alu1 00000001
aluout 00000255
cycle_counter 00000f80
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3969
r2 00000129
r3 00000255
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000254
alu1 00000001
aluout 00000255
cycle_counter 00000f81
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3970
r2 00000129
r3 00000255
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000254
alu1 00000001
aluout 00000255
cycle_counter 00000f82
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3971
r2 00000129
r3 00000255
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c4
alu1 000000c4
aluout 00000255
cycle_counter 00000f83
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3972
r2 00000129
r3 00000255
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c4
alu1 000000c4
aluout 00000001
cycle_counter 00000f84
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3973
r2 00000129
r3 00000255
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c4
alu1 000000c4
aluout 00000001
cycle_counter 00000f85
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3974
r2 00000129
r3 00000255
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c4
alu1 000000c4
aluout 00000001
cycle_counter 00000f86
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3975
r2 00000129
r3 00000255
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c4
alu1 000000c4
aluout 00000001
cycle_counter 00000f87
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3976
r2 00000129
r3 00000255
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000c4
alu1 000000c4
aluout 00000001
cycle_counter 00000f88
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3977
r2 00000129
r3 00000255
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000255
alu1 00000258
aluout 00000001
cycle_counter 00000f89
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3978
r2 00000129
r3 00000255
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000255
alu1 00000258
aluout 00000000
cycle_counter 00000f8a
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3979
r2 00000129
r3 00000255
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000255
alu1 00000258
aluout 00000000
cycle_counter 00000f8b
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3980
r2 00000129
r3 00000255
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000255
alu1 00000258
aluout 00000000
cycle_counter 00000f8c
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3981
r2 00000129
r3 00000255
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000255
alu1 00000258
aluout 00000000
cycle_counter 00000f8d
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3982
r2 00000129
r3 00000255
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000255
alu1 00000258
aluout 00000000
cycle_counter 00000f8e
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3983
r2 00000129
r3 00000255
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000129
aluout 00000000
cycle_counter 00000f8f
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3984
r2 00000129
r3 00000255
r4 00000258
r5 000000c4
r6 000000c4
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000129
aluout 00000000
cycle_counter 00000f90
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3985
r2 00000129
r3 00000255
r4 00000258
r5 000000c5
r6 000000c4
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000129
aluout 00000000
cycle_counter 00000f91
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3986
r2 00000129
r3 00000255
r4 00000258
r5 000000c5
r6 000000c4
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000129
aluout 00000000
cycle_counter 00000f92
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3987
r2 00000129
r3 00000255
r4 00000258
r5 000000c5
r6 000000c4
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000129
aluout 00000000
cycle_counter 00000f93
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3988
r2 00000129
r3 00000255
r4 00000258
r5 000000c5
r6 000000c4
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000129
aluout 00000000
cycle_counter 00000f94
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3989
r2 00000129
r3 00000255
r4 00000258
r5 000000c5
r6 000000c4
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000255
aluout 00000000
cycle_counter 00000f95
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3990
r2 00000129
r3 00000255
r4 00000258
r5 000000c5
r6 000000c4
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000255
aluout 00000000
cycle_counter 00000f96
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3991
r2 00000129
r3 00000255
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000255
aluout 00000000
cycle_counter 00000f97
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3992
r2 00000129
r3 00000255
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000255
aluout 00000000
cycle_counter 00000f98
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3993
r2 00000129
r3 00000255
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000255
aluout 00000000
cycle_counter 00000f99
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3994
r2 00000129
r3 00000255
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000255
aluout 00000000
cycle_counter 00000f9a
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3995
r2 00000129
r3 00000255
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000129
alu1 00000001
aluout 00000000
cycle_counter 00000f9b
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3996
r2 00000129
r3 00000255
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000129
alu1 00000001
aluout 0000012a
cycle_counter 00000f9c
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3997
r2 0000012a
r3 00000255
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000129
alu1 00000001
aluout 0000012a
cycle_counter 00000f9d
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3998
r2 0000012a
r3 00000255
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000129
alu1 00000001
aluout 0000012a
cycle_counter 00000f9e
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 3999
r2 0000012a
r3 00000255
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000129
alu1 00000001
aluout 0000012a
cycle_counter 00000f9f
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4000
r2 0000012a
r3 00000255
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000129
alu1 00000001
aluout 0000012a
cycle_counter 00000fa0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4001
r2 0000012a
r3 00000255
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000255
alu1 00000001
aluout 0000012a
cycle_counter 00000fa1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4002
r2 0000012a
r3 00000255
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000255
alu1 00000001
aluout 00000256
cycle_counter 00000fa2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4003
r2 0000012a
r3 00000256
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000255
alu1 00000001
aluout 00000256
cycle_counter 00000fa3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4004
r2 0000012a
r3 00000256
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000255
alu1 00000001
aluout 00000256
cycle_counter 00000fa4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4005
r2 0000012a
r3 00000256
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000255
alu1 00000001
aluout 00000256
cycle_counter 00000fa5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4006
r2 0000012a
r3 00000256
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000255
alu1 00000001
aluout 00000256
cycle_counter 00000fa6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4007
r2 0000012a
r3 00000256
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c5
alu1 000000c5
aluout 00000256
cycle_counter 00000fa7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4008
r2 0000012a
r3 00000256
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c5
alu1 000000c5
aluout 00000001
cycle_counter 00000fa8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4009
r2 0000012a
r3 00000256
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c5
alu1 000000c5
aluout 00000001
cycle_counter 00000fa9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4010
r2 0000012a
r3 00000256
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c5
alu1 000000c5
aluout 00000001
cycle_counter 00000faa
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4011
r2 0000012a
r3 00000256
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c5
alu1 000000c5
aluout 00000001
cycle_counter 00000fab
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4012
r2 0000012a
r3 00000256
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000c5
alu1 000000c5
aluout 00000001
cycle_counter 00000fac
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4013
r2 0000012a
r3 00000256
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000256
alu1 00000258
aluout 00000001
cycle_counter 00000fad
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4014
r2 0000012a
r3 00000256
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000256
alu1 00000258
aluout 00000000
cycle_counter 00000fae
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4015
r2 0000012a
r3 00000256
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000256
alu1 00000258
aluout 00000000
cycle_counter 00000faf
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4016
r2 0000012a
r3 00000256
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000256
alu1 00000258
aluout 00000000
cycle_counter 00000fb0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4017
r2 0000012a
r3 00000256
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000256
alu1 00000258
aluout 00000000
cycle_counter 00000fb1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4018
r2 0000012a
r3 00000256
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000256
alu1 00000258
aluout 00000000
cycle_counter 00000fb2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4019
r2 0000012a
r3 00000256
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000012a
aluout 00000000
cycle_counter 00000fb3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4020
r2 0000012a
r3 00000256
r4 00000258
r5 000000c5
r6 000000c5
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000012a
aluout 00000000
cycle_counter 00000fb4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4021
r2 0000012a
r3 00000256
r4 00000258
r5 000000c6
r6 000000c5
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000012a
aluout 00000000
cycle_counter 00000fb5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4022
r2 0000012a
r3 00000256
r4 00000258
r5 000000c6
r6 000000c5
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000012a
aluout 00000000
cycle_counter 00000fb6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4023
r2 0000012a
r3 00000256
r4 00000258
r5 000000c6
r6 000000c5
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000012a
aluout 00000000
cycle_counter 00000fb7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4024
r2 0000012a
r3 00000256
r4 00000258
r5 000000c6
r6 000000c5
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000012a
aluout 00000000
cycle_counter 00000fb8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4025
r2 0000012a
r3 00000256
r4 00000258
r5 000000c6
r6 000000c5
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000256
aluout 00000000
cycle_counter 00000fb9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4026
r2 0000012a
r3 00000256
r4 00000258
r5 000000c6
r6 000000c5
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000256
aluout 00000000
cycle_counter 00000fba
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4027
r2 0000012a
r3 00000256
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000256
aluout 00000000
cycle_counter 00000fbb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4028
r2 0000012a
r3 00000256
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000256
aluout 00000000
cycle_counter 00000fbc
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4029
r2 0000012a
r3 00000256
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000256
aluout 00000000
cycle_counter 00000fbd
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4030
r2 0000012a
r3 00000256
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000256
aluout 00000000
cycle_counter 00000fbe
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4031
r2 0000012a
r3 00000256
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000012a
alu1 00000001
aluout 00000000
cycle_counter 00000fbf
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4032
r2 0000012a
r3 00000256
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000012a
alu1 00000001
aluout 0000012b
cycle_counter 00000fc0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4033
r2 0000012b
r3 00000256
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000012a
alu1 00000001
aluout 0000012b
cycle_counter 00000fc1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4034
r2 0000012b
r3 00000256
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000012a
alu1 00000001
aluout 0000012b
cycle_counter 00000fc2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4035
r2 0000012b
r3 00000256
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000012a
alu1 00000001
aluout 0000012b
cycle_counter 00000fc3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4036
r2 0000012b
r3 00000256
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000012a
alu1 00000001
aluout 0000012b
cycle_counter 00000fc4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4037
r2 0000012b
r3 00000256
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000256
alu1 00000001
aluout 0000012b
cycle_counter 00000fc5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4038
r2 0000012b
r3 00000256
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000256
alu1 00000001
aluout 00000257
cycle_counter 00000fc6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4039
r2 0000012b
r3 00000257
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000256
alu1 00000001
aluout 00000257
cycle_counter 00000fc7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4040
r2 0000012b
r3 00000257
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000256
alu1 00000001
aluout 00000257
cycle_counter 00000fc8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4041
r2 0000012b
r3 00000257
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000256
alu1 00000001
aluout 00000257
cycle_counter 00000fc9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4042
r2 0000012b
r3 00000257
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000256
alu1 00000001
aluout 00000257
cycle_counter 00000fca
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4043
r2 0000012b
r3 00000257
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c6
alu1 000000c6
aluout 00000257
cycle_counter 00000fcb
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4044
r2 0000012b
r3 00000257
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c6
alu1 000000c6
aluout 00000001
cycle_counter 00000fcc
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4045
r2 0000012b
r3 00000257
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c6
alu1 000000c6
aluout 00000001
cycle_counter 00000fcd
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4046
r2 0000012b
r3 00000257
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c6
alu1 000000c6
aluout 00000001
cycle_counter 00000fce
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4047
r2 0000012b
r3 00000257
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c6
alu1 000000c6
aluout 00000001
cycle_counter 00000fcf
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4048
r2 0000012b
r3 00000257
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000c6
alu1 000000c6
aluout 00000001
cycle_counter 00000fd0
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4049
r2 0000012b
r3 00000257
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000257
alu1 00000258
aluout 00000001
cycle_counter 00000fd1
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4050
r2 0000012b
r3 00000257
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000257
alu1 00000258
aluout 00000000
cycle_counter 00000fd2
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4051
r2 0000012b
r3 00000257
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000257
alu1 00000258
aluout 00000000
cycle_counter 00000fd3
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4052
r2 0000012b
r3 00000257
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000014
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000257
alu1 00000258
aluout 00000000
cycle_counter 00000fd4
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4053
r2 0000012b
r3 00000257
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000014
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000257
alu1 00000258
aluout 00000000
cycle_counter 00000fd5
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4054
r2 0000012b
r3 00000257
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000257
alu1 00000258
aluout 00000000
cycle_counter 00000fd6
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4055
r2 0000012b
r3 00000257
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000012b
aluout 00000000
cycle_counter 00000fd7
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4056
r2 0000012b
r3 00000257
r4 00000258
r5 000000c6
r6 000000c6
r7 00000018
pc 00000014
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000012b
aluout 00000000
cycle_counter 00000fd8
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4057
r2 0000012b
r3 00000257
r4 00000258
r5 000000c7
r6 000000c6
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000012b
aluout 00000000
cycle_counter 00000fd9
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4058
r2 0000012b
r3 00000257
r4 00000258
r5 000000c7
r6 000000c6
r7 00000018
pc 00000015
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000012b
aluout 00000000
cycle_counter 00000fda
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4059
r2 0000012b
r3 00000257
r4 00000258
r5 000000c7
r6 000000c6
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000012b
aluout 00000000
cycle_counter 00000fdb
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4060
r2 0000012b
r3 00000257
r4 00000258
r5 000000c7
r6 000000c6
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000012b
aluout 00000000
cycle_counter 00000fdc
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4061
r2 0000012b
r3 00000257
r4 00000258
r5 000000c7
r6 000000c6
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000257
aluout 00000000
cycle_counter 00000fdd
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4062
r2 0000012b
r3 00000257
r4 00000258
r5 000000c7
r6 000000c6
r7 00000018
pc 00000015
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000257
aluout 00000000
cycle_counter 00000fde
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4063
r2 0000012b
r3 00000257
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000257
aluout 00000000
cycle_counter 00000fdf
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4064
r2 0000012b
r3 00000257
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000016
inst 11830000
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000257
aluout 00000000
cycle_counter 00000fe0
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4065
r2 0000012b
r3 00000257
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000016
inst 00910001
opcode 00000008
dst 00000006
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000257
aluout 00000000
cycle_counter 00000fe1
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4066
r2 0000012b
r3 00000257
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000257
aluout 00000000
cycle_counter 00000fe2
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4067
r2 0000012b
r3 00000257
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000012b
alu1 00000001
aluout 00000000
cycle_counter 00000fe3
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4068
r2 0000012b
r3 00000257
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000016
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000012b
alu1 00000001
aluout 0000012c
cycle_counter 00000fe4
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4069
r2 0000012c
r3 00000257
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000012b
alu1 00000001
aluout 0000012c
cycle_counter 00000fe5
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4070
r2 0000012c
r3 00000257
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000017
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000012b
alu1 00000001
aluout 0000012c
cycle_counter 00000fe6
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4071
r2 0000012c
r3 00000257
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000012b
alu1 00000001
aluout 0000012c
cycle_counter 00000fe7
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4072
r2 0000012c
r3 00000257
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000012b
alu1 00000001
aluout 0000012c
cycle_counter 00000fe8
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4073
r2 0000012c
r3 00000257
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000257
alu1 00000001
aluout 0000012c
cycle_counter 00000fe9
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4074
r2 0000012c
r3 00000257
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000017
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000257
alu1 00000001
aluout 00000258
cycle_counter 00000fea
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4075
r2 0000012c
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000257
alu1 00000001
aluout 00000258
cycle_counter 00000feb
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4076
r2 0000012c
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000018
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000257
alu1 00000001
aluout 00000258
cycle_counter 00000fec
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4077
r2 0000012c
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000018
inst 242e0013
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000257
alu1 00000001
aluout 00000258
cycle_counter 00000fed
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4078
r2 0000012c
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 00000257
alu1 00000001
aluout 00000258
cycle_counter 00000fee
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4079
r2 0000012c
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c7
alu1 000000c7
aluout 00000258
cycle_counter 00000fef
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4080
r2 0000012c
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000018
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c7
alu1 000000c7
aluout 00000001
cycle_counter 00000ff0
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4081
r2 0000012c
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c7
alu1 000000c7
aluout 00000001
cycle_counter 00000ff1
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4082
r2 0000012c
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000013
inst 242e0013
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c7
alu1 000000c7
aluout 00000001
cycle_counter 00000ff2
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4083
r2 0000012c
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 00000013
alu0 000000c7
alu1 000000c7
aluout 00000001
cycle_counter 00000ff3
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4084
r2 0000012c
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 000000c7
alu1 000000c7
aluout 00000001
cycle_counter 00000ff4
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4085
r2 0000012c
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000258
alu1 00000258
aluout 00000001
cycle_counter 00000ff5
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4086
r2 0000012c
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000018
pc 00000013
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000258
alu1 00000258
aluout 00000001
cycle_counter 00000ff6
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4087
r2 0000012c
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000013
pc 0000001b
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000258
alu1 00000258
aluout 00000001
cycle_counter 00000ff7
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4088
r2 0000012c
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000013
pc 0000001b
inst 241c001b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000258
alu1 00000258
aluout 00000001
cycle_counter 00000ff8
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4089
r2 0000012c
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000013
pc 0000001b
inst 00880001
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000001b
alu0 00000258
alu1 00000258
aluout 00000001
cycle_counter 00000ff9
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4090
r2 0000012c
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000013
pc 0000001b
inst 00880001
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 00000001
alu0 00000258
alu1 00000258
aluout 00000001
cycle_counter 00000ffa
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4091
r2 0000012c
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000013
pc 0000001b
inst 00880001
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 00000001
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000ffb
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4092
r2 0000012c
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000013
pc 0000001b
inst 00880001
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 00000001
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000ffc
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4093
r2 00000001
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000013
pc 0000001c
inst 00880001
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 00000001
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000ffd
ctl_state 00000001
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4094
r2 00000001
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000013
pc 0000001c
inst 00880001
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 00000001
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000ffe
ctl_state 00000002
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4095
r2 00000001
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000013
pc 0000001c
inst 30000000
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 00000001
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000fff
ctl_state 00000003
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4096
r2 00000001
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000013
pc 0000001c
inst 30000000
opcode 00000018
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00001000
ctl_state 00000004
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4097
r2 00000001
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000013
pc 0000001c
inst 30000000
opcode 00000018
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00001001
ctl_state 00000005
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

cycle 4098
r2 00000001
r3 00000258
r4 00000258
r5 000000c7
r6 000000c7
r7 00000013
pc 0000001c
inst 30000000
opcode 00000018
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00001002
ctl_state 00000006
dma_state 00000000
dma_src 0000012c
dma_dst 00000258
dma_counter 00000000
dma_reg 000000c7

