From 4a2044ebcebc3efade9b60b6d4b059f26b0b356a Mon Sep 17 00:00:00 2001
From: Larson Jiang <larson.jiang@amlogic.com>
Date: Thu, 10 Jul 2014 12:45:32 +0800
Subject: [PATCH 4497/5965] m8m2: sdhc: adjust sdhc parameter for compatibility

---
 arch/arm/mach-meson8/include/mach/sd.h | 18 +++++++++++++++++-
 drivers/amlogic/mmc/aml_sdhc_m8.c      | 21 +++++++++++++++++++++
 2 files changed, 38 insertions(+), 1 deletion(-)

diff --git a/arch/arm/mach-meson8/include/mach/sd.h b/arch/arm/mach-meson8/include/mach/sd.h
index 5b659e691cf6..481dbb5cbf63 100644
--- a/arch/arm/mach-meson8/include/mach/sd.h
+++ b/arch/arm/mach-meson8/include/mach/sd.h
@@ -499,7 +499,11 @@ struct sdhc_misc{
 	u32 burst_num:6; /*[21:16] Burst Number*/
 	u32 thread_id:6; /*[27:22] Thread ID*/
 	u32 manual_stop:1; /*[28] 0:auto stop mode, 1:manual stop mode*/
-	u32 reserved2:3; /*[31:29] reserved*/
+#if (defined CONFIG_ARCH_MESON8M2)
+	u32 txstart_thres:3; /*[31:29] txstart_thres(if (txfifo_cnt/4)>(threshold*2), Tx will start)*/
+#else
+    u32 reserved2:3; /*[31:29] reserved*/
+#endif
 };
 
 struct sdhc_ictl{
@@ -558,6 +562,17 @@ struct sdhc_srst{
 };
 
 struct sdhc_enhc{
+#if (defined CONFIG_ARCH_MESON8M2)
+	u32 wrrsp_mode:1; /*[0] 0:Wrrsp Check in DMA Rx FSM 1:No Check in FSM*/
+    u32 chk_wrrsp:1; /*[1] Rx Done without checking if Wrrsp count is 0*/
+    u32 chk_dma:1; /*[2] Rx Done without checking if DMA is IDLE*/
+    u32 debug:3;  /*[5:3] debug only*/
+    u32 reserved:2;
+    u32 sdio_irq_period:8; /*[15:8] SDIO IRQ Period Setting*/
+    u32 reserved1:2;
+    u32 rxfifo_th:7; /*[24:18] RXFIFO Full Threshold,default 60*/
+	u32 txfifo_th:7; /*[31:25] TXFIFO Empty Threshold,default 0*/
+#else
 	u32 rx_timeout:8; /*[7:0] Data Rx Timeout Setting*/
 	u32 sdio_irq_period:8; /*[15:8] SDIO IRQ Period Setting
 			(IRQ checking window length)*/
@@ -565,6 +580,7 @@ struct sdhc_enhc{
 	u32 dma_wr_resp:1; /*[16] No Write DMA Response Check*/
 	u32 rxfifo_th:7; /*[24:18] RXFIFO Full Threshold,default 60*/
 	u32 txfifo_th:7; /*[31:25] TXFIFO Empty Threshold,default 0*/
+#endif
 };
 
 struct sdhc_clk2{
diff --git a/drivers/amlogic/mmc/aml_sdhc_m8.c b/drivers/amlogic/mmc/aml_sdhc_m8.c
index 83ae1148aa74..792146140bc9 100755
--- a/drivers/amlogic/mmc/aml_sdhc_m8.c
+++ b/drivers/amlogic/mmc/aml_sdhc_m8.c
@@ -436,10 +436,18 @@ static void aml_sdhc_reg_init(struct amlsd_host* host)
 
     pdma->dma_mode = 0;
     pdma->dma_urgent = 1;
+#if (defined CONFIG_ARCH_MESON8M2)
+    pdma->wr_burst = 7;
+#else
     pdma->wr_burst = 3; // means 4
+#endif
     pdma->txfifo_th = 49; // means 49
     pdma->rd_burst = 15; // means 8
+#if (defined CONFIG_ARCH_MESON8M2)
+    pdma->rxfifo_th = 7;
+#else
     pdma->rxfifo_th = 8; // means 8
+#endif
     // pdma->rd_burst = 3;
     // pdma->wr_burst = 3;
     // pdma->rxfifo_th = 7;
@@ -447,18 +455,31 @@ static void aml_sdhc_reg_init(struct amlsd_host* host)
     writel(vpdma, host->base+SDHC_PDMA);
 
     /*Send Stop Cmd automatically*/
+#if (defined CONFIG_ARCH_MESON8M2)
+    misc.txstart_thres = 4; // [29:31] = 7
+#else
     misc.reserved2 = 7; // [29:31] = 7
+#endif
     misc.manual_stop = 0;
     misc.wcrc_err_patt = 5;
     misc.wcrc_ok_patt = 2;
     writel(*(u32*)&misc, host->base + SDHC_MISC);
 
     venhc = readl(host->base+SDHC_ENHC);
+#if (defined CONFIG_ARCH_MESON8M2)
+    enhc->rxfifo_th = 64;
+    enhc->sdio_irq_period = 12;
+    enhc->debug = 1;
+    enhc->chk_dma = 0;
+    enhc->chk_wrrsp = 0;
+    enhc->wrrsp_mode = 1;
+#else
     enhc->rxfifo_th = 60;
     enhc->dma_rd_resp = 0;
     enhc->dma_wr_resp = 1;
     enhc->sdio_irq_period = 12;
     enhc->rx_timeout = 255;
+#endif
     writel(venhc, host->base + SDHC_ENHC);
 
     /*Disable All Irq*/
-- 
2.19.0

