
BICICLETTA_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011118  081002a0  081002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ec  081113b8  081113b8  000123b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  081118a4  081118a4  000128a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  081118ac  081118ac  000128ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  081118b0  081118b0  000128b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000026c  10000000  081118b4  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000007d0  1000026c  08111b20  0001326c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  10000a3c  08111b20  00013a3c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0001326c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00027e7f  00000000  00000000  0001329c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000048a1  00000000  00000000  0003b11b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001c90  00000000  00000000  0003f9c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000015a3  00000000  00000000  00041650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003f569  00000000  00000000  00042bf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00024926  00000000  00000000  0008215c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001a2dba  00000000  00000000  000a6a82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      000000b8  00000000  00000000  0024983c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008f34  00000000  00000000  002498f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006a  00000000  00000000  00252828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loc    000017d8  00000000  00000000  00252892  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_ranges 00000070  00000000  00000000  0025406a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	@ (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	@ (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	@ (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	1000026c 	.word	0x1000026c
 81002bc:	00000000 	.word	0x00000000
 81002c0:	081113a0 	.word	0x081113a0

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	@ (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	@ (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	@ (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	10000270 	.word	0x10000270
 81002dc:	081113a0 	.word	0x081113a0

081002e0 <memchr>:
 81002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 81002e4:	2a10      	cmp	r2, #16
 81002e6:	db2b      	blt.n	8100340 <memchr+0x60>
 81002e8:	f010 0f07 	tst.w	r0, #7
 81002ec:	d008      	beq.n	8100300 <memchr+0x20>
 81002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 81002f2:	3a01      	subs	r2, #1
 81002f4:	428b      	cmp	r3, r1
 81002f6:	d02d      	beq.n	8100354 <memchr+0x74>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	b342      	cbz	r2, 8100350 <memchr+0x70>
 81002fe:	d1f6      	bne.n	81002ee <memchr+0xe>
 8100300:	b4f0      	push	{r4, r5, r6, r7}
 8100302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810030a:	f022 0407 	bic.w	r4, r2, #7
 810030e:	f07f 0700 	mvns.w	r7, #0
 8100312:	2300      	movs	r3, #0
 8100314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100318:	3c08      	subs	r4, #8
 810031a:	ea85 0501 	eor.w	r5, r5, r1
 810031e:	ea86 0601 	eor.w	r6, r6, r1
 8100322:	fa85 f547 	uadd8	r5, r5, r7
 8100326:	faa3 f587 	sel	r5, r3, r7
 810032a:	fa86 f647 	uadd8	r6, r6, r7
 810032e:	faa5 f687 	sel	r6, r5, r7
 8100332:	b98e      	cbnz	r6, 8100358 <memchr+0x78>
 8100334:	d1ee      	bne.n	8100314 <memchr+0x34>
 8100336:	bcf0      	pop	{r4, r5, r6, r7}
 8100338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 810033c:	f002 0207 	and.w	r2, r2, #7
 8100340:	b132      	cbz	r2, 8100350 <memchr+0x70>
 8100342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100346:	3a01      	subs	r2, #1
 8100348:	ea83 0301 	eor.w	r3, r3, r1
 810034c:	b113      	cbz	r3, 8100354 <memchr+0x74>
 810034e:	d1f8      	bne.n	8100342 <memchr+0x62>
 8100350:	2000      	movs	r0, #0
 8100352:	4770      	bx	lr
 8100354:	3801      	subs	r0, #1
 8100356:	4770      	bx	lr
 8100358:	2d00      	cmp	r5, #0
 810035a:	bf06      	itte	eq
 810035c:	4635      	moveq	r5, r6
 810035e:	3803      	subeq	r0, #3
 8100360:	3807      	subne	r0, #7
 8100362:	f015 0f01 	tst.w	r5, #1
 8100366:	d107      	bne.n	8100378 <memchr+0x98>
 8100368:	3001      	adds	r0, #1
 810036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 810036e:	bf02      	ittt	eq
 8100370:	3001      	addeq	r0, #1
 8100372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8100376:	3001      	addeq	r0, #1
 8100378:	bcf0      	pop	{r4, r5, r6, r7}
 810037a:	3801      	subs	r0, #1
 810037c:	4770      	bx	lr
 810037e:	bf00      	nop

08100380 <strlen>:
 8100380:	4603      	mov	r3, r0
 8100382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8100386:	2a00      	cmp	r2, #0
 8100388:	d1fb      	bne.n	8100382 <strlen+0x2>
 810038a:	1a18      	subs	r0, r3, r0
 810038c:	3801      	subs	r0, #1
 810038e:	4770      	bx	lr

08100390 <__aeabi_drsub>:
 8100390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8100394:	e002      	b.n	810039c <__adddf3>
 8100396:	bf00      	nop

08100398 <__aeabi_dsub>:
 8100398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0810039c <__adddf3>:
 810039c:	b530      	push	{r4, r5, lr}
 810039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81003a6:	ea94 0f05 	teq	r4, r5
 81003aa:	bf08      	it	eq
 81003ac:	ea90 0f02 	teqeq	r0, r2
 81003b0:	bf1f      	itttt	ne
 81003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003c2:	f000 80e2 	beq.w	810058a <__adddf3+0x1ee>
 81003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003ce:	bfb8      	it	lt
 81003d0:	426d      	neglt	r5, r5
 81003d2:	dd0c      	ble.n	81003ee <__adddf3+0x52>
 81003d4:	442c      	add	r4, r5
 81003d6:	ea80 0202 	eor.w	r2, r0, r2
 81003da:	ea81 0303 	eor.w	r3, r1, r3
 81003de:	ea82 0000 	eor.w	r0, r2, r0
 81003e2:	ea83 0101 	eor.w	r1, r3, r1
 81003e6:	ea80 0202 	eor.w	r2, r0, r2
 81003ea:	ea81 0303 	eor.w	r3, r1, r3
 81003ee:	2d36      	cmp	r5, #54	@ 0x36
 81003f0:	bf88      	it	hi
 81003f2:	bd30      	pophi	{r4, r5, pc}
 81003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 81003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8100400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100404:	d002      	beq.n	810040c <__adddf3+0x70>
 8100406:	4240      	negs	r0, r0
 8100408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8100410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100418:	d002      	beq.n	8100420 <__adddf3+0x84>
 810041a:	4252      	negs	r2, r2
 810041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100420:	ea94 0f05 	teq	r4, r5
 8100424:	f000 80a7 	beq.w	8100576 <__adddf3+0x1da>
 8100428:	f1a4 0401 	sub.w	r4, r4, #1
 810042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100430:	db0d      	blt.n	810044e <__adddf3+0xb2>
 8100432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100436:	fa22 f205 	lsr.w	r2, r2, r5
 810043a:	1880      	adds	r0, r0, r2
 810043c:	f141 0100 	adc.w	r1, r1, #0
 8100440:	fa03 f20e 	lsl.w	r2, r3, lr
 8100444:	1880      	adds	r0, r0, r2
 8100446:	fa43 f305 	asr.w	r3, r3, r5
 810044a:	4159      	adcs	r1, r3
 810044c:	e00e      	b.n	810046c <__adddf3+0xd0>
 810044e:	f1a5 0520 	sub.w	r5, r5, #32
 8100452:	f10e 0e20 	add.w	lr, lr, #32
 8100456:	2a01      	cmp	r2, #1
 8100458:	fa03 fc0e 	lsl.w	ip, r3, lr
 810045c:	bf28      	it	cs
 810045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100462:	fa43 f305 	asr.w	r3, r3, r5
 8100466:	18c0      	adds	r0, r0, r3
 8100468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8100470:	d507      	bpl.n	8100482 <__adddf3+0xe6>
 8100472:	f04f 0e00 	mov.w	lr, #0
 8100476:	f1dc 0c00 	rsbs	ip, ip, #0
 810047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8100482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8100486:	d31b      	bcc.n	81004c0 <__adddf3+0x124>
 8100488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 810048c:	d30c      	bcc.n	81004a8 <__adddf3+0x10c>
 810048e:	0849      	lsrs	r1, r1, #1
 8100490:	ea5f 0030 	movs.w	r0, r0, rrx
 8100494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8100498:	f104 0401 	add.w	r4, r4, #1
 810049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 81004a4:	f080 809a 	bcs.w	81005dc <__adddf3+0x240>
 81004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 81004ac:	bf08      	it	eq
 81004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004b2:	f150 0000 	adcs.w	r0, r0, #0
 81004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004ba:	ea41 0105 	orr.w	r1, r1, r5
 81004be:	bd30      	pop	{r4, r5, pc}
 81004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004c4:	4140      	adcs	r0, r0
 81004c6:	eb41 0101 	adc.w	r1, r1, r1
 81004ca:	3c01      	subs	r4, #1
 81004cc:	bf28      	it	cs
 81004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 81004d2:	d2e9      	bcs.n	81004a8 <__adddf3+0x10c>
 81004d4:	f091 0f00 	teq	r1, #0
 81004d8:	bf04      	itt	eq
 81004da:	4601      	moveq	r1, r0
 81004dc:	2000      	moveq	r0, #0
 81004de:	fab1 f381 	clz	r3, r1
 81004e2:	bf08      	it	eq
 81004e4:	3320      	addeq	r3, #32
 81004e6:	f1a3 030b 	sub.w	r3, r3, #11
 81004ea:	f1b3 0220 	subs.w	r2, r3, #32
 81004ee:	da0c      	bge.n	810050a <__adddf3+0x16e>
 81004f0:	320c      	adds	r2, #12
 81004f2:	dd08      	ble.n	8100506 <__adddf3+0x16a>
 81004f4:	f102 0c14 	add.w	ip, r2, #20
 81004f8:	f1c2 020c 	rsb	r2, r2, #12
 81004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8100500:	fa21 f102 	lsr.w	r1, r1, r2
 8100504:	e00c      	b.n	8100520 <__adddf3+0x184>
 8100506:	f102 0214 	add.w	r2, r2, #20
 810050a:	bfd8      	it	le
 810050c:	f1c2 0c20 	rsble	ip, r2, #32
 8100510:	fa01 f102 	lsl.w	r1, r1, r2
 8100514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100518:	bfdc      	itt	le
 810051a:	ea41 010c 	orrle.w	r1, r1, ip
 810051e:	4090      	lslle	r0, r2
 8100520:	1ae4      	subs	r4, r4, r3
 8100522:	bfa2      	ittt	ge
 8100524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100528:	4329      	orrge	r1, r5
 810052a:	bd30      	popge	{r4, r5, pc}
 810052c:	ea6f 0404 	mvn.w	r4, r4
 8100530:	3c1f      	subs	r4, #31
 8100532:	da1c      	bge.n	810056e <__adddf3+0x1d2>
 8100534:	340c      	adds	r4, #12
 8100536:	dc0e      	bgt.n	8100556 <__adddf3+0x1ba>
 8100538:	f104 0414 	add.w	r4, r4, #20
 810053c:	f1c4 0220 	rsb	r2, r4, #32
 8100540:	fa20 f004 	lsr.w	r0, r0, r4
 8100544:	fa01 f302 	lsl.w	r3, r1, r2
 8100548:	ea40 0003 	orr.w	r0, r0, r3
 810054c:	fa21 f304 	lsr.w	r3, r1, r4
 8100550:	ea45 0103 	orr.w	r1, r5, r3
 8100554:	bd30      	pop	{r4, r5, pc}
 8100556:	f1c4 040c 	rsb	r4, r4, #12
 810055a:	f1c4 0220 	rsb	r2, r4, #32
 810055e:	fa20 f002 	lsr.w	r0, r0, r2
 8100562:	fa01 f304 	lsl.w	r3, r1, r4
 8100566:	ea40 0003 	orr.w	r0, r0, r3
 810056a:	4629      	mov	r1, r5
 810056c:	bd30      	pop	{r4, r5, pc}
 810056e:	fa21 f004 	lsr.w	r0, r1, r4
 8100572:	4629      	mov	r1, r5
 8100574:	bd30      	pop	{r4, r5, pc}
 8100576:	f094 0f00 	teq	r4, #0
 810057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 810057e:	bf06      	itte	eq
 8100580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8100584:	3401      	addeq	r4, #1
 8100586:	3d01      	subne	r5, #1
 8100588:	e74e      	b.n	8100428 <__adddf3+0x8c>
 810058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810058e:	bf18      	it	ne
 8100590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8100594:	d029      	beq.n	81005ea <__adddf3+0x24e>
 8100596:	ea94 0f05 	teq	r4, r5
 810059a:	bf08      	it	eq
 810059c:	ea90 0f02 	teqeq	r0, r2
 81005a0:	d005      	beq.n	81005ae <__adddf3+0x212>
 81005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 81005a6:	bf04      	itt	eq
 81005a8:	4619      	moveq	r1, r3
 81005aa:	4610      	moveq	r0, r2
 81005ac:	bd30      	pop	{r4, r5, pc}
 81005ae:	ea91 0f03 	teq	r1, r3
 81005b2:	bf1e      	ittt	ne
 81005b4:	2100      	movne	r1, #0
 81005b6:	2000      	movne	r0, #0
 81005b8:	bd30      	popne	{r4, r5, pc}
 81005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005be:	d105      	bne.n	81005cc <__adddf3+0x230>
 81005c0:	0040      	lsls	r0, r0, #1
 81005c2:	4149      	adcs	r1, r1
 81005c4:	bf28      	it	cs
 81005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 81005ca:	bd30      	pop	{r4, r5, pc}
 81005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 81005d0:	bf3c      	itt	cc
 81005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 81005d6:	bd30      	popcc	{r4, r5, pc}
 81005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 81005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 81005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 81005e4:	f04f 0000 	mov.w	r0, #0
 81005e8:	bd30      	pop	{r4, r5, pc}
 81005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005ee:	bf1a      	itte	ne
 81005f0:	4619      	movne	r1, r3
 81005f2:	4610      	movne	r0, r2
 81005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 81005f8:	bf1c      	itt	ne
 81005fa:	460b      	movne	r3, r1
 81005fc:	4602      	movne	r2, r0
 81005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100602:	bf06      	itte	eq
 8100604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100608:	ea91 0f03 	teqeq	r1, r3
 810060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8100610:	bd30      	pop	{r4, r5, pc}
 8100612:	bf00      	nop

08100614 <__aeabi_ui2d>:
 8100614:	f090 0f00 	teq	r0, #0
 8100618:	bf04      	itt	eq
 810061a:	2100      	moveq	r1, #0
 810061c:	4770      	bxeq	lr
 810061e:	b530      	push	{r4, r5, lr}
 8100620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8100624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8100628:	f04f 0500 	mov.w	r5, #0
 810062c:	f04f 0100 	mov.w	r1, #0
 8100630:	e750      	b.n	81004d4 <__adddf3+0x138>
 8100632:	bf00      	nop

08100634 <__aeabi_i2d>:
 8100634:	f090 0f00 	teq	r0, #0
 8100638:	bf04      	itt	eq
 810063a:	2100      	moveq	r1, #0
 810063c:	4770      	bxeq	lr
 810063e:	b530      	push	{r4, r5, lr}
 8100640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8100644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8100648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 810064c:	bf48      	it	mi
 810064e:	4240      	negmi	r0, r0
 8100650:	f04f 0100 	mov.w	r1, #0
 8100654:	e73e      	b.n	81004d4 <__adddf3+0x138>
 8100656:	bf00      	nop

08100658 <__aeabi_f2d>:
 8100658:	0042      	lsls	r2, r0, #1
 810065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100666:	bf1f      	itttt	ne
 8100668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 810066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8100670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8100674:	4770      	bxne	lr
 8100676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 810067a:	bf08      	it	eq
 810067c:	4770      	bxeq	lr
 810067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8100682:	bf04      	itt	eq
 8100684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8100688:	4770      	bxeq	lr
 810068a:	b530      	push	{r4, r5, lr}
 810068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8100690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8100694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8100698:	e71c      	b.n	81004d4 <__adddf3+0x138>
 810069a:	bf00      	nop

0810069c <__aeabi_ul2d>:
 810069c:	ea50 0201 	orrs.w	r2, r0, r1
 81006a0:	bf08      	it	eq
 81006a2:	4770      	bxeq	lr
 81006a4:	b530      	push	{r4, r5, lr}
 81006a6:	f04f 0500 	mov.w	r5, #0
 81006aa:	e00a      	b.n	81006c2 <__aeabi_l2d+0x16>

081006ac <__aeabi_l2d>:
 81006ac:	ea50 0201 	orrs.w	r2, r0, r1
 81006b0:	bf08      	it	eq
 81006b2:	4770      	bxeq	lr
 81006b4:	b530      	push	{r4, r5, lr}
 81006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 81006ba:	d502      	bpl.n	81006c2 <__aeabi_l2d+0x16>
 81006bc:	4240      	negs	r0, r0
 81006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 81006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 81006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006ce:	f43f aed8 	beq.w	8100482 <__adddf3+0xe6>
 81006d2:	f04f 0203 	mov.w	r2, #3
 81006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006da:	bf18      	it	ne
 81006dc:	3203      	addne	r2, #3
 81006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006e2:	bf18      	it	ne
 81006e4:	3203      	addne	r2, #3
 81006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 81006ea:	f1c2 0320 	rsb	r3, r2, #32
 81006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 81006f2:	fa20 f002 	lsr.w	r0, r0, r2
 81006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 81006fa:	ea40 000e 	orr.w	r0, r0, lr
 81006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8100702:	4414      	add	r4, r2
 8100704:	e6bd      	b.n	8100482 <__adddf3+0xe6>
 8100706:	bf00      	nop

08100708 <__aeabi_dmul>:
 8100708:	b570      	push	{r4, r5, r6, lr}
 810070a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 810070e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8100712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100716:	bf1d      	ittte	ne
 8100718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810071c:	ea94 0f0c 	teqne	r4, ip
 8100720:	ea95 0f0c 	teqne	r5, ip
 8100724:	f000 f8de 	bleq	81008e4 <__aeabi_dmul+0x1dc>
 8100728:	442c      	add	r4, r5
 810072a:	ea81 0603 	eor.w	r6, r1, r3
 810072e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100732:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100736:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810073a:	bf18      	it	ne
 810073c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100740:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100744:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8100748:	d038      	beq.n	81007bc <__aeabi_dmul+0xb4>
 810074a:	fba0 ce02 	umull	ip, lr, r0, r2
 810074e:	f04f 0500 	mov.w	r5, #0
 8100752:	fbe1 e502 	umlal	lr, r5, r1, r2
 8100756:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 810075a:	fbe0 e503 	umlal	lr, r5, r0, r3
 810075e:	f04f 0600 	mov.w	r6, #0
 8100762:	fbe1 5603 	umlal	r5, r6, r1, r3
 8100766:	f09c 0f00 	teq	ip, #0
 810076a:	bf18      	it	ne
 810076c:	f04e 0e01 	orrne.w	lr, lr, #1
 8100770:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8100774:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8100778:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 810077c:	d204      	bcs.n	8100788 <__aeabi_dmul+0x80>
 810077e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8100782:	416d      	adcs	r5, r5
 8100784:	eb46 0606 	adc.w	r6, r6, r6
 8100788:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 810078c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8100790:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8100794:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8100798:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 810079c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 81007a0:	bf88      	it	hi
 81007a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 81007a6:	d81e      	bhi.n	81007e6 <__aeabi_dmul+0xde>
 81007a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 81007ac:	bf08      	it	eq
 81007ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81007b2:	f150 0000 	adcs.w	r0, r0, #0
 81007b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81007ba:	bd70      	pop	{r4, r5, r6, pc}
 81007bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 81007c0:	ea46 0101 	orr.w	r1, r6, r1
 81007c4:	ea40 0002 	orr.w	r0, r0, r2
 81007c8:	ea81 0103 	eor.w	r1, r1, r3
 81007cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 81007d0:	bfc2      	ittt	gt
 81007d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 81007d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81007da:	bd70      	popgt	{r4, r5, r6, pc}
 81007dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 81007e0:	f04f 0e00 	mov.w	lr, #0
 81007e4:	3c01      	subs	r4, #1
 81007e6:	f300 80ab 	bgt.w	8100940 <__aeabi_dmul+0x238>
 81007ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 81007ee:	bfde      	ittt	le
 81007f0:	2000      	movle	r0, #0
 81007f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 81007f6:	bd70      	pople	{r4, r5, r6, pc}
 81007f8:	f1c4 0400 	rsb	r4, r4, #0
 81007fc:	3c20      	subs	r4, #32
 81007fe:	da35      	bge.n	810086c <__aeabi_dmul+0x164>
 8100800:	340c      	adds	r4, #12
 8100802:	dc1b      	bgt.n	810083c <__aeabi_dmul+0x134>
 8100804:	f104 0414 	add.w	r4, r4, #20
 8100808:	f1c4 0520 	rsb	r5, r4, #32
 810080c:	fa00 f305 	lsl.w	r3, r0, r5
 8100810:	fa20 f004 	lsr.w	r0, r0, r4
 8100814:	fa01 f205 	lsl.w	r2, r1, r5
 8100818:	ea40 0002 	orr.w	r0, r0, r2
 810081c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8100820:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8100824:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100828:	fa21 f604 	lsr.w	r6, r1, r4
 810082c:	eb42 0106 	adc.w	r1, r2, r6
 8100830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100834:	bf08      	it	eq
 8100836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810083a:	bd70      	pop	{r4, r5, r6, pc}
 810083c:	f1c4 040c 	rsb	r4, r4, #12
 8100840:	f1c4 0520 	rsb	r5, r4, #32
 8100844:	fa00 f304 	lsl.w	r3, r0, r4
 8100848:	fa20 f005 	lsr.w	r0, r0, r5
 810084c:	fa01 f204 	lsl.w	r2, r1, r4
 8100850:	ea40 0002 	orr.w	r0, r0, r2
 8100854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8100858:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 810085c:	f141 0100 	adc.w	r1, r1, #0
 8100860:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100864:	bf08      	it	eq
 8100866:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810086a:	bd70      	pop	{r4, r5, r6, pc}
 810086c:	f1c4 0520 	rsb	r5, r4, #32
 8100870:	fa00 f205 	lsl.w	r2, r0, r5
 8100874:	ea4e 0e02 	orr.w	lr, lr, r2
 8100878:	fa20 f304 	lsr.w	r3, r0, r4
 810087c:	fa01 f205 	lsl.w	r2, r1, r5
 8100880:	ea43 0302 	orr.w	r3, r3, r2
 8100884:	fa21 f004 	lsr.w	r0, r1, r4
 8100888:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 810088c:	fa21 f204 	lsr.w	r2, r1, r4
 8100890:	ea20 0002 	bic.w	r0, r0, r2
 8100894:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8100898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 810089c:	bf08      	it	eq
 810089e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81008a2:	bd70      	pop	{r4, r5, r6, pc}
 81008a4:	f094 0f00 	teq	r4, #0
 81008a8:	d10f      	bne.n	81008ca <__aeabi_dmul+0x1c2>
 81008aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 81008ae:	0040      	lsls	r0, r0, #1
 81008b0:	eb41 0101 	adc.w	r1, r1, r1
 81008b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 81008b8:	bf08      	it	eq
 81008ba:	3c01      	subeq	r4, #1
 81008bc:	d0f7      	beq.n	81008ae <__aeabi_dmul+0x1a6>
 81008be:	ea41 0106 	orr.w	r1, r1, r6
 81008c2:	f095 0f00 	teq	r5, #0
 81008c6:	bf18      	it	ne
 81008c8:	4770      	bxne	lr
 81008ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 81008ce:	0052      	lsls	r2, r2, #1
 81008d0:	eb43 0303 	adc.w	r3, r3, r3
 81008d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 81008d8:	bf08      	it	eq
 81008da:	3d01      	subeq	r5, #1
 81008dc:	d0f7      	beq.n	81008ce <__aeabi_dmul+0x1c6>
 81008de:	ea43 0306 	orr.w	r3, r3, r6
 81008e2:	4770      	bx	lr
 81008e4:	ea94 0f0c 	teq	r4, ip
 81008e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 81008ec:	bf18      	it	ne
 81008ee:	ea95 0f0c 	teqne	r5, ip
 81008f2:	d00c      	beq.n	810090e <__aeabi_dmul+0x206>
 81008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 81008f8:	bf18      	it	ne
 81008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 81008fe:	d1d1      	bne.n	81008a4 <__aeabi_dmul+0x19c>
 8100900:	ea81 0103 	eor.w	r1, r1, r3
 8100904:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8100908:	f04f 0000 	mov.w	r0, #0
 810090c:	bd70      	pop	{r4, r5, r6, pc}
 810090e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100912:	bf06      	itte	eq
 8100914:	4610      	moveq	r0, r2
 8100916:	4619      	moveq	r1, r3
 8100918:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810091c:	d019      	beq.n	8100952 <__aeabi_dmul+0x24a>
 810091e:	ea94 0f0c 	teq	r4, ip
 8100922:	d102      	bne.n	810092a <__aeabi_dmul+0x222>
 8100924:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100928:	d113      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810092a:	ea95 0f0c 	teq	r5, ip
 810092e:	d105      	bne.n	810093c <__aeabi_dmul+0x234>
 8100930:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100934:	bf1c      	itt	ne
 8100936:	4610      	movne	r0, r2
 8100938:	4619      	movne	r1, r3
 810093a:	d10a      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810093c:	ea81 0103 	eor.w	r1, r1, r3
 8100940:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8100944:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8100948:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 810094c:	f04f 0000 	mov.w	r0, #0
 8100950:	bd70      	pop	{r4, r5, r6, pc}
 8100952:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8100956:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 810095a:	bd70      	pop	{r4, r5, r6, pc}

0810095c <__aeabi_ddiv>:
 810095c:	b570      	push	{r4, r5, r6, lr}
 810095e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8100962:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8100966:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810096a:	bf1d      	ittte	ne
 810096c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100970:	ea94 0f0c 	teqne	r4, ip
 8100974:	ea95 0f0c 	teqne	r5, ip
 8100978:	f000 f8a7 	bleq	8100aca <__aeabi_ddiv+0x16e>
 810097c:	eba4 0405 	sub.w	r4, r4, r5
 8100980:	ea81 0e03 	eor.w	lr, r1, r3
 8100984:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100988:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810098c:	f000 8088 	beq.w	8100aa0 <__aeabi_ddiv+0x144>
 8100990:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100994:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8100998:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 810099c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81009a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81009a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81009a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81009ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81009b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 81009b4:	429d      	cmp	r5, r3
 81009b6:	bf08      	it	eq
 81009b8:	4296      	cmpeq	r6, r2
 81009ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 81009be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 81009c2:	d202      	bcs.n	81009ca <__aeabi_ddiv+0x6e>
 81009c4:	085b      	lsrs	r3, r3, #1
 81009c6:	ea4f 0232 	mov.w	r2, r2, rrx
 81009ca:	1ab6      	subs	r6, r6, r2
 81009cc:	eb65 0503 	sbc.w	r5, r5, r3
 81009d0:	085b      	lsrs	r3, r3, #1
 81009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 81009da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 81009de:	ebb6 0e02 	subs.w	lr, r6, r2
 81009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009e6:	bf22      	ittt	cs
 81009e8:	1ab6      	subcs	r6, r6, r2
 81009ea:	4675      	movcs	r5, lr
 81009ec:	ea40 000c 	orrcs.w	r0, r0, ip
 81009f0:	085b      	lsrs	r3, r3, #1
 81009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 81009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009fe:	bf22      	ittt	cs
 8100a00:	1ab6      	subcs	r6, r6, r2
 8100a02:	4675      	movcs	r5, lr
 8100a04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100a08:	085b      	lsrs	r3, r3, #1
 8100a0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a16:	bf22      	ittt	cs
 8100a18:	1ab6      	subcs	r6, r6, r2
 8100a1a:	4675      	movcs	r5, lr
 8100a1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100a20:	085b      	lsrs	r3, r3, #1
 8100a22:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a26:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a2e:	bf22      	ittt	cs
 8100a30:	1ab6      	subcs	r6, r6, r2
 8100a32:	4675      	movcs	r5, lr
 8100a34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100a38:	ea55 0e06 	orrs.w	lr, r5, r6
 8100a3c:	d018      	beq.n	8100a70 <__aeabi_ddiv+0x114>
 8100a3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8100a42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8100a46:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100a4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100a4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8100a52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8100a56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8100a5a:	d1c0      	bne.n	81009de <__aeabi_ddiv+0x82>
 8100a5c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8100a60:	d10b      	bne.n	8100a7a <__aeabi_ddiv+0x11e>
 8100a62:	ea41 0100 	orr.w	r1, r1, r0
 8100a66:	f04f 0000 	mov.w	r0, #0
 8100a6a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8100a6e:	e7b6      	b.n	81009de <__aeabi_ddiv+0x82>
 8100a70:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8100a74:	bf04      	itt	eq
 8100a76:	4301      	orreq	r1, r0
 8100a78:	2000      	moveq	r0, #0
 8100a7a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8100a7e:	bf88      	it	hi
 8100a80:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8100a84:	f63f aeaf 	bhi.w	81007e6 <__aeabi_dmul+0xde>
 8100a88:	ebb5 0c03 	subs.w	ip, r5, r3
 8100a8c:	bf04      	itt	eq
 8100a8e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8100a92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100a96:	f150 0000 	adcs.w	r0, r0, #0
 8100a9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100a9e:	bd70      	pop	{r4, r5, r6, pc}
 8100aa0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8100aa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100aa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100aac:	bfc2      	ittt	gt
 8100aae:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100ab2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100ab6:	bd70      	popgt	{r4, r5, r6, pc}
 8100ab8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100abc:	f04f 0e00 	mov.w	lr, #0
 8100ac0:	3c01      	subs	r4, #1
 8100ac2:	e690      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100ac4:	ea45 0e06 	orr.w	lr, r5, r6
 8100ac8:	e68d      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100aca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100ace:	ea94 0f0c 	teq	r4, ip
 8100ad2:	bf08      	it	eq
 8100ad4:	ea95 0f0c 	teqeq	r5, ip
 8100ad8:	f43f af3b 	beq.w	8100952 <__aeabi_dmul+0x24a>
 8100adc:	ea94 0f0c 	teq	r4, ip
 8100ae0:	d10a      	bne.n	8100af8 <__aeabi_ddiv+0x19c>
 8100ae2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100ae6:	f47f af34 	bne.w	8100952 <__aeabi_dmul+0x24a>
 8100aea:	ea95 0f0c 	teq	r5, ip
 8100aee:	f47f af25 	bne.w	810093c <__aeabi_dmul+0x234>
 8100af2:	4610      	mov	r0, r2
 8100af4:	4619      	mov	r1, r3
 8100af6:	e72c      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100af8:	ea95 0f0c 	teq	r5, ip
 8100afc:	d106      	bne.n	8100b0c <__aeabi_ddiv+0x1b0>
 8100afe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100b02:	f43f aefd 	beq.w	8100900 <__aeabi_dmul+0x1f8>
 8100b06:	4610      	mov	r0, r2
 8100b08:	4619      	mov	r1, r3
 8100b0a:	e722      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100b0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100b10:	bf18      	it	ne
 8100b12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100b16:	f47f aec5 	bne.w	81008a4 <__aeabi_dmul+0x19c>
 8100b1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100b1e:	f47f af0d 	bne.w	810093c <__aeabi_dmul+0x234>
 8100b22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100b26:	f47f aeeb 	bne.w	8100900 <__aeabi_dmul+0x1f8>
 8100b2a:	e712      	b.n	8100952 <__aeabi_dmul+0x24a>

08100b2c <__gedf2>:
 8100b2c:	f04f 3cff 	mov.w	ip, #4294967295
 8100b30:	e006      	b.n	8100b40 <__cmpdf2+0x4>
 8100b32:	bf00      	nop

08100b34 <__ledf2>:
 8100b34:	f04f 0c01 	mov.w	ip, #1
 8100b38:	e002      	b.n	8100b40 <__cmpdf2+0x4>
 8100b3a:	bf00      	nop

08100b3c <__cmpdf2>:
 8100b3c:	f04f 0c01 	mov.w	ip, #1
 8100b40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b50:	bf18      	it	ne
 8100b52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100b56:	d01b      	beq.n	8100b90 <__cmpdf2+0x54>
 8100b58:	b001      	add	sp, #4
 8100b5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100b5e:	bf0c      	ite	eq
 8100b60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100b64:	ea91 0f03 	teqne	r1, r3
 8100b68:	bf02      	ittt	eq
 8100b6a:	ea90 0f02 	teqeq	r0, r2
 8100b6e:	2000      	moveq	r0, #0
 8100b70:	4770      	bxeq	lr
 8100b72:	f110 0f00 	cmn.w	r0, #0
 8100b76:	ea91 0f03 	teq	r1, r3
 8100b7a:	bf58      	it	pl
 8100b7c:	4299      	cmppl	r1, r3
 8100b7e:	bf08      	it	eq
 8100b80:	4290      	cmpeq	r0, r2
 8100b82:	bf2c      	ite	cs
 8100b84:	17d8      	asrcs	r0, r3, #31
 8100b86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100b8a:	f040 0001 	orr.w	r0, r0, #1
 8100b8e:	4770      	bx	lr
 8100b90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b98:	d102      	bne.n	8100ba0 <__cmpdf2+0x64>
 8100b9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100b9e:	d107      	bne.n	8100bb0 <__cmpdf2+0x74>
 8100ba0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100ba8:	d1d6      	bne.n	8100b58 <__cmpdf2+0x1c>
 8100baa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bae:	d0d3      	beq.n	8100b58 <__cmpdf2+0x1c>
 8100bb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100bb4:	4770      	bx	lr
 8100bb6:	bf00      	nop

08100bb8 <__aeabi_cdrcmple>:
 8100bb8:	4684      	mov	ip, r0
 8100bba:	4610      	mov	r0, r2
 8100bbc:	4662      	mov	r2, ip
 8100bbe:	468c      	mov	ip, r1
 8100bc0:	4619      	mov	r1, r3
 8100bc2:	4663      	mov	r3, ip
 8100bc4:	e000      	b.n	8100bc8 <__aeabi_cdcmpeq>
 8100bc6:	bf00      	nop

08100bc8 <__aeabi_cdcmpeq>:
 8100bc8:	b501      	push	{r0, lr}
 8100bca:	f7ff ffb7 	bl	8100b3c <__cmpdf2>
 8100bce:	2800      	cmp	r0, #0
 8100bd0:	bf48      	it	mi
 8100bd2:	f110 0f00 	cmnmi.w	r0, #0
 8100bd6:	bd01      	pop	{r0, pc}

08100bd8 <__aeabi_dcmpeq>:
 8100bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bdc:	f7ff fff4 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100be0:	bf0c      	ite	eq
 8100be2:	2001      	moveq	r0, #1
 8100be4:	2000      	movne	r0, #0
 8100be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bea:	bf00      	nop

08100bec <__aeabi_dcmplt>:
 8100bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bf0:	f7ff ffea 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100bf4:	bf34      	ite	cc
 8100bf6:	2001      	movcc	r0, #1
 8100bf8:	2000      	movcs	r0, #0
 8100bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bfe:	bf00      	nop

08100c00 <__aeabi_dcmple>:
 8100c00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c04:	f7ff ffe0 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100c08:	bf94      	ite	ls
 8100c0a:	2001      	movls	r0, #1
 8100c0c:	2000      	movhi	r0, #0
 8100c0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c12:	bf00      	nop

08100c14 <__aeabi_dcmpge>:
 8100c14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c18:	f7ff ffce 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c1c:	bf94      	ite	ls
 8100c1e:	2001      	movls	r0, #1
 8100c20:	2000      	movhi	r0, #0
 8100c22:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c26:	bf00      	nop

08100c28 <__aeabi_dcmpgt>:
 8100c28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c2c:	f7ff ffc4 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c30:	bf34      	ite	cc
 8100c32:	2001      	movcc	r0, #1
 8100c34:	2000      	movcs	r0, #0
 8100c36:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c3a:	bf00      	nop

08100c3c <__aeabi_dcmpun>:
 8100c3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c44:	d102      	bne.n	8100c4c <__aeabi_dcmpun+0x10>
 8100c46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100c4a:	d10a      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c54:	d102      	bne.n	8100c5c <__aeabi_dcmpun+0x20>
 8100c56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100c5a:	d102      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c5c:	f04f 0000 	mov.w	r0, #0
 8100c60:	4770      	bx	lr
 8100c62:	f04f 0001 	mov.w	r0, #1
 8100c66:	4770      	bx	lr

08100c68 <__aeabi_d2iz>:
 8100c68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100c6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8100c70:	d215      	bcs.n	8100c9e <__aeabi_d2iz+0x36>
 8100c72:	d511      	bpl.n	8100c98 <__aeabi_d2iz+0x30>
 8100c74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8100c78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100c7c:	d912      	bls.n	8100ca4 <__aeabi_d2iz+0x3c>
 8100c7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100c82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8100c86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100c8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8100c8e:	fa23 f002 	lsr.w	r0, r3, r2
 8100c92:	bf18      	it	ne
 8100c94:	4240      	negne	r0, r0
 8100c96:	4770      	bx	lr
 8100c98:	f04f 0000 	mov.w	r0, #0
 8100c9c:	4770      	bx	lr
 8100c9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100ca2:	d105      	bne.n	8100cb0 <__aeabi_d2iz+0x48>
 8100ca4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8100ca8:	bf08      	it	eq
 8100caa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8100cae:	4770      	bx	lr
 8100cb0:	f04f 0000 	mov.w	r0, #0
 8100cb4:	4770      	bx	lr
 8100cb6:	bf00      	nop

08100cb8 <__aeabi_d2uiz>:
 8100cb8:	004a      	lsls	r2, r1, #1
 8100cba:	d211      	bcs.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8100cc0:	d211      	bcs.n	8100ce6 <__aeabi_d2uiz+0x2e>
 8100cc2:	d50d      	bpl.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8100cc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100ccc:	d40e      	bmi.n	8100cec <__aeabi_d2uiz+0x34>
 8100cce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100cd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8100cd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100cda:	fa23 f002 	lsr.w	r0, r3, r2
 8100cde:	4770      	bx	lr
 8100ce0:	f04f 0000 	mov.w	r0, #0
 8100ce4:	4770      	bx	lr
 8100ce6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100cea:	d102      	bne.n	8100cf2 <__aeabi_d2uiz+0x3a>
 8100cec:	f04f 30ff 	mov.w	r0, #4294967295
 8100cf0:	4770      	bx	lr
 8100cf2:	f04f 0000 	mov.w	r0, #0
 8100cf6:	4770      	bx	lr

08100cf8 <__aeabi_d2f>:
 8100cf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100cfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8100d00:	bf24      	itt	cs
 8100d02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8100d06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8100d0a:	d90d      	bls.n	8100d28 <__aeabi_d2f+0x30>
 8100d0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8100d10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100d14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100d18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8100d1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100d20:	bf08      	it	eq
 8100d22:	f020 0001 	biceq.w	r0, r0, #1
 8100d26:	4770      	bx	lr
 8100d28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8100d2c:	d121      	bne.n	8100d72 <__aeabi_d2f+0x7a>
 8100d2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8100d32:	bfbc      	itt	lt
 8100d34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8100d38:	4770      	bxlt	lr
 8100d3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100d3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100d42:	f1c2 0218 	rsb	r2, r2, #24
 8100d46:	f1c2 0c20 	rsb	ip, r2, #32
 8100d4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8100d4e:	fa20 f002 	lsr.w	r0, r0, r2
 8100d52:	bf18      	it	ne
 8100d54:	f040 0001 	orrne.w	r0, r0, #1
 8100d58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100d5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100d60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100d64:	ea40 000c 	orr.w	r0, r0, ip
 8100d68:	fa23 f302 	lsr.w	r3, r3, r2
 8100d6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100d70:	e7cc      	b.n	8100d0c <__aeabi_d2f+0x14>
 8100d72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100d76:	d107      	bne.n	8100d88 <__aeabi_d2f+0x90>
 8100d78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100d7c:	bf1e      	ittt	ne
 8100d7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8100d82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8100d86:	4770      	bxne	lr
 8100d88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8100d8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8100d90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8100d94:	4770      	bx	lr
 8100d96:	bf00      	nop

08100d98 <__aeabi_uldivmod>:
 8100d98:	b953      	cbnz	r3, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9a:	b94a      	cbnz	r2, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9c:	2900      	cmp	r1, #0
 8100d9e:	bf08      	it	eq
 8100da0:	2800      	cmpeq	r0, #0
 8100da2:	bf1c      	itt	ne
 8100da4:	f04f 31ff 	movne.w	r1, #4294967295
 8100da8:	f04f 30ff 	movne.w	r0, #4294967295
 8100dac:	f000 b9a0 	b.w	81010f0 <__aeabi_idiv0>
 8100db0:	f1ad 0c08 	sub.w	ip, sp, #8
 8100db4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100db8:	f000 f83c 	bl	8100e34 <__udivmoddi4>
 8100dbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100dc4:	b004      	add	sp, #16
 8100dc6:	4770      	bx	lr

08100dc8 <__aeabi_d2lz>:
 8100dc8:	b538      	push	{r3, r4, r5, lr}
 8100dca:	2200      	movs	r2, #0
 8100dcc:	2300      	movs	r3, #0
 8100dce:	4604      	mov	r4, r0
 8100dd0:	460d      	mov	r5, r1
 8100dd2:	f7ff ff0b 	bl	8100bec <__aeabi_dcmplt>
 8100dd6:	b928      	cbnz	r0, 8100de4 <__aeabi_d2lz+0x1c>
 8100dd8:	4620      	mov	r0, r4
 8100dda:	4629      	mov	r1, r5
 8100ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8100de0:	f000 b80a 	b.w	8100df8 <__aeabi_d2ulz>
 8100de4:	4620      	mov	r0, r4
 8100de6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8100dea:	f000 f805 	bl	8100df8 <__aeabi_d2ulz>
 8100dee:	4240      	negs	r0, r0
 8100df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100df4:	bd38      	pop	{r3, r4, r5, pc}
 8100df6:	bf00      	nop

08100df8 <__aeabi_d2ulz>:
 8100df8:	b5d0      	push	{r4, r6, r7, lr}
 8100dfa:	4b0c      	ldr	r3, [pc, #48]	@ (8100e2c <__aeabi_d2ulz+0x34>)
 8100dfc:	2200      	movs	r2, #0
 8100dfe:	4606      	mov	r6, r0
 8100e00:	460f      	mov	r7, r1
 8100e02:	f7ff fc81 	bl	8100708 <__aeabi_dmul>
 8100e06:	f7ff ff57 	bl	8100cb8 <__aeabi_d2uiz>
 8100e0a:	4604      	mov	r4, r0
 8100e0c:	f7ff fc02 	bl	8100614 <__aeabi_ui2d>
 8100e10:	4b07      	ldr	r3, [pc, #28]	@ (8100e30 <__aeabi_d2ulz+0x38>)
 8100e12:	2200      	movs	r2, #0
 8100e14:	f7ff fc78 	bl	8100708 <__aeabi_dmul>
 8100e18:	4602      	mov	r2, r0
 8100e1a:	460b      	mov	r3, r1
 8100e1c:	4630      	mov	r0, r6
 8100e1e:	4639      	mov	r1, r7
 8100e20:	f7ff faba 	bl	8100398 <__aeabi_dsub>
 8100e24:	f7ff ff48 	bl	8100cb8 <__aeabi_d2uiz>
 8100e28:	4621      	mov	r1, r4
 8100e2a:	bdd0      	pop	{r4, r6, r7, pc}
 8100e2c:	3df00000 	.word	0x3df00000
 8100e30:	41f00000 	.word	0x41f00000

08100e34 <__udivmoddi4>:
 8100e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8100e38:	9d08      	ldr	r5, [sp, #32]
 8100e3a:	460c      	mov	r4, r1
 8100e3c:	2b00      	cmp	r3, #0
 8100e3e:	d14e      	bne.n	8100ede <__udivmoddi4+0xaa>
 8100e40:	4694      	mov	ip, r2
 8100e42:	458c      	cmp	ip, r1
 8100e44:	4686      	mov	lr, r0
 8100e46:	fab2 f282 	clz	r2, r2
 8100e4a:	d962      	bls.n	8100f12 <__udivmoddi4+0xde>
 8100e4c:	b14a      	cbz	r2, 8100e62 <__udivmoddi4+0x2e>
 8100e4e:	f1c2 0320 	rsb	r3, r2, #32
 8100e52:	4091      	lsls	r1, r2
 8100e54:	fa20 f303 	lsr.w	r3, r0, r3
 8100e58:	fa0c fc02 	lsl.w	ip, ip, r2
 8100e5c:	4319      	orrs	r1, r3
 8100e5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8100e62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8100e66:	fa1f f68c 	uxth.w	r6, ip
 8100e6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8100e6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8100e72:	fb07 1114 	mls	r1, r7, r4, r1
 8100e76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8100e7a:	fb04 f106 	mul.w	r1, r4, r6
 8100e7e:	4299      	cmp	r1, r3
 8100e80:	d90a      	bls.n	8100e98 <__udivmoddi4+0x64>
 8100e82:	eb1c 0303 	adds.w	r3, ip, r3
 8100e86:	f104 30ff 	add.w	r0, r4, #4294967295
 8100e8a:	f080 8112 	bcs.w	81010b2 <__udivmoddi4+0x27e>
 8100e8e:	4299      	cmp	r1, r3
 8100e90:	f240 810f 	bls.w	81010b2 <__udivmoddi4+0x27e>
 8100e94:	3c02      	subs	r4, #2
 8100e96:	4463      	add	r3, ip
 8100e98:	1a59      	subs	r1, r3, r1
 8100e9a:	fa1f f38e 	uxth.w	r3, lr
 8100e9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8100ea2:	fb07 1110 	mls	r1, r7, r0, r1
 8100ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8100eaa:	fb00 f606 	mul.w	r6, r0, r6
 8100eae:	429e      	cmp	r6, r3
 8100eb0:	d90a      	bls.n	8100ec8 <__udivmoddi4+0x94>
 8100eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8100eb6:	f100 31ff 	add.w	r1, r0, #4294967295
 8100eba:	f080 80fc 	bcs.w	81010b6 <__udivmoddi4+0x282>
 8100ebe:	429e      	cmp	r6, r3
 8100ec0:	f240 80f9 	bls.w	81010b6 <__udivmoddi4+0x282>
 8100ec4:	4463      	add	r3, ip
 8100ec6:	3802      	subs	r0, #2
 8100ec8:	1b9b      	subs	r3, r3, r6
 8100eca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8100ece:	2100      	movs	r1, #0
 8100ed0:	b11d      	cbz	r5, 8100eda <__udivmoddi4+0xa6>
 8100ed2:	40d3      	lsrs	r3, r2
 8100ed4:	2200      	movs	r2, #0
 8100ed6:	e9c5 3200 	strd	r3, r2, [r5]
 8100eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100ede:	428b      	cmp	r3, r1
 8100ee0:	d905      	bls.n	8100eee <__udivmoddi4+0xba>
 8100ee2:	b10d      	cbz	r5, 8100ee8 <__udivmoddi4+0xb4>
 8100ee4:	e9c5 0100 	strd	r0, r1, [r5]
 8100ee8:	2100      	movs	r1, #0
 8100eea:	4608      	mov	r0, r1
 8100eec:	e7f5      	b.n	8100eda <__udivmoddi4+0xa6>
 8100eee:	fab3 f183 	clz	r1, r3
 8100ef2:	2900      	cmp	r1, #0
 8100ef4:	d146      	bne.n	8100f84 <__udivmoddi4+0x150>
 8100ef6:	42a3      	cmp	r3, r4
 8100ef8:	d302      	bcc.n	8100f00 <__udivmoddi4+0xcc>
 8100efa:	4290      	cmp	r0, r2
 8100efc:	f0c0 80f0 	bcc.w	81010e0 <__udivmoddi4+0x2ac>
 8100f00:	1a86      	subs	r6, r0, r2
 8100f02:	eb64 0303 	sbc.w	r3, r4, r3
 8100f06:	2001      	movs	r0, #1
 8100f08:	2d00      	cmp	r5, #0
 8100f0a:	d0e6      	beq.n	8100eda <__udivmoddi4+0xa6>
 8100f0c:	e9c5 6300 	strd	r6, r3, [r5]
 8100f10:	e7e3      	b.n	8100eda <__udivmoddi4+0xa6>
 8100f12:	2a00      	cmp	r2, #0
 8100f14:	f040 8090 	bne.w	8101038 <__udivmoddi4+0x204>
 8100f18:	eba1 040c 	sub.w	r4, r1, ip
 8100f1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8100f20:	fa1f f78c 	uxth.w	r7, ip
 8100f24:	2101      	movs	r1, #1
 8100f26:	fbb4 f6f8 	udiv	r6, r4, r8
 8100f2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8100f2e:	fb08 4416 	mls	r4, r8, r6, r4
 8100f32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8100f36:	fb07 f006 	mul.w	r0, r7, r6
 8100f3a:	4298      	cmp	r0, r3
 8100f3c:	d908      	bls.n	8100f50 <__udivmoddi4+0x11c>
 8100f3e:	eb1c 0303 	adds.w	r3, ip, r3
 8100f42:	f106 34ff 	add.w	r4, r6, #4294967295
 8100f46:	d202      	bcs.n	8100f4e <__udivmoddi4+0x11a>
 8100f48:	4298      	cmp	r0, r3
 8100f4a:	f200 80cd 	bhi.w	81010e8 <__udivmoddi4+0x2b4>
 8100f4e:	4626      	mov	r6, r4
 8100f50:	1a1c      	subs	r4, r3, r0
 8100f52:	fa1f f38e 	uxth.w	r3, lr
 8100f56:	fbb4 f0f8 	udiv	r0, r4, r8
 8100f5a:	fb08 4410 	mls	r4, r8, r0, r4
 8100f5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8100f62:	fb00 f707 	mul.w	r7, r0, r7
 8100f66:	429f      	cmp	r7, r3
 8100f68:	d908      	bls.n	8100f7c <__udivmoddi4+0x148>
 8100f6a:	eb1c 0303 	adds.w	r3, ip, r3
 8100f6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8100f72:	d202      	bcs.n	8100f7a <__udivmoddi4+0x146>
 8100f74:	429f      	cmp	r7, r3
 8100f76:	f200 80b0 	bhi.w	81010da <__udivmoddi4+0x2a6>
 8100f7a:	4620      	mov	r0, r4
 8100f7c:	1bdb      	subs	r3, r3, r7
 8100f7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100f82:	e7a5      	b.n	8100ed0 <__udivmoddi4+0x9c>
 8100f84:	f1c1 0620 	rsb	r6, r1, #32
 8100f88:	408b      	lsls	r3, r1
 8100f8a:	fa22 f706 	lsr.w	r7, r2, r6
 8100f8e:	431f      	orrs	r7, r3
 8100f90:	fa20 fc06 	lsr.w	ip, r0, r6
 8100f94:	fa04 f301 	lsl.w	r3, r4, r1
 8100f98:	ea43 030c 	orr.w	r3, r3, ip
 8100f9c:	40f4      	lsrs	r4, r6
 8100f9e:	fa00 f801 	lsl.w	r8, r0, r1
 8100fa2:	0c38      	lsrs	r0, r7, #16
 8100fa4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8100fa8:	fbb4 fef0 	udiv	lr, r4, r0
 8100fac:	fa1f fc87 	uxth.w	ip, r7
 8100fb0:	fb00 441e 	mls	r4, r0, lr, r4
 8100fb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8100fb8:	fb0e f90c 	mul.w	r9, lr, ip
 8100fbc:	45a1      	cmp	r9, r4
 8100fbe:	fa02 f201 	lsl.w	r2, r2, r1
 8100fc2:	d90a      	bls.n	8100fda <__udivmoddi4+0x1a6>
 8100fc4:	193c      	adds	r4, r7, r4
 8100fc6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8100fca:	f080 8084 	bcs.w	81010d6 <__udivmoddi4+0x2a2>
 8100fce:	45a1      	cmp	r9, r4
 8100fd0:	f240 8081 	bls.w	81010d6 <__udivmoddi4+0x2a2>
 8100fd4:	f1ae 0e02 	sub.w	lr, lr, #2
 8100fd8:	443c      	add	r4, r7
 8100fda:	eba4 0409 	sub.w	r4, r4, r9
 8100fde:	fa1f f983 	uxth.w	r9, r3
 8100fe2:	fbb4 f3f0 	udiv	r3, r4, r0
 8100fe6:	fb00 4413 	mls	r4, r0, r3, r4
 8100fea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8100fee:	fb03 fc0c 	mul.w	ip, r3, ip
 8100ff2:	45a4      	cmp	ip, r4
 8100ff4:	d907      	bls.n	8101006 <__udivmoddi4+0x1d2>
 8100ff6:	193c      	adds	r4, r7, r4
 8100ff8:	f103 30ff 	add.w	r0, r3, #4294967295
 8100ffc:	d267      	bcs.n	81010ce <__udivmoddi4+0x29a>
 8100ffe:	45a4      	cmp	ip, r4
 8101000:	d965      	bls.n	81010ce <__udivmoddi4+0x29a>
 8101002:	3b02      	subs	r3, #2
 8101004:	443c      	add	r4, r7
 8101006:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 810100a:	fba0 9302 	umull	r9, r3, r0, r2
 810100e:	eba4 040c 	sub.w	r4, r4, ip
 8101012:	429c      	cmp	r4, r3
 8101014:	46ce      	mov	lr, r9
 8101016:	469c      	mov	ip, r3
 8101018:	d351      	bcc.n	81010be <__udivmoddi4+0x28a>
 810101a:	d04e      	beq.n	81010ba <__udivmoddi4+0x286>
 810101c:	b155      	cbz	r5, 8101034 <__udivmoddi4+0x200>
 810101e:	ebb8 030e 	subs.w	r3, r8, lr
 8101022:	eb64 040c 	sbc.w	r4, r4, ip
 8101026:	fa04 f606 	lsl.w	r6, r4, r6
 810102a:	40cb      	lsrs	r3, r1
 810102c:	431e      	orrs	r6, r3
 810102e:	40cc      	lsrs	r4, r1
 8101030:	e9c5 6400 	strd	r6, r4, [r5]
 8101034:	2100      	movs	r1, #0
 8101036:	e750      	b.n	8100eda <__udivmoddi4+0xa6>
 8101038:	f1c2 0320 	rsb	r3, r2, #32
 810103c:	fa20 f103 	lsr.w	r1, r0, r3
 8101040:	fa0c fc02 	lsl.w	ip, ip, r2
 8101044:	fa24 f303 	lsr.w	r3, r4, r3
 8101048:	4094      	lsls	r4, r2
 810104a:	430c      	orrs	r4, r1
 810104c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8101050:	fa00 fe02 	lsl.w	lr, r0, r2
 8101054:	fa1f f78c 	uxth.w	r7, ip
 8101058:	fbb3 f0f8 	udiv	r0, r3, r8
 810105c:	fb08 3110 	mls	r1, r8, r0, r3
 8101060:	0c23      	lsrs	r3, r4, #16
 8101062:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8101066:	fb00 f107 	mul.w	r1, r0, r7
 810106a:	4299      	cmp	r1, r3
 810106c:	d908      	bls.n	8101080 <__udivmoddi4+0x24c>
 810106e:	eb1c 0303 	adds.w	r3, ip, r3
 8101072:	f100 36ff 	add.w	r6, r0, #4294967295
 8101076:	d22c      	bcs.n	81010d2 <__udivmoddi4+0x29e>
 8101078:	4299      	cmp	r1, r3
 810107a:	d92a      	bls.n	81010d2 <__udivmoddi4+0x29e>
 810107c:	3802      	subs	r0, #2
 810107e:	4463      	add	r3, ip
 8101080:	1a5b      	subs	r3, r3, r1
 8101082:	b2a4      	uxth	r4, r4
 8101084:	fbb3 f1f8 	udiv	r1, r3, r8
 8101088:	fb08 3311 	mls	r3, r8, r1, r3
 810108c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8101090:	fb01 f307 	mul.w	r3, r1, r7
 8101094:	42a3      	cmp	r3, r4
 8101096:	d908      	bls.n	81010aa <__udivmoddi4+0x276>
 8101098:	eb1c 0404 	adds.w	r4, ip, r4
 810109c:	f101 36ff 	add.w	r6, r1, #4294967295
 81010a0:	d213      	bcs.n	81010ca <__udivmoddi4+0x296>
 81010a2:	42a3      	cmp	r3, r4
 81010a4:	d911      	bls.n	81010ca <__udivmoddi4+0x296>
 81010a6:	3902      	subs	r1, #2
 81010a8:	4464      	add	r4, ip
 81010aa:	1ae4      	subs	r4, r4, r3
 81010ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 81010b0:	e739      	b.n	8100f26 <__udivmoddi4+0xf2>
 81010b2:	4604      	mov	r4, r0
 81010b4:	e6f0      	b.n	8100e98 <__udivmoddi4+0x64>
 81010b6:	4608      	mov	r0, r1
 81010b8:	e706      	b.n	8100ec8 <__udivmoddi4+0x94>
 81010ba:	45c8      	cmp	r8, r9
 81010bc:	d2ae      	bcs.n	810101c <__udivmoddi4+0x1e8>
 81010be:	ebb9 0e02 	subs.w	lr, r9, r2
 81010c2:	eb63 0c07 	sbc.w	ip, r3, r7
 81010c6:	3801      	subs	r0, #1
 81010c8:	e7a8      	b.n	810101c <__udivmoddi4+0x1e8>
 81010ca:	4631      	mov	r1, r6
 81010cc:	e7ed      	b.n	81010aa <__udivmoddi4+0x276>
 81010ce:	4603      	mov	r3, r0
 81010d0:	e799      	b.n	8101006 <__udivmoddi4+0x1d2>
 81010d2:	4630      	mov	r0, r6
 81010d4:	e7d4      	b.n	8101080 <__udivmoddi4+0x24c>
 81010d6:	46d6      	mov	lr, sl
 81010d8:	e77f      	b.n	8100fda <__udivmoddi4+0x1a6>
 81010da:	4463      	add	r3, ip
 81010dc:	3802      	subs	r0, #2
 81010de:	e74d      	b.n	8100f7c <__udivmoddi4+0x148>
 81010e0:	4606      	mov	r6, r0
 81010e2:	4623      	mov	r3, r4
 81010e4:	4608      	mov	r0, r1
 81010e6:	e70f      	b.n	8100f08 <__udivmoddi4+0xd4>
 81010e8:	3e02      	subs	r6, #2
 81010ea:	4463      	add	r3, ip
 81010ec:	e730      	b.n	8100f50 <__udivmoddi4+0x11c>
 81010ee:	bf00      	nop

081010f0 <__aeabi_idiv0>:
 81010f0:	4770      	bx	lr
 81010f2:	bf00      	nop

081010f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81010f4:	b480      	push	{r7}
 81010f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81010f8:	4b09      	ldr	r3, [pc, #36]	@ (8101120 <SystemInit+0x2c>)
 81010fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81010fe:	4a08      	ldr	r2, [pc, #32]	@ (8101120 <SystemInit+0x2c>)
 8101100:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8101104:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8101108:	4b05      	ldr	r3, [pc, #20]	@ (8101120 <SystemInit+0x2c>)
 810110a:	691b      	ldr	r3, [r3, #16]
 810110c:	4a04      	ldr	r2, [pc, #16]	@ (8101120 <SystemInit+0x2c>)
 810110e:	f043 0310 	orr.w	r3, r3, #16
 8101112:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8101114:	bf00      	nop
 8101116:	46bd      	mov	sp, r7
 8101118:	f85d 7b04 	ldr.w	r7, [sp], #4
 810111c:	4770      	bx	lr
 810111e:	bf00      	nop
 8101120:	e000ed00 	.word	0xe000ed00

08101124 <DegreeSec2RPM>:
 */
#include "DC_motor.h"
#include "main.h"
#include "stdint.h"

float DegreeSec2RPM(float speed_degsec){
 8101124:	b480      	push	{r7}
 8101126:	b085      	sub	sp, #20
 8101128:	af00      	add	r7, sp, #0
 810112a:	ed87 0a01 	vstr	s0, [r7, #4]
	float speed_rpm = (speed_degsec * 60)/360;
 810112e:	edd7 7a01 	vldr	s15, [r7, #4]
 8101132:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 810115c <DegreeSec2RPM+0x38>
 8101136:	ee27 7a87 	vmul.f32	s14, s15, s14
 810113a:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8101160 <DegreeSec2RPM+0x3c>
 810113e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8101142:	edc7 7a03 	vstr	s15, [r7, #12]
	return speed_rpm;
 8101146:	68fb      	ldr	r3, [r7, #12]
 8101148:	ee07 3a90 	vmov	s15, r3
}
 810114c:	eeb0 0a67 	vmov.f32	s0, s15
 8101150:	3714      	adds	r7, #20
 8101152:	46bd      	mov	sp, r7
 8101154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101158:	4770      	bx	lr
 810115a:	bf00      	nop
 810115c:	42700000 	.word	0x42700000
 8101160:	43b40000 	.word	0x43b40000

08101164 <Voltage2Duty>:

float Voltage2Duty(float u){
 8101164:	b480      	push	{r7}
 8101166:	b085      	sub	sp, #20
 8101168:	af00      	add	r7, sp, #0
 810116a:	ed87 0a01 	vstr	s0, [r7, #4]
	if(u <= 0){
 810116e:	edd7 7a01 	vldr	s15, [r7, #4]
 8101172:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8101176:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810117a:	d805      	bhi.n	8101188 <Voltage2Duty+0x24>
		u = -u;
 810117c:	edd7 7a01 	vldr	s15, [r7, #4]
 8101180:	eef1 7a67 	vneg.f32	s15, s15
 8101184:	edc7 7a01 	vstr	s15, [r7, #4]
	}
	float duty = 100 * u/V_MAX;
 8101188:	edd7 7a01 	vldr	s15, [r7, #4]
 810118c:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 81011e0 <Voltage2Duty+0x7c>
 8101190:	ee27 7a87 	vmul.f32	s14, s15, s14
 8101194:	eef3 6a02 	vmov.f32	s13, #50	@ 0x41900000  18.0
 8101198:	eec7 7a26 	vdiv.f32	s15, s14, s13
 810119c:	edc7 7a03 	vstr	s15, [r7, #12]

	if (duty > 100){
 81011a0:	edd7 7a03 	vldr	s15, [r7, #12]
 81011a4:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 81011e0 <Voltage2Duty+0x7c>
 81011a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 81011ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 81011b0:	dd02      	ble.n	81011b8 <Voltage2Duty+0x54>
		duty = 100;
 81011b2:	4b0c      	ldr	r3, [pc, #48]	@ (81011e4 <Voltage2Duty+0x80>)
 81011b4:	60fb      	str	r3, [r7, #12]
 81011b6:	e009      	b.n	81011cc <Voltage2Duty+0x68>
	}else if(duty < 0){
 81011b8:	edd7 7a03 	vldr	s15, [r7, #12]
 81011bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 81011c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 81011c4:	d502      	bpl.n	81011cc <Voltage2Duty+0x68>
		duty = 0;
 81011c6:	f04f 0300 	mov.w	r3, #0
 81011ca:	60fb      	str	r3, [r7, #12]
	}
	return duty;
 81011cc:	68fb      	ldr	r3, [r7, #12]
 81011ce:	ee07 3a90 	vmov	s15, r3
}
 81011d2:	eeb0 0a67 	vmov.f32	s0, s15
 81011d6:	3714      	adds	r7, #20
 81011d8:	46bd      	mov	sp, r7
 81011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 81011de:	4770      	bx	lr
 81011e0:	42c80000 	.word	0x42c80000
 81011e4:	42c80000 	.word	0x42c80000

081011e8 <Ref2Direction>:

uint8_t Ref2Direction(float y_ref){
 81011e8:	b480      	push	{r7}
 81011ea:	b085      	sub	sp, #20
 81011ec:	af00      	add	r7, sp, #0
 81011ee:	ed87 0a01 	vstr	s0, [r7, #4]
	uint8_t direction;
	if(y_ref >= 0){
 81011f2:	edd7 7a01 	vldr	s15, [r7, #4]
 81011f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 81011fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 81011fe:	db02      	blt.n	8101206 <Ref2Direction+0x1e>
		direction = 0;
 8101200:	2300      	movs	r3, #0
 8101202:	73fb      	strb	r3, [r7, #15]
 8101204:	e001      	b.n	810120a <Ref2Direction+0x22>
	} else {
		direction = 1;
 8101206:	2301      	movs	r3, #1
 8101208:	73fb      	strb	r3, [r7, #15]
	}
	return direction;
 810120a:	7bfb      	ldrb	r3, [r7, #15]
}
 810120c:	4618      	mov	r0, r3
 810120e:	3714      	adds	r7, #20
 8101210:	46bd      	mov	sp, r7
 8101212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101216:	4770      	bx	lr

08101218 <set_PWM_and_dir_back_wheel>:

void set_PWM_and_dir_back_wheel(float duty, uint8_t direction){
 8101218:	b5b0      	push	{r4, r5, r7, lr}
 810121a:	b082      	sub	sp, #8
 810121c:	af00      	add	r7, sp, #0
 810121e:	ed87 0a01 	vstr	s0, [r7, #4]
 8101222:	4603      	mov	r3, r0
 8101224:	70fb      	strb	r3, [r7, #3]
	TIM1 ->CCR1 = (duty/100.0)*TIM1->ARR;
 8101226:	6878      	ldr	r0, [r7, #4]
 8101228:	f7ff fa16 	bl	8100658 <__aeabi_f2d>
 810122c:	f04f 0200 	mov.w	r2, #0
 8101230:	4b17      	ldr	r3, [pc, #92]	@ (8101290 <set_PWM_and_dir_back_wheel+0x78>)
 8101232:	f7ff fb93 	bl	810095c <__aeabi_ddiv>
 8101236:	4602      	mov	r2, r0
 8101238:	460b      	mov	r3, r1
 810123a:	4614      	mov	r4, r2
 810123c:	461d      	mov	r5, r3
 810123e:	4b15      	ldr	r3, [pc, #84]	@ (8101294 <set_PWM_and_dir_back_wheel+0x7c>)
 8101240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101242:	4618      	mov	r0, r3
 8101244:	f7ff f9e6 	bl	8100614 <__aeabi_ui2d>
 8101248:	4602      	mov	r2, r0
 810124a:	460b      	mov	r3, r1
 810124c:	4620      	mov	r0, r4
 810124e:	4629      	mov	r1, r5
 8101250:	f7ff fa5a 	bl	8100708 <__aeabi_dmul>
 8101254:	4602      	mov	r2, r0
 8101256:	460b      	mov	r3, r1
 8101258:	4c0e      	ldr	r4, [pc, #56]	@ (8101294 <set_PWM_and_dir_back_wheel+0x7c>)
 810125a:	4610      	mov	r0, r2
 810125c:	4619      	mov	r1, r3
 810125e:	f7ff fd2b 	bl	8100cb8 <__aeabi_d2uiz>
 8101262:	4603      	mov	r3, r0
 8101264:	6363      	str	r3, [r4, #52]	@ 0x34

	//ARR:valore massimo che il contatore pu raggiungere


	//Qui non ho capito a che serve
	if(direction == 0){
 8101266:	78fb      	ldrb	r3, [r7, #3]
 8101268:	2b00      	cmp	r3, #0
 810126a:	d105      	bne.n	8101278 <set_PWM_and_dir_back_wheel+0x60>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 810126c:	2200      	movs	r2, #0
 810126e:	2110      	movs	r1, #16
 8101270:	4809      	ldr	r0, [pc, #36]	@ (8101298 <set_PWM_and_dir_back_wheel+0x80>)
 8101272:	f004 fdd3 	bl	8105e1c <HAL_GPIO_WritePin>
	}else if(direction == 1){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
	}
}
 8101276:	e007      	b.n	8101288 <set_PWM_and_dir_back_wheel+0x70>
	}else if(direction == 1){
 8101278:	78fb      	ldrb	r3, [r7, #3]
 810127a:	2b01      	cmp	r3, #1
 810127c:	d104      	bne.n	8101288 <set_PWM_and_dir_back_wheel+0x70>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 810127e:	2201      	movs	r2, #1
 8101280:	2110      	movs	r1, #16
 8101282:	4805      	ldr	r0, [pc, #20]	@ (8101298 <set_PWM_and_dir_back_wheel+0x80>)
 8101284:	f004 fdca 	bl	8105e1c <HAL_GPIO_WritePin>
}
 8101288:	bf00      	nop
 810128a:	3708      	adds	r7, #8
 810128c:	46bd      	mov	sp, r7
 810128e:	bdb0      	pop	{r4, r5, r7, pc}
 8101290:	40590000 	.word	0x40590000
 8101294:	40010000 	.word	0x40010000
 8101298:	58020000 	.word	0x58020000

0810129c <set_PWM_and_dir_front_wheel>:

void set_PWM_and_dir_front_wheel (float duty, uint8_t dir){
 810129c:	b580      	push	{r7, lr}
 810129e:	b082      	sub	sp, #8
 81012a0:	af00      	add	r7, sp, #0
 81012a2:	ed87 0a01 	vstr	s0, [r7, #4]
 81012a6:	4603      	mov	r3, r0
 81012a8:	70fb      	strb	r3, [r7, #3]
	TIM3 -> CCR1 = (duty/100)*TIM3->ARR;
 81012aa:	edd7 7a01 	vldr	s15, [r7, #4]
 81012ae:	eddf 6a13 	vldr	s13, [pc, #76]	@ 81012fc <set_PWM_and_dir_front_wheel+0x60>
 81012b2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 81012b6:	4b12      	ldr	r3, [pc, #72]	@ (8101300 <set_PWM_and_dir_front_wheel+0x64>)
 81012b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81012ba:	ee07 3a90 	vmov	s15, r3
 81012be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81012c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81012c6:	4b0e      	ldr	r3, [pc, #56]	@ (8101300 <set_PWM_and_dir_front_wheel+0x64>)
 81012c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81012cc:	ee17 2a90 	vmov	r2, s15
 81012d0:	635a      	str	r2, [r3, #52]	@ 0x34

	if (dir == 0){
 81012d2:	78fb      	ldrb	r3, [r7, #3]
 81012d4:	2b00      	cmp	r3, #0
 81012d6:	d105      	bne.n	81012e4 <set_PWM_and_dir_front_wheel+0x48>
		HAL_GPIO_WritePin (GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 81012d8:	2200      	movs	r2, #0
 81012da:	2120      	movs	r1, #32
 81012dc:	4809      	ldr	r0, [pc, #36]	@ (8101304 <set_PWM_and_dir_front_wheel+0x68>)
 81012de:	f004 fd9d 	bl	8105e1c <HAL_GPIO_WritePin>
	}else if (dir == 1){
		HAL_GPIO_WritePin (GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
	}
}
 81012e2:	e007      	b.n	81012f4 <set_PWM_and_dir_front_wheel+0x58>
	}else if (dir == 1){
 81012e4:	78fb      	ldrb	r3, [r7, #3]
 81012e6:	2b01      	cmp	r3, #1
 81012e8:	d104      	bne.n	81012f4 <set_PWM_and_dir_front_wheel+0x58>
		HAL_GPIO_WritePin (GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 81012ea:	2201      	movs	r2, #1
 81012ec:	2120      	movs	r1, #32
 81012ee:	4805      	ldr	r0, [pc, #20]	@ (8101304 <set_PWM_and_dir_front_wheel+0x68>)
 81012f0:	f004 fd94 	bl	8105e1c <HAL_GPIO_WritePin>
}
 81012f4:	bf00      	nop
 81012f6:	3708      	adds	r7, #8
 81012f8:	46bd      	mov	sp, r7
 81012fa:	bd80      	pop	{r7, pc}
 81012fc:	42c80000 	.word	0x42c80000
 8101300:	40000400 	.word	0x40000400
 8101304:	58020000 	.word	0x58020000

08101308 <init_PID>:
 *      Author: andre
 */

#include <PID.h>

void init_PID (PID* p, float Tc, float u_max, float u_min){
 8101308:	b480      	push	{r7}
 810130a:	b085      	sub	sp, #20
 810130c:	af00      	add	r7, sp, #0
 810130e:	60f8      	str	r0, [r7, #12]
 8101310:	ed87 0a02 	vstr	s0, [r7, #8]
 8101314:	edc7 0a01 	vstr	s1, [r7, #4]
 8101318:	ed87 1a00 	vstr	s2, [r7]

	p->Tc = Tc;
 810131c:	68fb      	ldr	r3, [r7, #12]
 810131e:	68ba      	ldr	r2, [r7, #8]
 8101320:	60da      	str	r2, [r3, #12]
	p->u_max = u_max;
 8101322:	68fb      	ldr	r3, [r7, #12]
 8101324:	687a      	ldr	r2, [r7, #4]
 8101326:	611a      	str	r2, [r3, #16]
	p->u_min = u_min;
 8101328:	68fb      	ldr	r3, [r7, #12]
 810132a:	683a      	ldr	r2, [r7, #0]
 810132c:	615a      	str	r2, [r3, #20]
	p->e_old=0;
 810132e:	68fb      	ldr	r3, [r7, #12]
 8101330:	f04f 0200 	mov.w	r2, #0
 8101334:	619a      	str	r2, [r3, #24]
	p->Iterm=0;
 8101336:	68fb      	ldr	r3, [r7, #12]
 8101338:	f04f 0200 	mov.w	r2, #0
 810133c:	61da      	str	r2, [r3, #28]

}
 810133e:	bf00      	nop
 8101340:	3714      	adds	r7, #20
 8101342:	46bd      	mov	sp, r7
 8101344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101348:	4770      	bx	lr

0810134a <tune_PID>:


void tune_PID (PID* p, float Kp, float Ki, float Kd){
 810134a:	b480      	push	{r7}
 810134c:	b085      	sub	sp, #20
 810134e:	af00      	add	r7, sp, #0
 8101350:	60f8      	str	r0, [r7, #12]
 8101352:	ed87 0a02 	vstr	s0, [r7, #8]
 8101356:	edc7 0a01 	vstr	s1, [r7, #4]
 810135a:	ed87 1a00 	vstr	s2, [r7]

	p->Kp = Kp;
 810135e:	68fb      	ldr	r3, [r7, #12]
 8101360:	68ba      	ldr	r2, [r7, #8]
 8101362:	601a      	str	r2, [r3, #0]
	p->Kd = Kd;
 8101364:	68fb      	ldr	r3, [r7, #12]
 8101366:	683a      	ldr	r2, [r7, #0]
 8101368:	609a      	str	r2, [r3, #8]
	p->Ki = Ki;
 810136a:	68fb      	ldr	r3, [r7, #12]
 810136c:	687a      	ldr	r2, [r7, #4]
 810136e:	605a      	str	r2, [r3, #4]
}
 8101370:	bf00      	nop
 8101372:	3714      	adds	r7, #20
 8101374:	46bd      	mov	sp, r7
 8101376:	f85d 7b04 	ldr.w	r7, [sp], #4
 810137a:	4770      	bx	lr

0810137c <PID_controller>:

float PID_controller (PID* p, float y, float r){
 810137c:	b480      	push	{r7}
 810137e:	b089      	sub	sp, #36	@ 0x24
 8101380:	af00      	add	r7, sp, #0
 8101382:	60f8      	str	r0, [r7, #12]
 8101384:	ed87 0a02 	vstr	s0, [r7, #8]
 8101388:	edc7 0a01 	vstr	s1, [r7, #4]

	float u;
	float newIterm;
	float e = r-y;
 810138c:	ed97 7a01 	vldr	s14, [r7, #4]
 8101390:	edd7 7a02 	vldr	s15, [r7, #8]
 8101394:	ee77 7a67 	vsub.f32	s15, s14, s15
 8101398:	edc7 7a06 	vstr	s15, [r7, #24]
	float Pterm = p-> Kp * e;
 810139c:	68fb      	ldr	r3, [r7, #12]
 810139e:	edd3 7a00 	vldr	s15, [r3]
 81013a2:	ed97 7a06 	vldr	s14, [r7, #24]
 81013a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81013aa:	edc7 7a05 	vstr	s15, [r7, #20]

	newIterm = p->Iterm + (p->Ki)* p->Tc * p->e_old;
 81013ae:	68fb      	ldr	r3, [r7, #12]
 81013b0:	ed93 7a07 	vldr	s14, [r3, #28]
 81013b4:	68fb      	ldr	r3, [r7, #12]
 81013b6:	edd3 6a01 	vldr	s13, [r3, #4]
 81013ba:	68fb      	ldr	r3, [r7, #12]
 81013bc:	edd3 7a03 	vldr	s15, [r3, #12]
 81013c0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 81013c4:	68fb      	ldr	r3, [r7, #12]
 81013c6:	edd3 7a06 	vldr	s15, [r3, #24]
 81013ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 81013ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 81013d2:	edc7 7a04 	vstr	s15, [r7, #16]
	p->e_old = e;
 81013d6:	68fb      	ldr	r3, [r7, #12]
 81013d8:	69ba      	ldr	r2, [r7, #24]
 81013da:	619a      	str	r2, [r3, #24]
	u = Pterm + newIterm;
 81013dc:	ed97 7a05 	vldr	s14, [r7, #20]
 81013e0:	edd7 7a04 	vldr	s15, [r7, #16]
 81013e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 81013e8:	edc7 7a07 	vstr	s15, [r7, #28]




	if (u > p->u_max){
 81013ec:	68fb      	ldr	r3, [r7, #12]
 81013ee:	edd3 7a04 	vldr	s15, [r3, #16]
 81013f2:	ed97 7a07 	vldr	s14, [r7, #28]
 81013f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 81013fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 81013fe:	dd03      	ble.n	8101408 <PID_controller+0x8c>
		u = p->u_max;
 8101400:	68fb      	ldr	r3, [r7, #12]
 8101402:	691b      	ldr	r3, [r3, #16]
 8101404:	61fb      	str	r3, [r7, #28]
 8101406:	e010      	b.n	810142a <PID_controller+0xae>
	}else if(u<p->u_min){
 8101408:	68fb      	ldr	r3, [r7, #12]
 810140a:	edd3 7a05 	vldr	s15, [r3, #20]
 810140e:	ed97 7a07 	vldr	s14, [r7, #28]
 8101412:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8101416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810141a:	d503      	bpl.n	8101424 <PID_controller+0xa8>
		u = p->u_min;
 810141c:	68fb      	ldr	r3, [r7, #12]
 810141e:	695b      	ldr	r3, [r3, #20]
 8101420:	61fb      	str	r3, [r7, #28]
 8101422:	e002      	b.n	810142a <PID_controller+0xae>
	}else
	{
		p->Iterm = newIterm;
 8101424:	68fb      	ldr	r3, [r7, #12]
 8101426:	693a      	ldr	r2, [r7, #16]
 8101428:	61da      	str	r2, [r3, #28]
	}

	return u;
 810142a:	69fb      	ldr	r3, [r7, #28]
 810142c:	ee07 3a90 	vmov	s15, r3

}
 8101430:	eeb0 0a67 	vmov.f32	s0, s15
 8101434:	3724      	adds	r7, #36	@ 0x24
 8101436:	46bd      	mov	sp, r7
 8101438:	f85d 7b04 	ldr.w	r7, [sp], #4
 810143c:	4770      	bx	lr

0810143e <bno055_setPage>:
uint16_t eulerScale = 16;
uint16_t magScale = 16;
uint16_t quaScale = (1<<14);    // 2^14

// Imposta la pagina di registro del sensore BNO055
void bno055_setPage(uint8_t page) { bno055_writeData(BNO055_PAGE_ID, page); }
 810143e:	b580      	push	{r7, lr}
 8101440:	b082      	sub	sp, #8
 8101442:	af00      	add	r7, sp, #0
 8101444:	4603      	mov	r3, r0
 8101446:	71fb      	strb	r3, [r7, #7]
 8101448:	79fb      	ldrb	r3, [r7, #7]
 810144a:	4619      	mov	r1, r3
 810144c:	2007      	movs	r0, #7
 810144e:	f000 fa31 	bl	81018b4 <bno055_writeData>
 8101452:	bf00      	nop
 8101454:	3708      	adds	r7, #8
 8101456:	46bd      	mov	sp, r7
 8101458:	bd80      	pop	{r7, pc}

0810145a <bno055_setOperationMode>:
  bno055_readData(BNO055_OPR_MODE, &mode, 1);
  return mode;
}

// Imposta la modalit operativa del sensore BNO055 e attende un ritardo in base alla modalit
void bno055_setOperationMode(bno055_opmode_t mode) {
 810145a:	b580      	push	{r7, lr}
 810145c:	b082      	sub	sp, #8
 810145e:	af00      	add	r7, sp, #0
 8101460:	4603      	mov	r3, r0
 8101462:	71fb      	strb	r3, [r7, #7]
  bno055_writeData(BNO055_OPR_MODE, mode);
 8101464:	79fb      	ldrb	r3, [r7, #7]
 8101466:	4619      	mov	r1, r3
 8101468:	203d      	movs	r0, #61	@ 0x3d
 810146a:	f000 fa23 	bl	81018b4 <bno055_writeData>
  if (mode == BNO055_OPERATION_MODE_CONFIG) {
 810146e:	79fb      	ldrb	r3, [r7, #7]
 8101470:	2b00      	cmp	r3, #0
 8101472:	d103      	bne.n	810147c <bno055_setOperationMode+0x22>
    bno055_delay(100);
 8101474:	2064      	movs	r0, #100	@ 0x64
 8101476:	f000 fa11 	bl	810189c <bno055_delay>
  } else {
    bno055_delay(80);
  }
}
 810147a:	e002      	b.n	8101482 <bno055_setOperationMode+0x28>
    bno055_delay(80);
 810147c:	2050      	movs	r0, #80	@ 0x50
 810147e:	f000 fa0d 	bl	810189c <bno055_delay>
}
 8101482:	bf00      	nop
 8101484:	3708      	adds	r7, #8
 8101486:	46bd      	mov	sp, r7
 8101488:	bd80      	pop	{r7, pc}

0810148a <bno055_setOperationModeConfig>:

// NON FUSION MODE

// Imposta la modalit operativa del sensore BNO055 su configurazione
void bno055_setOperationModeConfig() {
 810148a:	b580      	push	{r7, lr}
 810148c:	af00      	add	r7, sp, #0
    bno055_setOperationMode(BNO055_OPERATION_MODE_CONFIG);
 810148e:	2000      	movs	r0, #0
 8101490:	f7ff ffe3 	bl	810145a <bno055_setOperationMode>
}
 8101494:	bf00      	nop
 8101496:	bd80      	pop	{r7, pc}

08101498 <bno055_setOperationModeNDOF>:
void bno055_setOperationModeNDOF_FMC_OFF(){
	bno055_setOperationMode(BNO055_OPERATION_MODE_NDOF_FMC_OFF);
}

// Imposta la modalit operativa del sensore BNO055 su NDOF (Nine Degrees of Freedom)
void bno055_setOperationModeNDOF() {
 8101498:	b580      	push	{r7, lr}
 810149a:	af00      	add	r7, sp, #0
    bno055_setOperationMode(BNO055_OPERATION_MODE_NDOF);
 810149c:	200c      	movs	r0, #12
 810149e:	f7ff ffdc 	bl	810145a <bno055_setOperationMode>
}
 81014a2:	bf00      	nop
 81014a4:	bd80      	pop	{r7, pc}

081014a6 <bno055_reset>:
void bno055_enableExternalCrystal() { bno055_setExternalCrystalUse(true); }
// Disabilita l'uso di un cristallo esterno per il sensore BNO055
void bno055_disableExternalCrystal() { bno055_setExternalCrystalUse(false); }

// Esegue una procedura di reset per il sensore BNO055
void bno055_reset() {
 81014a6:	b580      	push	{r7, lr}
 81014a8:	af00      	add	r7, sp, #0
  bno055_writeData(BNO055_SYS_TRIGGER, 0x20);
 81014aa:	2120      	movs	r1, #32
 81014ac:	203f      	movs	r0, #63	@ 0x3f
 81014ae:	f000 fa01 	bl	81018b4 <bno055_writeData>
  bno055_delay(700);
 81014b2:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 81014b6:	f000 f9f1 	bl	810189c <bno055_delay>
}
 81014ba:	bf00      	nop
 81014bc:	bd80      	pop	{r7, pc}

081014be <bno055_setup>:
  bno055_readData(BNO055_TEMP, &t, 1);
  return t;
}

// Inizializza il sensore BNO055 eseguendo una procedura di reset e configurazione iniziale
void bno055_setup() {
 81014be:	b580      	push	{r7, lr}
 81014c0:	b082      	sub	sp, #8
 81014c2:	af00      	add	r7, sp, #0
  bno055_reset();
 81014c4:	f7ff ffef 	bl	81014a6 <bno055_reset>

  uint8_t id = 0;
 81014c8:	2300      	movs	r3, #0
 81014ca:	71fb      	strb	r3, [r7, #7]
  bno055_readData(BNO055_CHIP_ID, &id, 1);
 81014cc:	1dfb      	adds	r3, r7, #7
 81014ce:	2201      	movs	r2, #1
 81014d0:	4619      	mov	r1, r3
 81014d2:	2000      	movs	r0, #0
 81014d4:	f000 fa22 	bl	810191c <bno055_readData>
  if (id != BNO055_ID) {
    //printf("Can't find BNO055, id: 0x%02x. Please check your wiring.\r\n", id);
  }
  bno055_setPage(0);
 81014d8:	2000      	movs	r0, #0
 81014da:	f7ff ffb0 	bl	810143e <bno055_setPage>
  bno055_writeData(BNO055_SYS_TRIGGER, 0x0);
 81014de:	2100      	movs	r1, #0
 81014e0:	203f      	movs	r0, #63	@ 0x3f
 81014e2:	f000 f9e7 	bl	81018b4 <bno055_writeData>

  // Seleziona la modalit di configurazione del BNO055
  bno055_setOperationModeConfig();
 81014e6:	f7ff ffd0 	bl	810148a <bno055_setOperationModeConfig>
  bno055_delay(10);
 81014ea:	200a      	movs	r0, #10
 81014ec:	f000 f9d6 	bl	810189c <bno055_delay>
}
 81014f0:	bf00      	nop
 81014f2:	3708      	adds	r7, #8
 81014f4:	46bd      	mov	sp, r7
 81014f6:	bd80      	pop	{r7, pc}

081014f8 <bno055_getCalibrationState>:
  bno055_readData(BNO055_SYS_ERR, &tmp, 1);
  return tmp;
}

// Ottiene lo stato di calibrazione del sensore BNO055
bno055_calibration_state_t bno055_getCalibrationState() {
 81014f8:	b580      	push	{r7, lr}
 81014fa:	b084      	sub	sp, #16
 81014fc:	af00      	add	r7, sp, #0
  bno055_setPage(0);
 81014fe:	2000      	movs	r0, #0
 8101500:	f7ff ff9d 	bl	810143e <bno055_setPage>
  bno055_calibration_state_t cal = {.sys = 0, .gyro = 0, .mag = 0, .accel = 0};
 8101504:	2300      	movs	r3, #0
 8101506:	60bb      	str	r3, [r7, #8]
  uint8_t calState = 0;
 8101508:	2300      	movs	r3, #0
 810150a:	71fb      	strb	r3, [r7, #7]
  bno055_readData(BNO055_CALIB_STAT, &calState, 1);
 810150c:	1dfb      	adds	r3, r7, #7
 810150e:	2201      	movs	r2, #1
 8101510:	4619      	mov	r1, r3
 8101512:	2035      	movs	r0, #53	@ 0x35
 8101514:	f000 fa02 	bl	810191c <bno055_readData>
  cal.sys = (calState >> 6) & 0x03;
 8101518:	79fb      	ldrb	r3, [r7, #7]
 810151a:	099b      	lsrs	r3, r3, #6
 810151c:	b2db      	uxtb	r3, r3
 810151e:	723b      	strb	r3, [r7, #8]
  cal.gyro = (calState >> 4) & 0x03;
 8101520:	79fb      	ldrb	r3, [r7, #7]
 8101522:	091b      	lsrs	r3, r3, #4
 8101524:	b2db      	uxtb	r3, r3
 8101526:	f003 0303 	and.w	r3, r3, #3
 810152a:	b2db      	uxtb	r3, r3
 810152c:	727b      	strb	r3, [r7, #9]
  cal.accel = (calState >> 2) & 0x03;
 810152e:	79fb      	ldrb	r3, [r7, #7]
 8101530:	089b      	lsrs	r3, r3, #2
 8101532:	b2db      	uxtb	r3, r3
 8101534:	f003 0303 	and.w	r3, r3, #3
 8101538:	b2db      	uxtb	r3, r3
 810153a:	72fb      	strb	r3, [r7, #11]
  cal.mag = calState & 0x03;
 810153c:	79fb      	ldrb	r3, [r7, #7]
 810153e:	f003 0303 	and.w	r3, r3, #3
 8101542:	b2db      	uxtb	r3, r3
 8101544:	72bb      	strb	r3, [r7, #10]
  return cal;
 8101546:	68bb      	ldr	r3, [r7, #8]
 8101548:	60fb      	str	r3, [r7, #12]
 810154a:	2300      	movs	r3, #0
 810154c:	7b3a      	ldrb	r2, [r7, #12]
 810154e:	f362 0307 	bfi	r3, r2, #0, #8
 8101552:	7b7a      	ldrb	r2, [r7, #13]
 8101554:	f362 230f 	bfi	r3, r2, #8, #8
 8101558:	7bba      	ldrb	r2, [r7, #14]
 810155a:	f362 4317 	bfi	r3, r2, #16, #8
 810155e:	7bfa      	ldrb	r2, [r7, #15]
 8101560:	f362 631f 	bfi	r3, r2, #24, #8
}
 8101564:	4618      	mov	r0, r3
 8101566:	3710      	adds	r7, #16
 8101568:	46bd      	mov	sp, r7
 810156a:	bd80      	pop	{r7, pc}

0810156c <bno055_getVector>:

  bno055_setOperationMode(operationMode);
}

//Ottiene un vettore specifico dal sensore BNO055 con la possibilit di specificare la scala del vettore
bno055_vector_t bno055_getVector(uint8_t vec) {
 810156c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8101570:	b09e      	sub	sp, #120	@ 0x78
 8101572:	af00      	add	r7, sp, #0
 8101574:	4603      	mov	r3, r0
 8101576:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  bno055_setPage(0);
 810157a:	2000      	movs	r0, #0
 810157c:	f7ff ff5f 	bl	810143e <bno055_setPage>
  uint8_t buffer[8];    // I quaternioni richiedono 8 byte

  if (vec == BNO055_VECTOR_QUATERNION)
 8101580:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8101584:	2b20      	cmp	r3, #32
 8101586:	d108      	bne.n	810159a <bno055_getVector+0x2e>
    bno055_readData(vec, buffer, 8);
 8101588:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 810158c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8101590:	2208      	movs	r2, #8
 8101592:	4618      	mov	r0, r3
 8101594:	f000 f9c2 	bl	810191c <bno055_readData>
 8101598:	e007      	b.n	81015aa <bno055_getVector+0x3e>
  else
    bno055_readData(vec, buffer, 6);
 810159a:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 810159e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 81015a2:	2206      	movs	r2, #6
 81015a4:	4618      	mov	r0, r3
 81015a6:	f000 f9b9 	bl	810191c <bno055_readData>

  double scale = 1;
 81015aa:	f04f 0200 	mov.w	r2, #0
 81015ae:	4b8b      	ldr	r3, [pc, #556]	@ (81017dc <bno055_getVector+0x270>)
 81015b0:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70

  if (vec == BNO055_VECTOR_MAGNETOMETER) {
 81015b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 81015b8:	2b0e      	cmp	r3, #14
 81015ba:	d109      	bne.n	81015d0 <bno055_getVector+0x64>
    scale = magScale;
 81015bc:	4b88      	ldr	r3, [pc, #544]	@ (81017e0 <bno055_getVector+0x274>)
 81015be:	881b      	ldrh	r3, [r3, #0]
 81015c0:	4618      	mov	r0, r3
 81015c2:	f7ff f827 	bl	8100614 <__aeabi_ui2d>
 81015c6:	4602      	mov	r2, r0
 81015c8:	460b      	mov	r3, r1
 81015ca:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
 81015ce:	e03e      	b.n	810164e <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_ACCELEROMETER ||
 81015d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 81015d4:	2b08      	cmp	r3, #8
 81015d6:	d007      	beq.n	81015e8 <bno055_getVector+0x7c>
 81015d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 81015dc:	2b28      	cmp	r3, #40	@ 0x28
 81015de:	d003      	beq.n	81015e8 <bno055_getVector+0x7c>
           vec == BNO055_VECTOR_LINEARACCEL || vec == BNO055_VECTOR_GRAVITY) {
 81015e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 81015e4:	2b2e      	cmp	r3, #46	@ 0x2e
 81015e6:	d109      	bne.n	81015fc <bno055_getVector+0x90>
    scale = accelScale;
 81015e8:	4b7e      	ldr	r3, [pc, #504]	@ (81017e4 <bno055_getVector+0x278>)
 81015ea:	881b      	ldrh	r3, [r3, #0]
 81015ec:	4618      	mov	r0, r3
 81015ee:	f7ff f811 	bl	8100614 <__aeabi_ui2d>
 81015f2:	4602      	mov	r2, r0
 81015f4:	460b      	mov	r3, r1
 81015f6:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
 81015fa:	e028      	b.n	810164e <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_GYROSCOPE) {
 81015fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8101600:	2b14      	cmp	r3, #20
 8101602:	d109      	bne.n	8101618 <bno055_getVector+0xac>
    scale = angularRateScale;
 8101604:	4b78      	ldr	r3, [pc, #480]	@ (81017e8 <bno055_getVector+0x27c>)
 8101606:	881b      	ldrh	r3, [r3, #0]
 8101608:	4618      	mov	r0, r3
 810160a:	f7ff f803 	bl	8100614 <__aeabi_ui2d>
 810160e:	4602      	mov	r2, r0
 8101610:	460b      	mov	r3, r1
 8101612:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
 8101616:	e01a      	b.n	810164e <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_EULER) {
 8101618:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 810161c:	2b1a      	cmp	r3, #26
 810161e:	d109      	bne.n	8101634 <bno055_getVector+0xc8>
    scale = eulerScale;
 8101620:	4b72      	ldr	r3, [pc, #456]	@ (81017ec <bno055_getVector+0x280>)
 8101622:	881b      	ldrh	r3, [r3, #0]
 8101624:	4618      	mov	r0, r3
 8101626:	f7fe fff5 	bl	8100614 <__aeabi_ui2d>
 810162a:	4602      	mov	r2, r0
 810162c:	460b      	mov	r3, r1
 810162e:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
 8101632:	e00c      	b.n	810164e <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_QUATERNION) {
 8101634:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8101638:	2b20      	cmp	r3, #32
 810163a:	d108      	bne.n	810164e <bno055_getVector+0xe2>
    scale = quaScale;
 810163c:	4b6c      	ldr	r3, [pc, #432]	@ (81017f0 <bno055_getVector+0x284>)
 810163e:	881b      	ldrh	r3, [r3, #0]
 8101640:	4618      	mov	r0, r3
 8101642:	f7fe ffe7 	bl	8100614 <__aeabi_ui2d>
 8101646:	4602      	mov	r2, r0
 8101648:	460b      	mov	r3, r1
 810164a:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
  }

  bno055_vector_t xyz = {.w = 0, .x = 0, .y = 0, .z = 0};
 810164e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8101652:	2220      	movs	r2, #32
 8101654:	2100      	movs	r1, #0
 8101656:	4618      	mov	r0, r3
 8101658:	f00c fb5e 	bl	810dd18 <memset>
  if (vec == BNO055_VECTOR_QUATERNION) {
 810165c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8101660:	2b20      	cmp	r3, #32
 8101662:	d150      	bne.n	8101706 <bno055_getVector+0x19a>
    xyz.w = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 8101664:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8101668:	021b      	lsls	r3, r3, #8
 810166a:	b21a      	sxth	r2, r3
 810166c:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8101670:	b21b      	sxth	r3, r3
 8101672:	4313      	orrs	r3, r2
 8101674:	b21b      	sxth	r3, r3
 8101676:	4618      	mov	r0, r3
 8101678:	f7fe ffdc 	bl	8100634 <__aeabi_i2d>
 810167c:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8101680:	f7ff f96c 	bl	810095c <__aeabi_ddiv>
 8101684:	4602      	mov	r2, r0
 8101686:	460b      	mov	r3, r1
 8101688:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    xyz.x = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 810168c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8101690:	021b      	lsls	r3, r3, #8
 8101692:	b21a      	sxth	r2, r3
 8101694:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8101698:	b21b      	sxth	r3, r3
 810169a:	4313      	orrs	r3, r2
 810169c:	b21b      	sxth	r3, r3
 810169e:	4618      	mov	r0, r3
 81016a0:	f7fe ffc8 	bl	8100634 <__aeabi_i2d>
 81016a4:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 81016a8:	f7ff f958 	bl	810095c <__aeabi_ddiv>
 81016ac:	4602      	mov	r2, r0
 81016ae:	460b      	mov	r3, r1
 81016b0:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    xyz.y = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 81016b4:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 81016b8:	021b      	lsls	r3, r3, #8
 81016ba:	b21a      	sxth	r2, r3
 81016bc:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 81016c0:	b21b      	sxth	r3, r3
 81016c2:	4313      	orrs	r3, r2
 81016c4:	b21b      	sxth	r3, r3
 81016c6:	4618      	mov	r0, r3
 81016c8:	f7fe ffb4 	bl	8100634 <__aeabi_i2d>
 81016cc:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 81016d0:	f7ff f944 	bl	810095c <__aeabi_ddiv>
 81016d4:	4602      	mov	r2, r0
 81016d6:	460b      	mov	r3, r1
 81016d8:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    xyz.z = (int16_t)((buffer[7] << 8) | buffer[6]) / scale;
 81016dc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 81016e0:	021b      	lsls	r3, r3, #8
 81016e2:	b21a      	sxth	r2, r3
 81016e4:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 81016e8:	b21b      	sxth	r3, r3
 81016ea:	4313      	orrs	r3, r2
 81016ec:	b21b      	sxth	r3, r3
 81016ee:	4618      	mov	r0, r3
 81016f0:	f7fe ffa0 	bl	8100634 <__aeabi_i2d>
 81016f4:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 81016f8:	f7ff f930 	bl	810095c <__aeabi_ddiv>
 81016fc:	4602      	mov	r2, r0
 81016fe:	460b      	mov	r3, r1
 8101700:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 8101704:	e03b      	b.n	810177e <bno055_getVector+0x212>
  } else {
    xyz.x = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 8101706:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 810170a:	021b      	lsls	r3, r3, #8
 810170c:	b21a      	sxth	r2, r3
 810170e:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8101712:	b21b      	sxth	r3, r3
 8101714:	4313      	orrs	r3, r2
 8101716:	b21b      	sxth	r3, r3
 8101718:	4618      	mov	r0, r3
 810171a:	f7fe ff8b 	bl	8100634 <__aeabi_i2d>
 810171e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8101722:	f7ff f91b 	bl	810095c <__aeabi_ddiv>
 8101726:	4602      	mov	r2, r0
 8101728:	460b      	mov	r3, r1
 810172a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    xyz.y = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 810172e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8101732:	021b      	lsls	r3, r3, #8
 8101734:	b21a      	sxth	r2, r3
 8101736:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 810173a:	b21b      	sxth	r3, r3
 810173c:	4313      	orrs	r3, r2
 810173e:	b21b      	sxth	r3, r3
 8101740:	4618      	mov	r0, r3
 8101742:	f7fe ff77 	bl	8100634 <__aeabi_i2d>
 8101746:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 810174a:	f7ff f907 	bl	810095c <__aeabi_ddiv>
 810174e:	4602      	mov	r2, r0
 8101750:	460b      	mov	r3, r1
 8101752:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    xyz.z = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 8101756:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 810175a:	021b      	lsls	r3, r3, #8
 810175c:	b21a      	sxth	r2, r3
 810175e:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8101762:	b21b      	sxth	r3, r3
 8101764:	4313      	orrs	r3, r2
 8101766:	b21b      	sxth	r3, r3
 8101768:	4618      	mov	r0, r3
 810176a:	f7fe ff63 	bl	8100634 <__aeabi_i2d>
 810176e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8101772:	f7ff f8f3 	bl	810095c <__aeabi_ddiv>
 8101776:	4602      	mov	r2, r0
 8101778:	460b      	mov	r3, r1
 810177a:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
  }

  return xyz;
 810177e:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 8101782:	f107 0528 	add.w	r5, r7, #40	@ 0x28
 8101786:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8101788:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 810178a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 810178e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8101792:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8101796:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 810179a:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 810179e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 81017a2:	ec49 8b14 	vmov	d4, r8, r9
 81017a6:	ec45 4b15 	vmov	d5, r4, r5
 81017aa:	ec41 0b16 	vmov	d6, r0, r1
 81017ae:	ec43 2b17 	vmov	d7, r2, r3
}
 81017b2:	eeb0 0a44 	vmov.f32	s0, s8
 81017b6:	eef0 0a64 	vmov.f32	s1, s9
 81017ba:	eeb0 1a45 	vmov.f32	s2, s10
 81017be:	eef0 1a65 	vmov.f32	s3, s11
 81017c2:	eeb0 2a46 	vmov.f32	s4, s12
 81017c6:	eef0 2a66 	vmov.f32	s5, s13
 81017ca:	eeb0 3a47 	vmov.f32	s6, s14
 81017ce:	eef0 3a67 	vmov.f32	s7, s15
 81017d2:	3778      	adds	r7, #120	@ 0x78
 81017d4:	46bd      	mov	sp, r7
 81017d6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 81017da:	bf00      	nop
 81017dc:	3ff00000 	.word	0x3ff00000
 81017e0:	1000000e 	.word	0x1000000e
 81017e4:	10000008 	.word	0x10000008
 81017e8:	1000000a 	.word	0x1000000a
 81017ec:	1000000c 	.word	0x1000000c
 81017f0:	10000010 	.word	0x10000010

081017f4 <bno055_getVectorEuler>:
// Ottiene un vettore giroscopico dal sensore BNO055
bno055_vector_t bno055_getVectorGyroscope() {
  return bno055_getVector(BNO055_VECTOR_GYROSCOPE);
}
// Ottiene un vettore di angoli di Eulero dal sensore BNO055
bno055_vector_t bno055_getVectorEuler() {
 81017f4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 81017f8:	b090      	sub	sp, #64	@ 0x40
 81017fa:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_EULER);
 81017fc:	201a      	movs	r0, #26
 81017fe:	f7ff feb5 	bl	810156c <bno055_getVector>
 8101802:	eeb0 4a40 	vmov.f32	s8, s0
 8101806:	eef0 4a60 	vmov.f32	s9, s1
 810180a:	eeb0 5a41 	vmov.f32	s10, s2
 810180e:	eef0 5a61 	vmov.f32	s11, s3
 8101812:	eeb0 6a42 	vmov.f32	s12, s4
 8101816:	eef0 6a62 	vmov.f32	s13, s5
 810181a:	eeb0 7a43 	vmov.f32	s14, s6
 810181e:	eef0 7a63 	vmov.f32	s15, s7
 8101822:	ed87 4b08 	vstr	d4, [r7, #32]
 8101826:	ed87 5b0a 	vstr	d5, [r7, #40]	@ 0x28
 810182a:	ed87 6b0c 	vstr	d6, [r7, #48]	@ 0x30
 810182e:	ed87 7b0e 	vstr	d7, [r7, #56]	@ 0x38
 8101832:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8101836:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 810183a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 810183e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8101842:	ec49 8b14 	vmov	d4, r8, r9
 8101846:	ec45 4b15 	vmov	d5, r4, r5
 810184a:	ec41 0b16 	vmov	d6, r0, r1
 810184e:	ec43 2b17 	vmov	d7, r2, r3
}
 8101852:	eeb0 0a44 	vmov.f32	s0, s8
 8101856:	eef0 0a64 	vmov.f32	s1, s9
 810185a:	eeb0 1a45 	vmov.f32	s2, s10
 810185e:	eef0 1a65 	vmov.f32	s3, s11
 8101862:	eeb0 2a46 	vmov.f32	s4, s12
 8101866:	eef0 2a66 	vmov.f32	s5, s13
 810186a:	eeb0 3a47 	vmov.f32	s6, s14
 810186e:	eef0 3a67 	vmov.f32	s7, s15
 8101872:	3740      	adds	r7, #64	@ 0x40
 8101874:	46bd      	mov	sp, r7
 8101876:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

0810187c <bno055_assignI2C>:
  uint8_t axisMapSign = (axis.x_sign << 2) | (axis.y_sign << 1) | (axis.z_sign);
  bno055_writeData(BNO055_AXIS_MAP_CONFIG, axisRemap);
  bno055_writeData(BNO055_AXIS_MAP_SIGN, axisMapSign);
}

void bno055_assignI2C(I2C_HandleTypeDef *hi2c_device) {
 810187c:	b480      	push	{r7}
 810187e:	b083      	sub	sp, #12
 8101880:	af00      	add	r7, sp, #0
 8101882:	6078      	str	r0, [r7, #4]
  _bno055_i2c_port = hi2c_device;
 8101884:	4a04      	ldr	r2, [pc, #16]	@ (8101898 <bno055_assignI2C+0x1c>)
 8101886:	687b      	ldr	r3, [r7, #4]
 8101888:	6013      	str	r3, [r2, #0]
}
 810188a:	bf00      	nop
 810188c:	370c      	adds	r7, #12
 810188e:	46bd      	mov	sp, r7
 8101890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101894:	4770      	bx	lr
 8101896:	bf00      	nop
 8101898:	10000288 	.word	0x10000288

0810189c <bno055_delay>:

void bno055_delay(int time) {
 810189c:	b580      	push	{r7, lr}
 810189e:	b082      	sub	sp, #8
 81018a0:	af00      	add	r7, sp, #0
 81018a2:	6078      	str	r0, [r7, #4]
#ifdef FREERTOS_ENABLED
  osDelay(time);
#else
  HAL_Delay(time);
 81018a4:	687b      	ldr	r3, [r7, #4]
 81018a6:	4618      	mov	r0, r3
 81018a8:	f002 facc 	bl	8103e44 <HAL_Delay>
#endif
}
 81018ac:	bf00      	nop
 81018ae:	3708      	adds	r7, #8
 81018b0:	46bd      	mov	sp, r7
 81018b2:	bd80      	pop	{r7, pc}

081018b4 <bno055_writeData>:

void bno055_writeData(uint8_t reg, uint8_t data) {
 81018b4:	b580      	push	{r7, lr}
 81018b6:	b088      	sub	sp, #32
 81018b8:	af02      	add	r7, sp, #8
 81018ba:	4603      	mov	r3, r0
 81018bc:	460a      	mov	r2, r1
 81018be:	71fb      	strb	r3, [r7, #7]
 81018c0:	4613      	mov	r3, r2
 81018c2:	71bb      	strb	r3, [r7, #6]
  uint8_t txdata[2] = {reg, data};
 81018c4:	79fb      	ldrb	r3, [r7, #7]
 81018c6:	733b      	strb	r3, [r7, #12]
 81018c8:	79bb      	ldrb	r3, [r7, #6]
 81018ca:	737b      	strb	r3, [r7, #13]
  uint8_t status;
  status = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1,
 81018cc:	4b12      	ldr	r3, [pc, #72]	@ (8101918 <bno055_writeData+0x64>)
 81018ce:	6818      	ldr	r0, [r3, #0]
 81018d0:	f107 020c 	add.w	r2, r7, #12
 81018d4:	230a      	movs	r3, #10
 81018d6:	9300      	str	r3, [sp, #0]
 81018d8:	2302      	movs	r3, #2
 81018da:	2150      	movs	r1, #80	@ 0x50
 81018dc:	f004 fb80 	bl	8105fe0 <HAL_I2C_Master_Transmit>
 81018e0:	4603      	mov	r3, r0
 81018e2:	75fb      	strb	r3, [r7, #23]
                                   txdata, sizeof(txdata), 10);

  if (status == HAL_OK) {
 81018e4:	7dfb      	ldrb	r3, [r7, #23]
 81018e6:	2b00      	cmp	r3, #0
 81018e8:	d010      	beq.n	810190c <bno055_writeData+0x58>
    //printf("HAL_I2C_Master_Transmit HAL_BUSY\r\n");
  } else {
    //printf("Unknown status data %d", status);
  }

  uint32_t error = HAL_I2C_GetError(_bno055_i2c_port);
 81018ea:	4b0b      	ldr	r3, [pc, #44]	@ (8101918 <bno055_writeData+0x64>)
 81018ec:	681b      	ldr	r3, [r3, #0]
 81018ee:	4618      	mov	r0, r3
 81018f0:	f004 fd92 	bl	8106418 <HAL_I2C_GetError>
 81018f4:	6138      	str	r0, [r7, #16]
  if (error == HAL_I2C_ERROR_NONE) {
 81018f6:	693b      	ldr	r3, [r7, #16]
 81018f8:	2b00      	cmp	r3, #0
 81018fa:	d009      	beq.n	8101910 <bno055_writeData+0x5c>
    //printf("HAL_I2C_ERROR_DMA\r\n");
  } else if (error == HAL_I2C_ERROR_TIMEOUT) {
    //printf("HAL_I2C_ERROR_TIMEOUT\r\n");
  }

  HAL_I2C_StateTypeDef state = HAL_I2C_GetState(_bno055_i2c_port);
 81018fc:	4b06      	ldr	r3, [pc, #24]	@ (8101918 <bno055_writeData+0x64>)
 81018fe:	681b      	ldr	r3, [r3, #0]
 8101900:	4618      	mov	r0, r3
 8101902:	f004 fd7b 	bl	81063fc <HAL_I2C_GetState>
 8101906:	4603      	mov	r3, r0
 8101908:	73fb      	strb	r3, [r7, #15]
 810190a:	e002      	b.n	8101912 <bno055_writeData+0x5e>
    return;
 810190c:	bf00      	nop
 810190e:	e000      	b.n	8101912 <bno055_writeData+0x5e>
    return;
 8101910:	bf00      	nop



  // while (HAL_I2C_GetState(_bno055_i2c_port) != HAL_I2C_STATE_READY) {}
  // return;
}
 8101912:	3718      	adds	r7, #24
 8101914:	46bd      	mov	sp, r7
 8101916:	bd80      	pop	{r7, pc}
 8101918:	10000288 	.word	0x10000288

0810191c <bno055_readData>:

void bno055_readData(uint8_t reg, uint8_t *data, uint8_t len) {
 810191c:	b580      	push	{r7, lr}
 810191e:	b086      	sub	sp, #24
 8101920:	af02      	add	r7, sp, #8
 8101922:	4603      	mov	r3, r0
 8101924:	6039      	str	r1, [r7, #0]
 8101926:	71fb      	strb	r3, [r7, #7]
 8101928:	4613      	mov	r3, r2
 810192a:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1, &reg, 1,
 810192c:	4b0d      	ldr	r3, [pc, #52]	@ (8101964 <bno055_readData+0x48>)
 810192e:	6818      	ldr	r0, [r3, #0]
 8101930:	1dfa      	adds	r2, r7, #7
 8101932:	2364      	movs	r3, #100	@ 0x64
 8101934:	9300      	str	r3, [sp, #0]
 8101936:	2301      	movs	r3, #1
 8101938:	2150      	movs	r1, #80	@ 0x50
 810193a:	f004 fb51 	bl	8105fe0 <HAL_I2C_Master_Transmit>
 810193e:	4603      	mov	r3, r0
 8101940:	73fb      	strb	r3, [r7, #15]
                          100);
	ret = HAL_I2C_Master_Receive(_bno055_i2c_port, BNO055_I2C_ADDR << 1, data, len,
 8101942:	4b08      	ldr	r3, [pc, #32]	@ (8101964 <bno055_readData+0x48>)
 8101944:	6818      	ldr	r0, [r3, #0]
 8101946:	79bb      	ldrb	r3, [r7, #6]
 8101948:	b29b      	uxth	r3, r3
 810194a:	2264      	movs	r2, #100	@ 0x64
 810194c:	9200      	str	r2, [sp, #0]
 810194e:	683a      	ldr	r2, [r7, #0]
 8101950:	2150      	movs	r1, #80	@ 0x50
 8101952:	f004 fc5d 	bl	8106210 <HAL_I2C_Master_Receive>
 8101956:	4603      	mov	r3, r0
 8101958:	73fb      	strb	r3, [r7, #15]
                         100);
	  if (ret == HAL_OK) {
 810195a:	7bfb      	ldrb	r3, [r7, #15]
 810195c:	2b00      	cmp	r3, #0
	  } else {
	    //printf("Unknown status data %d", ret);
	  }
  // HAL_I2C_Mem_Read(_bno055_i2c_port, BNO055_I2C_ADDR_LO<<1, reg,
  // I2C_MEMADD_SIZE_8BIT, data, len, 100);
}
 810195e:	3710      	adds	r7, #16
 8101960:	46bd      	mov	sp, r7
 8101962:	bd80      	pop	{r7, pc}
 8101964:	10000288 	.word	0x10000288

08101968 <bno055_setPowerMode>:
    bno055_writeData(BNO055_MAG_CONFIG, magConfigReg);
    bno055_setPage(0); //tornare in page 0
}

// Funzione per impostare la modalit energetica
void bno055_setPowerMode(PowerMode mode) {
 8101968:	b580      	push	{r7, lr}
 810196a:	b084      	sub	sp, #16
 810196c:	af00      	add	r7, sp, #0
 810196e:	4603      	mov	r3, r0
 8101970:	71fb      	strb	r3, [r7, #7]
    // Leggi il valore corrente di PWR_MODE
    uint8_t currentMode;
    bno055_readData(BNO055_PWR_MODE, &currentMode, 1);
 8101972:	f107 030f 	add.w	r3, r7, #15
 8101976:	2201      	movs	r2, #1
 8101978:	4619      	mov	r1, r3
 810197a:	203e      	movs	r0, #62	@ 0x3e
 810197c:	f7ff ffce 	bl	810191c <bno055_readData>

    // Modifica solo i bit relativi alla modalit energetica
    currentMode &= 0xFC; // Azzera i primi due bit
 8101980:	7bfb      	ldrb	r3, [r7, #15]
 8101982:	f023 0303 	bic.w	r3, r3, #3
 8101986:	b2db      	uxtb	r3, r3
 8101988:	73fb      	strb	r3, [r7, #15]
    currentMode |= mode; // Imposta la nuova modalit energetica
 810198a:	7bfa      	ldrb	r2, [r7, #15]
 810198c:	79fb      	ldrb	r3, [r7, #7]
 810198e:	4313      	orrs	r3, r2
 8101990:	b2db      	uxtb	r3, r3
 8101992:	73fb      	strb	r3, [r7, #15]

    // Scrivi il nuovo valore in PWR_MODE
    bno055_writeData(BNO055_PWR_MODE, currentMode);
 8101994:	7bfb      	ldrb	r3, [r7, #15]
 8101996:	4619      	mov	r1, r3
 8101998:	203e      	movs	r0, #62	@ 0x3e
 810199a:	f7ff ff8b 	bl	81018b4 <bno055_writeData>
}
 810199e:	bf00      	nop
 81019a0:	3710      	adds	r7, #16
 81019a2:	46bd      	mov	sp, r7
 81019a4:	bd80      	pop	{r7, pc}

081019a6 <bno055_getPowerMode>:

// Funzione per ottenere la modalit energetica attuale
PowerMode bno055_getPowerMode() {
 81019a6:	b580      	push	{r7, lr}
 81019a8:	b082      	sub	sp, #8
 81019aa:	af00      	add	r7, sp, #0
    // Leggi il valore corrente di PWR_MODE
    uint8_t currentMode;
    bno055_readData(BNO055_PWR_MODE, &currentMode, 1);
 81019ac:	1dfb      	adds	r3, r7, #7
 81019ae:	2201      	movs	r2, #1
 81019b0:	4619      	mov	r1, r3
 81019b2:	203e      	movs	r0, #62	@ 0x3e
 81019b4:	f7ff ffb2 	bl	810191c <bno055_readData>

    // Estrai la modalit energetica dai primi due bit
    currentMode &= 0x03;
 81019b8:	79fb      	ldrb	r3, [r7, #7]
 81019ba:	f003 0303 	and.w	r3, r3, #3
 81019be:	b2db      	uxtb	r3, r3
 81019c0:	71fb      	strb	r3, [r7, #7]

    // Restituisci la modalit energetica come enumerazione PowerMode
    return (PowerMode)currentMode;
 81019c2:	79fb      	ldrb	r3, [r7, #7]
}
 81019c4:	4618      	mov	r0, r3
 81019c6:	3708      	adds	r7, #8
 81019c8:	46bd      	mov	sp, r7
 81019ca:	bd80      	pop	{r7, pc}

081019cc <kalman_filter_init>:
//dimensioni del sistema


void kalman_filter_init(KalmanFilter* kf, float32_t* A_data,float32_t* B_data,
		float32_t* H_data, float32_t* Q_data,float32_t* R_data,float32_t* P_data,
		float32_t* K_data, float32_t* x_data) {
 81019cc:	b580      	push	{r7, lr}
 81019ce:	b084      	sub	sp, #16
 81019d0:	af00      	add	r7, sp, #0
 81019d2:	60f8      	str	r0, [r7, #12]
 81019d4:	60b9      	str	r1, [r7, #8]
 81019d6:	607a      	str	r2, [r7, #4]
 81019d8:	603b      	str	r3, [r7, #0]


    arm_mat_init_f32(&kf->A, state_dim, state_dim, (float32_t *)A_data);
 81019da:	68f8      	ldr	r0, [r7, #12]
 81019dc:	68bb      	ldr	r3, [r7, #8]
 81019de:	2202      	movs	r2, #2
 81019e0:	2102      	movs	r1, #2
 81019e2:	f00b f857 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&kf->B, state_dim, control_dim, (float32_t *)B_data);
 81019e6:	68fb      	ldr	r3, [r7, #12]
 81019e8:	f103 0008 	add.w	r0, r3, #8
 81019ec:	687b      	ldr	r3, [r7, #4]
 81019ee:	2201      	movs	r2, #1
 81019f0:	2102      	movs	r1, #2
 81019f2:	f00b f84f 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&kf->H, measure_dim, state_dim, (float32_t *)H_data);
 81019f6:	68fb      	ldr	r3, [r7, #12]
 81019f8:	f103 0010 	add.w	r0, r3, #16
 81019fc:	683b      	ldr	r3, [r7, #0]
 81019fe:	2202      	movs	r2, #2
 8101a00:	2102      	movs	r1, #2
 8101a02:	f00b f847 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&kf->Q, state_dim, state_dim, (float32_t *)Q_data);
 8101a06:	68fb      	ldr	r3, [r7, #12]
 8101a08:	f103 0018 	add.w	r0, r3, #24
 8101a0c:	69bb      	ldr	r3, [r7, #24]
 8101a0e:	2202      	movs	r2, #2
 8101a10:	2102      	movs	r1, #2
 8101a12:	f00b f83f 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&kf->R, measure_dim, measure_dim, (float32_t *)R_data);
 8101a16:	68fb      	ldr	r3, [r7, #12]
 8101a18:	f103 0020 	add.w	r0, r3, #32
 8101a1c:	69fb      	ldr	r3, [r7, #28]
 8101a1e:	2202      	movs	r2, #2
 8101a20:	2102      	movs	r1, #2
 8101a22:	f00b f837 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&kf->P, state_dim, state_dim, (float32_t *)P_data);
 8101a26:	68fb      	ldr	r3, [r7, #12]
 8101a28:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 8101a2c:	6a3b      	ldr	r3, [r7, #32]
 8101a2e:	2202      	movs	r2, #2
 8101a30:	2102      	movs	r1, #2
 8101a32:	f00b f82f 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&kf->x, state_dim, 1, (float32_t *)x_data);
 8101a36:	68fb      	ldr	r3, [r7, #12]
 8101a38:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8101a3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8101a3e:	2201      	movs	r2, #1
 8101a40:	2102      	movs	r1, #2
 8101a42:	f00b f827 	bl	810ca94 <arm_mat_init_f32>

    arm_mat_init_f32(&kf->K, state_dim, measure_dim, (float32_t *)&x_data);
 8101a46:	68fb      	ldr	r3, [r7, #12]
 8101a48:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8101a4c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8101a50:	2202      	movs	r2, #2
 8101a52:	2102      	movs	r1, #2
 8101a54:	f00b f81e 	bl	810ca94 <arm_mat_init_f32>

}
 8101a58:	bf00      	nop
 8101a5a:	3710      	adds	r7, #16
 8101a5c:	46bd      	mov	sp, r7
 8101a5e:	bd80      	pop	{r7, pc}

08101a60 <kalman_predict>:
    }
}



void kalman_predict(KalmanFilter* kf, const arm_matrix_instance_f32* u) {
 8101a60:	b580      	push	{r7, lr}
 8101a62:	b09c      	sub	sp, #112	@ 0x70
 8101a64:	af00      	add	r7, sp, #0
 8101a66:	6078      	str	r0, [r7, #4]
 8101a68:	6039      	str	r1, [r7, #0]
	float32_t temp1_data[state_dim];
	float32_t temp2_data[state_dim];
	float32_t temp3_data[state_dim*state_dim];
	float32_t temp4_data[state_dim*state_dim];
	float32_t temp5_data[state_dim*state_dim];
    arm_mat_init_f32(&temp1, state_dim, 1, (float32_t *)&temp1_data);
 8101a6a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8101a6e:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8101a72:	2201      	movs	r2, #1
 8101a74:	2102      	movs	r1, #2
 8101a76:	f00b f80d 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&temp2, state_dim, 1, (float32_t *)&temp2_data);
 8101a7a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8101a7e:	f107 0060 	add.w	r0, r7, #96	@ 0x60
 8101a82:	2201      	movs	r2, #1
 8101a84:	2102      	movs	r1, #2
 8101a86:	f00b f805 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&temp3, state_dim, state_dim, (float32_t *)&temp3_data);
 8101a8a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8101a8e:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 8101a92:	2202      	movs	r2, #2
 8101a94:	2102      	movs	r1, #2
 8101a96:	f00a fffd 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&temp4, state_dim, state_dim, (float32_t *)&temp4_data);
 8101a9a:	f107 0318 	add.w	r3, r7, #24
 8101a9e:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 8101aa2:	2202      	movs	r2, #2
 8101aa4:	2102      	movs	r1, #2
 8101aa6:	f00a fff5 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&temp5, state_dim, state_dim, (float32_t *)&temp5_data);
 8101aaa:	f107 0308 	add.w	r3, r7, #8
 8101aae:	f107 0048 	add.w	r0, r7, #72	@ 0x48
 8101ab2:	2202      	movs	r2, #2
 8101ab4:	2102      	movs	r1, #2
 8101ab6:	f00a ffed 	bl	810ca94 <arm_mat_init_f32>

    // x = A * x + B * u
	arm_mat_mult_f32(&kf->A, &kf->x, &temp1);
 8101aba:	6878      	ldr	r0, [r7, #4]
 8101abc:	687b      	ldr	r3, [r7, #4]
 8101abe:	3338      	adds	r3, #56	@ 0x38
 8101ac0:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8101ac4:	4619      	mov	r1, r3
 8101ac6:	f00a fe3f 	bl	810c748 <arm_mat_mult_f32>
	arm_mat_mult_f32(&kf->B, u, &temp2);
 8101aca:	687b      	ldr	r3, [r7, #4]
 8101acc:	3308      	adds	r3, #8
 8101ace:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 8101ad2:	6839      	ldr	r1, [r7, #0]
 8101ad4:	4618      	mov	r0, r3
 8101ad6:	f00a fe37 	bl	810c748 <arm_mat_mult_f32>
	arm_mat_add_f32(&temp1, &temp2,  &kf->x);
 8101ada:	687b      	ldr	r3, [r7, #4]
 8101adc:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8101ae0:	f107 0160 	add.w	r1, r7, #96	@ 0x60
 8101ae4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8101ae8:	4618      	mov	r0, r3
 8101aea:	f00a ffd7 	bl	810ca9c <arm_mat_add_f32>


    // P = A * P * A' + Q
    arm_mat_mult_f32(&kf->A, &kf->P, &temp4);
 8101aee:	6878      	ldr	r0, [r7, #4]
 8101af0:	687b      	ldr	r3, [r7, #4]
 8101af2:	3328      	adds	r3, #40	@ 0x28
 8101af4:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8101af8:	4619      	mov	r1, r3
 8101afa:	f00a fe25 	bl	810c748 <arm_mat_mult_f32>
    arm_mat_trans_f32(&kf->A, &temp5);
 8101afe:	687b      	ldr	r3, [r7, #4]
 8101b00:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8101b04:	4611      	mov	r1, r2
 8101b06:	4618      	mov	r0, r3
 8101b08:	f00a fd58 	bl	810c5bc <arm_mat_trans_f32>
    arm_mat_mult_f32(&temp4, &temp5, &temp3);
 8101b0c:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8101b10:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8101b14:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8101b18:	4618      	mov	r0, r3
 8101b1a:	f00a fe15 	bl	810c748 <arm_mat_mult_f32>
    arm_mat_add_f32(&temp3, &kf->Q, &kf->P);
 8101b1e:	687b      	ldr	r3, [r7, #4]
 8101b20:	f103 0118 	add.w	r1, r3, #24
 8101b24:	687b      	ldr	r3, [r7, #4]
 8101b26:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8101b2a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8101b2e:	4618      	mov	r0, r3
 8101b30:	f00a ffb4 	bl	810ca9c <arm_mat_add_f32>


}
 8101b34:	bf00      	nop
 8101b36:	3770      	adds	r7, #112	@ 0x70
 8101b38:	46bd      	mov	sp, r7
 8101b3a:	bd80      	pop	{r7, pc}

08101b3c <kalman_update>:


void kalman_update(KalmanFilter* kf, const arm_matrix_instance_f32* z)
{
 8101b3c:	b580      	push	{r7, lr}
 8101b3e:	b0dc      	sub	sp, #368	@ 0x170
 8101b40:	af00      	add	r7, sp, #0
 8101b42:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101b46:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101b4a:	6018      	str	r0, [r3, #0]
 8101b4c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101b50:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8101b54:	6019      	str	r1, [r3, #0]
    float32_t temp12_data[measure_dim * state_dim];
    float32_t temp13_data[state_dim * measure_dim];
    float32_t temp14_data[measure_dim];
    float32_t temp15_data[measure_dim];
    float32_t temp16_data[state_dim];
    arm_mat_init_f32(&temp1, state_dim, measure_dim, temp1_data);
 8101b56:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8101b5a:	f507 70b4 	add.w	r0, r7, #360	@ 0x168
 8101b5e:	2202      	movs	r2, #2
 8101b60:	2102      	movs	r1, #2
 8101b62:	f00a ff97 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&temp2, state_dim, measure_dim, temp2_data);
 8101b66:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8101b6a:	f507 70b0 	add.w	r0, r7, #352	@ 0x160
 8101b6e:	2202      	movs	r2, #2
 8101b70:	2102      	movs	r1, #2
 8101b72:	f00a ff8f 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&temp3, measure_dim, measure_dim, temp3_data);
 8101b76:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8101b7a:	f507 70ac 	add.w	r0, r7, #344	@ 0x158
 8101b7e:	2202      	movs	r2, #2
 8101b80:	2102      	movs	r1, #2
 8101b82:	f00a ff87 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&temp4, measure_dim, measure_dim, temp4_data);
 8101b86:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8101b8a:	f507 70a8 	add.w	r0, r7, #336	@ 0x150
 8101b8e:	2202      	movs	r2, #2
 8101b90:	2102      	movs	r1, #2
 8101b92:	f00a ff7f 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&temp5, measure_dim, measure_dim, temp5_data);
 8101b96:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8101b9a:	f507 70a4 	add.w	r0, r7, #328	@ 0x148
 8101b9e:	2202      	movs	r2, #2
 8101ba0:	2102      	movs	r1, #2
 8101ba2:	f00a ff77 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&temp6, state_dim, state_dim, temp6_data);
 8101ba6:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8101baa:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8101bae:	2202      	movs	r2, #2
 8101bb0:	2102      	movs	r1, #2
 8101bb2:	f00a ff6f 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&temp7, state_dim, state_dim, temp7_data);
 8101bb6:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8101bba:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8101bbe:	2202      	movs	r2, #2
 8101bc0:	2102      	movs	r1, #2
 8101bc2:	f00a ff67 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&temp8, state_dim, state_dim, temp8_data);
 8101bc6:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8101bca:	f507 7098 	add.w	r0, r7, #304	@ 0x130
 8101bce:	2202      	movs	r2, #2
 8101bd0:	2102      	movs	r1, #2
 8101bd2:	f00a ff5f 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&temp9, state_dim, measure_dim, temp9_data);
 8101bd6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8101bda:	f507 7094 	add.w	r0, r7, #296	@ 0x128
 8101bde:	2202      	movs	r2, #2
 8101be0:	2102      	movs	r1, #2
 8101be2:	f00a ff57 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&temp10, state_dim, measure_dim, temp10_data);
 8101be6:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8101bea:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 8101bee:	2202      	movs	r2, #2
 8101bf0:	2102      	movs	r1, #2
 8101bf2:	f00a ff4f 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&temp11, measure_dim,state_dim, temp11_data);
 8101bf6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8101bfa:	f507 708c 	add.w	r0, r7, #280	@ 0x118
 8101bfe:	2202      	movs	r2, #2
 8101c00:	2102      	movs	r1, #2
 8101c02:	f00a ff47 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&temp12, measure_dim, state_dim, temp12_data);
 8101c06:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8101c0a:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 8101c0e:	2202      	movs	r2, #2
 8101c10:	2102      	movs	r1, #2
 8101c12:	f00a ff3f 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&temp13, state_dim, measure_dim, temp13_data);
 8101c16:	f107 0320 	add.w	r3, r7, #32
 8101c1a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8101c1e:	2202      	movs	r2, #2
 8101c20:	2102      	movs	r1, #2
 8101c22:	f00a ff37 	bl	810ca94 <arm_mat_init_f32>
    arm_mat_init_f32(&temp14, measure_dim, 1, temp14_data);
 8101c26:	f107 0318 	add.w	r3, r7, #24
 8101c2a:	f507 7080 	add.w	r0, r7, #256	@ 0x100
 8101c2e:	2201      	movs	r2, #1
 8101c30:	2102      	movs	r1, #2
 8101c32:	f00a ff2f 	bl	810ca94 <arm_mat_init_f32>
	arm_mat_init_f32(&temp15, measure_dim, 1, temp15_data);
 8101c36:	f107 0310 	add.w	r3, r7, #16
 8101c3a:	f107 00f8 	add.w	r0, r7, #248	@ 0xf8
 8101c3e:	2201      	movs	r2, #1
 8101c40:	2102      	movs	r1, #2
 8101c42:	f00a ff27 	bl	810ca94 <arm_mat_init_f32>
	arm_mat_init_f32(&temp16, state_dim, 1, temp16_data);
 8101c46:	f107 0308 	add.w	r3, r7, #8
 8101c4a:	f107 00f0 	add.w	r0, r7, #240	@ 0xf0
 8101c4e:	2201      	movs	r2, #1
 8101c50:	2102      	movs	r1, #2
 8101c52:	f00a ff1f 	bl	810ca94 <arm_mat_init_f32>

    // K = P * H' * (H * P * H' + R)^-1
    arm_mat_trans_f32(&kf->H, &temp1);
 8101c56:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101c5a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101c5e:	681b      	ldr	r3, [r3, #0]
 8101c60:	3310      	adds	r3, #16
 8101c62:	f507 72b4 	add.w	r2, r7, #360	@ 0x168
 8101c66:	4611      	mov	r1, r2
 8101c68:	4618      	mov	r0, r3
 8101c6a:	f00a fca7 	bl	810c5bc <arm_mat_trans_f32>
    arm_mat_mult_f32(&kf->P, &temp1, &temp2);
 8101c6e:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101c72:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101c76:	681b      	ldr	r3, [r3, #0]
 8101c78:	3328      	adds	r3, #40	@ 0x28
 8101c7a:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8101c7e:	f507 71b4 	add.w	r1, r7, #360	@ 0x168
 8101c82:	4618      	mov	r0, r3
 8101c84:	f00a fd60 	bl	810c748 <arm_mat_mult_f32>
    arm_mat_mult_f32(&kf->H, &temp2, &temp3);
 8101c88:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101c8c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101c90:	681b      	ldr	r3, [r3, #0]
 8101c92:	3310      	adds	r3, #16
 8101c94:	f507 72ac 	add.w	r2, r7, #344	@ 0x158
 8101c98:	f507 71b0 	add.w	r1, r7, #352	@ 0x160
 8101c9c:	4618      	mov	r0, r3
 8101c9e:	f00a fd53 	bl	810c748 <arm_mat_mult_f32>
    arm_mat_add_f32(&temp3, &kf->R, &temp4);
 8101ca2:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101ca6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101caa:	681b      	ldr	r3, [r3, #0]
 8101cac:	f103 0120 	add.w	r1, r3, #32
 8101cb0:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8101cb4:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8101cb8:	4618      	mov	r0, r3
 8101cba:	f00a feef 	bl	810ca9c <arm_mat_add_f32>
    arm_mat_inverse_f32(&temp4, &temp5);
 8101cbe:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8101cc2:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8101cc6:	4611      	mov	r1, r2
 8101cc8:	4618      	mov	r0, r3
 8101cca:	f00a fddd 	bl	810c888 <arm_mat_inverse_f32>
    arm_mat_mult_f32(&temp2, &temp5, &kf->K);
 8101cce:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101cd2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101cd6:	681b      	ldr	r3, [r3, #0]
 8101cd8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8101cdc:	f507 71a4 	add.w	r1, r7, #328	@ 0x148
 8101ce0:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8101ce4:	4618      	mov	r0, r3
 8101ce6:	f00a fd2f 	bl	810c748 <arm_mat_mult_f32>

    // x = x + K * (z - H * x)
    arm_mat_mult_f32(&kf->H, &kf->x, &temp14);
 8101cea:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101cee:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101cf2:	681b      	ldr	r3, [r3, #0]
 8101cf4:	f103 0010 	add.w	r0, r3, #16
 8101cf8:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101cfc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101d00:	681b      	ldr	r3, [r3, #0]
 8101d02:	3338      	adds	r3, #56	@ 0x38
 8101d04:	f507 7280 	add.w	r2, r7, #256	@ 0x100
 8101d08:	4619      	mov	r1, r3
 8101d0a:	f00a fd1d 	bl	810c748 <arm_mat_mult_f32>
    arm_mat_sub_f32(z, &temp14, &temp15);
 8101d0e:	f107 02f8 	add.w	r2, r7, #248	@ 0xf8
 8101d12:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 8101d16:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101d1a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8101d1e:	6818      	ldr	r0, [r3, #0]
 8101d20:	f00a fca8 	bl	810c674 <arm_mat_sub_f32>
    arm_mat_mult_f32(&kf->K, &temp15, &temp16);
 8101d24:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101d28:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101d2c:	681b      	ldr	r3, [r3, #0]
 8101d2e:	3330      	adds	r3, #48	@ 0x30
 8101d30:	f107 02f0 	add.w	r2, r7, #240	@ 0xf0
 8101d34:	f107 01f8 	add.w	r1, r7, #248	@ 0xf8
 8101d38:	4618      	mov	r0, r3
 8101d3a:	f00a fd05 	bl	810c748 <arm_mat_mult_f32>
    arm_mat_add_f32(&kf->x, &temp16, &kf->x);
 8101d3e:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101d42:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101d46:	681b      	ldr	r3, [r3, #0]
 8101d48:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8101d4c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101d50:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101d54:	681b      	ldr	r3, [r3, #0]
 8101d56:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8101d5a:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8101d5e:	4619      	mov	r1, r3
 8101d60:	f00a fe9c 	bl	810ca9c <arm_mat_add_f32>

    // Aggiornamento di P
    // P = P - P*H'*K' - K*H*P + K*(H*P*H' + R)*K'

    // Prima parte: P * H'
    arm_mat_trans_f32(&kf->H, &temp9);
 8101d64:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101d68:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101d6c:	681b      	ldr	r3, [r3, #0]
 8101d6e:	3310      	adds	r3, #16
 8101d70:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8101d74:	4611      	mov	r1, r2
 8101d76:	4618      	mov	r0, r3
 8101d78:	f00a fc20 	bl	810c5bc <arm_mat_trans_f32>
    arm_mat_mult_f32(&kf->P, &temp9, &temp10);
 8101d7c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101d80:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101d84:	681b      	ldr	r3, [r3, #0]
 8101d86:	3328      	adds	r3, #40	@ 0x28
 8101d88:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8101d8c:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 8101d90:	4618      	mov	r0, r3
 8101d92:	f00a fcd9 	bl	810c748 <arm_mat_mult_f32>
    // Seconda parte: P * H' * K'
    arm_mat_trans_f32(&kf->K, &temp11);
 8101d96:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101d9a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101d9e:	681b      	ldr	r3, [r3, #0]
 8101da0:	3330      	adds	r3, #48	@ 0x30
 8101da2:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8101da6:	4611      	mov	r1, r2
 8101da8:	4618      	mov	r0, r3
 8101daa:	f00a fc07 	bl	810c5bc <arm_mat_trans_f32>
    arm_mat_mult_f32(&temp10, &temp11, &temp6);
 8101dae:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8101db2:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8101db6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8101dba:	4618      	mov	r0, r3
 8101dbc:	f00a fcc4 	bl	810c748 <arm_mat_mult_f32>
    // Terza parte: K * H * P
    arm_mat_mult_f32(&kf->H, &kf->P, &temp12);
 8101dc0:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101dc4:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101dc8:	681b      	ldr	r3, [r3, #0]
 8101dca:	f103 0010 	add.w	r0, r3, #16
 8101dce:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101dd2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101dd6:	681b      	ldr	r3, [r3, #0]
 8101dd8:	3328      	adds	r3, #40	@ 0x28
 8101dda:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8101dde:	4619      	mov	r1, r3
 8101de0:	f00a fcb2 	bl	810c748 <arm_mat_mult_f32>
    arm_mat_mult_f32(&kf->K, &temp12, &temp7);
 8101de4:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101de8:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101dec:	681b      	ldr	r3, [r3, #0]
 8101dee:	3330      	adds	r3, #48	@ 0x30
 8101df0:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8101df4:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8101df8:	4618      	mov	r0, r3
 8101dfa:	f00a fca5 	bl	810c748 <arm_mat_mult_f32>
    // Quarta parte: K * (H * P * H' + R) * K'
    arm_mat_mult_f32(&kf->H, &kf->P, &temp8);
 8101dfe:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101e02:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101e06:	681b      	ldr	r3, [r3, #0]
 8101e08:	f103 0010 	add.w	r0, r3, #16
 8101e0c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101e10:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101e14:	681b      	ldr	r3, [r3, #0]
 8101e16:	3328      	adds	r3, #40	@ 0x28
 8101e18:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8101e1c:	4619      	mov	r1, r3
 8101e1e:	f00a fc93 	bl	810c748 <arm_mat_mult_f32>
    arm_mat_mult_f32(&temp8, &temp9, &temp3);
 8101e22:	f507 72ac 	add.w	r2, r7, #344	@ 0x158
 8101e26:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 8101e2a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8101e2e:	4618      	mov	r0, r3
 8101e30:	f00a fc8a 	bl	810c748 <arm_mat_mult_f32>
    arm_mat_add_f32(&temp3, &kf->R, &temp4);
 8101e34:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101e38:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101e3c:	681b      	ldr	r3, [r3, #0]
 8101e3e:	f103 0120 	add.w	r1, r3, #32
 8101e42:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8101e46:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8101e4a:	4618      	mov	r0, r3
 8101e4c:	f00a fe26 	bl	810ca9c <arm_mat_add_f32>
    arm_mat_mult_f32(&kf->K, &temp4, &temp13);
 8101e50:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101e54:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101e58:	681b      	ldr	r3, [r3, #0]
 8101e5a:	3330      	adds	r3, #48	@ 0x30
 8101e5c:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8101e60:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 8101e64:	4618      	mov	r0, r3
 8101e66:	f00a fc6f 	bl	810c748 <arm_mat_mult_f32>
    arm_mat_mult_f32(&temp13, &temp11, &temp8);
 8101e6a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8101e6e:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8101e72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8101e76:	4618      	mov	r0, r3
 8101e78:	f00a fc66 	bl	810c748 <arm_mat_mult_f32>
    // Risultato finale: P = P - temp6 - temp7 + temp8
    arm_mat_sub_f32(&kf->P, &temp6, &temp12);
 8101e7c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101e80:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101e84:	681b      	ldr	r3, [r3, #0]
 8101e86:	3328      	adds	r3, #40	@ 0x28
 8101e88:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8101e8c:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8101e90:	4618      	mov	r0, r3
 8101e92:	f00a fbef 	bl	810c674 <arm_mat_sub_f32>
    arm_mat_sub_f32(&temp12, &temp7, &temp6);
 8101e96:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8101e9a:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8101e9e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8101ea2:	4618      	mov	r0, r3
 8101ea4:	f00a fbe6 	bl	810c674 <arm_mat_sub_f32>
    arm_mat_add_f32(&temp6, &temp8, &kf->P);
 8101ea8:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8101eac:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8101eb0:	681b      	ldr	r3, [r3, #0]
 8101eb2:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8101eb6:	f507 7198 	add.w	r1, r7, #304	@ 0x130
 8101eba:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8101ebe:	4618      	mov	r0, r3
 8101ec0:	f00a fdec 	bl	810ca9c <arm_mat_add_f32>


}
 8101ec4:	bf00      	nop
 8101ec6:	f507 77b8 	add.w	r7, r7, #368	@ 0x170
 8101eca:	46bd      	mov	sp, r7
 8101ecc:	bd80      	pop	{r7, pc}

08101ece <voltToAmpere>:
}



float voltToAmpere(float Volt, float a, float b)
{
 8101ece:	b480      	push	{r7}
 8101ed0:	b087      	sub	sp, #28
 8101ed2:	af00      	add	r7, sp, #0
 8101ed4:	ed87 0a03 	vstr	s0, [r7, #12]
 8101ed8:	edc7 0a02 	vstr	s1, [r7, #8]
 8101edc:	ed87 1a01 	vstr	s2, [r7, #4]
	//float ampere = (Volt-2.47)/0.22;  //a3b RESISTENZA
	//float ampere = Volt*1.25994074 - 3.1119; //a3b MOTORE
	//float ampere = (Volt -2.53)/0.8 + 0.095 + 0.065 + 0.07 ;
	float ampere = (Volt-a)/b;
 8101ee0:	ed97 7a03 	vldr	s14, [r7, #12]
 8101ee4:	edd7 7a02 	vldr	s15, [r7, #8]
 8101ee8:	ee77 6a67 	vsub.f32	s13, s14, s15
 8101eec:	ed97 7a01 	vldr	s14, [r7, #4]
 8101ef0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101ef4:	edc7 7a05 	vstr	s15, [r7, #20]

	//float ampere = 2.3*Volt - 5.75;   //a4b DA RIVEDERE
	//float ampere = (Volt-2.48)/0.185; //sensore ACS712 05b
	return ampere;
 8101ef8:	697b      	ldr	r3, [r7, #20]
 8101efa:	ee07 3a90 	vmov	s15, r3
}
 8101efe:	eeb0 0a67 	vmov.f32	s0, s15
 8101f02:	371c      	adds	r7, #28
 8101f04:	46bd      	mov	sp, r7
 8101f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f0a:	4770      	bx	lr

08101f0c <getSpeed>:



//******************
//FUNZIONE PER VELOCITA DESIDERATA DELLA RUOTA DIETRO, INIZIALMENTE A RAMPA E POI COSTANTE
float getSpeed(float actual_speed) {
 8101f0c:	b480      	push	{r7}
 8101f0e:	b085      	sub	sp, #20
 8101f10:	af00      	add	r7, sp, #0
 8101f12:	ed87 0a01 	vstr	s0, [r7, #4]
	float ramp_time = 6; //secondi di rampa
 8101f16:	4b13      	ldr	r3, [pc, #76]	@ (8101f64 <getSpeed+0x58>)
 8101f18:	60fb      	str	r3, [r7, #12]

	//speed  la velocita di regime (costante)
	if (actual_speed < speed) {
 8101f1a:	4b13      	ldr	r3, [pc, #76]	@ (8101f68 <getSpeed+0x5c>)
 8101f1c:	edd3 7a00 	vldr	s15, [r3]
 8101f20:	ed97 7a01 	vldr	s14, [r7, #4]
 8101f24:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8101f28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8101f2c:	d50f      	bpl.n	8101f4e <getSpeed+0x42>
		return actual_speed + speed * dt / ramp_time;
 8101f2e:	4b0e      	ldr	r3, [pc, #56]	@ (8101f68 <getSpeed+0x5c>)
 8101f30:	edd3 7a00 	vldr	s15, [r3]
 8101f34:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8101f6c <getSpeed+0x60>
 8101f38:	ee67 6a87 	vmul.f32	s13, s15, s14
 8101f3c:	edd7 7a03 	vldr	s15, [r7, #12]
 8101f40:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101f44:	edd7 7a01 	vldr	s15, [r7, #4]
 8101f48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8101f4c:	e002      	b.n	8101f54 <getSpeed+0x48>
	} else
		return speed;
 8101f4e:	4b06      	ldr	r3, [pc, #24]	@ (8101f68 <getSpeed+0x5c>)
 8101f50:	edd3 7a00 	vldr	s15, [r3]
}
 8101f54:	eeb0 0a67 	vmov.f32	s0, s15
 8101f58:	3714      	adds	r7, #20
 8101f5a:	46bd      	mov	sp, r7
 8101f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f60:	4770      	bx	lr
 8101f62:	bf00      	nop
 8101f64:	40c00000 	.word	0x40c00000
 8101f68:	10000014 	.word	0x10000014
 8101f6c:	3c23d70a 	.word	0x3c23d70a

08101f70 <filtro_media_mobile>:
//******************



float filtro_media_mobile(float* vettorenuovo, float* vettorevecchio, float nuovamisurazione, int dimensione)
{
 8101f70:	b480      	push	{r7}
 8101f72:	b089      	sub	sp, #36	@ 0x24
 8101f74:	af00      	add	r7, sp, #0
 8101f76:	60f8      	str	r0, [r7, #12]
 8101f78:	60b9      	str	r1, [r7, #8]
 8101f7a:	ed87 0a01 	vstr	s0, [r7, #4]
 8101f7e:	603a      	str	r2, [r7, #0]
	vettorenuovo[0] = nuovamisurazione;
 8101f80:	68fb      	ldr	r3, [r7, #12]
 8101f82:	687a      	ldr	r2, [r7, #4]
 8101f84:	601a      	str	r2, [r3, #0]
		  for(int i=0; i<dimensione-1; i++)
 8101f86:	2300      	movs	r3, #0
 8101f88:	61fb      	str	r3, [r7, #28]
 8101f8a:	e00d      	b.n	8101fa8 <filtro_media_mobile+0x38>
		  {

			  vettorenuovo[i+1] = vettorevecchio[i];   // dal 2 al n-1 esimo valore si ricopiano i valori vecchi
 8101f8c:	69fb      	ldr	r3, [r7, #28]
 8101f8e:	009b      	lsls	r3, r3, #2
 8101f90:	68ba      	ldr	r2, [r7, #8]
 8101f92:	441a      	add	r2, r3
 8101f94:	69fb      	ldr	r3, [r7, #28]
 8101f96:	3301      	adds	r3, #1
 8101f98:	009b      	lsls	r3, r3, #2
 8101f9a:	68f9      	ldr	r1, [r7, #12]
 8101f9c:	440b      	add	r3, r1
 8101f9e:	6812      	ldr	r2, [r2, #0]
 8101fa0:	601a      	str	r2, [r3, #0]
		  for(int i=0; i<dimensione-1; i++)
 8101fa2:	69fb      	ldr	r3, [r7, #28]
 8101fa4:	3301      	adds	r3, #1
 8101fa6:	61fb      	str	r3, [r7, #28]
 8101fa8:	683b      	ldr	r3, [r7, #0]
 8101faa:	3b01      	subs	r3, #1
 8101fac:	69fa      	ldr	r2, [r7, #28]
 8101fae:	429a      	cmp	r2, r3
 8101fb0:	dbec      	blt.n	8101f8c <filtro_media_mobile+0x1c>
		  }

		  float somma = 0;
 8101fb2:	f04f 0300 	mov.w	r3, #0
 8101fb6:	61bb      	str	r3, [r7, #24]
		  float media;
		  for(int i=0; i<dimensione; i++)
 8101fb8:	2300      	movs	r3, #0
 8101fba:	617b      	str	r3, [r7, #20]
 8101fbc:	e018      	b.n	8101ff0 <filtro_media_mobile+0x80>
		  {
			  vettorevecchio[i]=vettorenuovo[i];  //copia il vettore nuovo nel vecchio
 8101fbe:	697b      	ldr	r3, [r7, #20]
 8101fc0:	009b      	lsls	r3, r3, #2
 8101fc2:	68fa      	ldr	r2, [r7, #12]
 8101fc4:	441a      	add	r2, r3
 8101fc6:	697b      	ldr	r3, [r7, #20]
 8101fc8:	009b      	lsls	r3, r3, #2
 8101fca:	68b9      	ldr	r1, [r7, #8]
 8101fcc:	440b      	add	r3, r1
 8101fce:	6812      	ldr	r2, [r2, #0]
 8101fd0:	601a      	str	r2, [r3, #0]
			  somma += vettorenuovo[i];           //calcola la somma di tutti i valori
 8101fd2:	697b      	ldr	r3, [r7, #20]
 8101fd4:	009b      	lsls	r3, r3, #2
 8101fd6:	68fa      	ldr	r2, [r7, #12]
 8101fd8:	4413      	add	r3, r2
 8101fda:	edd3 7a00 	vldr	s15, [r3]
 8101fde:	ed97 7a06 	vldr	s14, [r7, #24]
 8101fe2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8101fe6:	edc7 7a06 	vstr	s15, [r7, #24]
		  for(int i=0; i<dimensione; i++)
 8101fea:	697b      	ldr	r3, [r7, #20]
 8101fec:	3301      	adds	r3, #1
 8101fee:	617b      	str	r3, [r7, #20]
 8101ff0:	697a      	ldr	r2, [r7, #20]
 8101ff2:	683b      	ldr	r3, [r7, #0]
 8101ff4:	429a      	cmp	r2, r3
 8101ff6:	dbe2      	blt.n	8101fbe <filtro_media_mobile+0x4e>
			 // printf("%f.3 vet ", vettorenuovo[i]);
		  }

		  media = somma/dimensione;
 8101ff8:	683b      	ldr	r3, [r7, #0]
 8101ffa:	ee07 3a90 	vmov	s15, r3
 8101ffe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8102002:	edd7 6a06 	vldr	s13, [r7, #24]
 8102006:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810200a:	edc7 7a04 	vstr	s15, [r7, #16]
		  return media;
 810200e:	693b      	ldr	r3, [r7, #16]
 8102010:	ee07 3a90 	vmov	s15, r3
}
 8102014:	eeb0 0a67 	vmov.f32	s0, s15
 8102018:	3724      	adds	r7, #36	@ 0x24
 810201a:	46bd      	mov	sp, r7
 810201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102020:	4770      	bx	lr
 8102022:	0000      	movs	r0, r0
 8102024:	0000      	movs	r0, r0
	...

08102028 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8102028:	b5b0      	push	{r4, r5, r7, lr}
 810202a:	b096      	sub	sp, #88	@ 0x58
 810202c:	af06      	add	r7, sp, #24

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
	/*HW semaphore Clock enable*/
	  __HAL_RCC_HSEM_CLK_ENABLE();
 810202e:	4b14      	ldr	r3, [pc, #80]	@ (8102080 <main+0x58>)
 8102030:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102034:	4a12      	ldr	r2, [pc, #72]	@ (8102080 <main+0x58>)
 8102036:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 810203a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810203e:	4b10      	ldr	r3, [pc, #64]	@ (8102080 <main+0x58>)
 8102040:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102044:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8102048:	613b      	str	r3, [r7, #16]
 810204a:	693b      	ldr	r3, [r7, #16]

	/* Activate HSEM notification for Cortex-M4*/
	HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810204c:	2001      	movs	r0, #1
 810204e:	f003 ff19 	bl	8105e84 <HAL_HSEM_ActivateNotification>
	/*
	 Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
	 perform system initialization (system clock config, external memory configuration.. )
	 */
	HAL_PWREx_ClearPendingEvent();
 8102052:	f004 fda5 	bl	8106ba0 <HAL_PWREx_ClearPendingEvent>
	HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE,
 8102056:	2201      	movs	r2, #1
 8102058:	2102      	movs	r1, #2
 810205a:	2000      	movs	r0, #0
 810205c:	f004 fd26 	bl	8106aac <HAL_PWREx_EnterSTOPMode>
	PWR_D2_DOMAIN);
	/* Clear HSEM flag */
	__HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8102060:	4b08      	ldr	r3, [pc, #32]	@ (8102084 <main+0x5c>)
 8102062:	681b      	ldr	r3, [r3, #0]
 8102064:	091b      	lsrs	r3, r3, #4
 8102066:	f003 030f 	and.w	r3, r3, #15
 810206a:	2b07      	cmp	r3, #7
 810206c:	d10e      	bne.n	810208c <main+0x64>
 810206e:	4b06      	ldr	r3, [pc, #24]	@ (8102088 <main+0x60>)
 8102070:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8102074:	4a04      	ldr	r2, [pc, #16]	@ (8102088 <main+0x60>)
 8102076:	f043 0301 	orr.w	r3, r3, #1
 810207a:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 810207e:	e00d      	b.n	810209c <main+0x74>
 8102080:	58024400 	.word	0x58024400
 8102084:	e000ed00 	.word	0xe000ed00
 8102088:	58026400 	.word	0x58026400
 810208c:	4bab      	ldr	r3, [pc, #684]	@ (810233c <main+0x314>)
 810208e:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8102092:	4aaa      	ldr	r2, [pc, #680]	@ (810233c <main+0x314>)
 8102094:	f043 0301 	orr.w	r3, r3, #1
 8102098:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 810209c:	f001 fe1e 	bl	8103cdc <HAL_Init>

  /* USER CODE BEGIN Init */
  MX_GPIO_Init();
 81020a0:	f001 f908 	bl	81032b4 <MX_GPIO_Init>
  /* USER CODE END Init */

  /* USER CODE BEGIN SysInit */

  arm_fir_init_f32(&fir_instance, FIR_LENGHT, fir_coefficients, fir_state, 1);
 81020a4:	2301      	movs	r3, #1
 81020a6:	9300      	str	r3, [sp, #0]
 81020a8:	4ba5      	ldr	r3, [pc, #660]	@ (8102340 <main+0x318>)
 81020aa:	4aa6      	ldr	r2, [pc, #664]	@ (8102344 <main+0x31c>)
 81020ac:	2103      	movs	r1, #3
 81020ae:	48a6      	ldr	r0, [pc, #664]	@ (8102348 <main+0x320>)
 81020b0:	f00a fd5e 	bl	810cb70 <arm_fir_init_f32>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_USART3_UART_Init();
 81020b4:	f001 f8b2 	bl	810321c <MX_USART3_UART_Init>
  MX_I2C1_Init();
 81020b8:	f000 fe50 	bl	8102d5c <MX_I2C1_Init>
  MX_TIM1_Init();
 81020bc:	f000 fe8e 	bl	8102ddc <MX_TIM1_Init>
  MX_TIM2_Init();
 81020c0:	f000 ff38 	bl	8102f34 <MX_TIM2_Init>
  MX_TIM4_Init();
 81020c4:	f000 fffa 	bl	81030bc <MX_TIM4_Init>
  MX_ADC1_Init();
 81020c8:	f000 fdd0 	bl	8102c6c <MX_ADC1_Init>
  MX_TIM3_Init();
 81020cc:	f000 ff80 	bl	8102fd0 <MX_TIM3_Init>
  MX_TIM8_Init();
 81020d0:	f001 f84a 	bl	8103168 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 81020d4:	489d      	ldr	r0, [pc, #628]	@ (810234c <main+0x324>)
 81020d6:	f007 fd0f 	bl	8109af8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 81020da:	2100      	movs	r1, #0
 81020dc:	489c      	ldr	r0, [pc, #624]	@ (8102350 <main+0x328>)
 81020de:	f007 fde5 	bl	8109cac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 81020e2:	2100      	movs	r1, #0
 81020e4:	489b      	ldr	r0, [pc, #620]	@ (8102354 <main+0x32c>)
 81020e6:	f007 fde1 	bl	8109cac <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start(&htim4);
 81020ea:	489b      	ldr	r0, [pc, #620]	@ (8102358 <main+0x330>)
 81020ec:	f007 fc94 	bl	8109a18 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim8);
 81020f0:	489a      	ldr	r0, [pc, #616]	@ (810235c <main+0x334>)
 81020f2:	f007 fc91 	bl	8109a18 <HAL_TIM_Base_Start>



	srand(1233);
 81020f6:	f240 40d1 	movw	r0, #1233	@ 0x4d1
 81020fa:	f00a fd49 	bl	810cb90 <srand>

	//*************************
	//BNO055
	bno055_assignI2C(&hi2c1);
 81020fe:	4898      	ldr	r0, [pc, #608]	@ (8102360 <main+0x338>)
 8102100:	f7ff fbbc 	bl	810187c <bno055_assignI2C>
	bno055_setup(); //il BNO055 viene inizializzato con questa funzione
 8102104:	f7ff f9db 	bl	81014be <bno055_setup>

	bno055_setPowerMode(NORMAL_MODE); //Inserire la modalita da impostare
 8102108:	2000      	movs	r0, #0
 810210a:	f7ff fc2d 	bl	8101968 <bno055_setPowerMode>
	PowerMode currentMode = bno055_getPowerMode(); //Metodo per ottenere la modalita impostata
 810210e:	f7ff fc4a 	bl	81019a6 <bno055_getPowerMode>
 8102112:	4603      	mov	r3, r0
 8102114:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	printf("Modalita energetica attuale: %d\r\n", currentMode);
 8102118:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 810211c:	4619      	mov	r1, r3
 810211e:	4891      	ldr	r0, [pc, #580]	@ (8102364 <main+0x33c>)
 8102120:	f00b fc92 	bl	810da48 <iprintf>

	//Per angoli di Eulero
	bno055_vector_t eul;
	bno055_setOperationModeNDOF();
 8102124:	f7ff f9b8 	bl	8101498 <bno055_setOperationModeNDOF>

	//calibrazione sensore???
	bno055_calibration_state_t cal = bno055_getCalibrationState();
 8102128:	f7ff f9e6 	bl	81014f8 <bno055_getCalibrationState>
 810212c:	4603      	mov	r3, r0
 810212e:	617b      	str	r3, [r7, #20]
	//		cal.gyro, cal.accel, cal.mag, cal.sys);
	//*************************

	//*************************
	//PID motore ruota dietro
	init_PID(&pid_speed, dt, V_MAX, -V_MAX);
 8102130:	eddf 7a8d 	vldr	s15, [pc, #564]	@ 8102368 <main+0x340>
 8102134:	eebb 1a02 	vmov.f32	s2, #178	@ 0xc1900000 -18.0
 8102138:	eef3 0a02 	vmov.f32	s1, #50	@ 0x41900000  18.0
 810213c:	eeb0 0a67 	vmov.f32	s0, s15
 8102140:	488a      	ldr	r0, [pc, #552]	@ (810236c <main+0x344>)
 8102142:	f7ff f8e1 	bl	8101308 <init_PID>
	tune_PID(&pid_speed, 7, 6, 0);
 8102146:	ed9f 1a8a 	vldr	s2, [pc, #552]	@ 8102370 <main+0x348>
 810214a:	eef1 0a08 	vmov.f32	s1, #24	@ 0x40c00000  6.0
 810214e:	eeb1 0a0c 	vmov.f32	s0, #28	@ 0x40e00000  7.0
 8102152:	4886      	ldr	r0, [pc, #536]	@ (810236c <main+0x344>)
 8102154:	f7ff f8f9 	bl	810134a <tune_PID>
	//*************************

	//*************************
	//PID angolo roll
	init_PID(&pid_roll, dt, 3*K, -3*K);
 8102158:	ed9f 6a83 	vldr	s12, [pc, #524]	@ 8102368 <main+0x340>
 810215c:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 8102374 <main+0x34c>
 8102160:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8102164:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102168:	eddf 6a82 	vldr	s13, [pc, #520]	@ 8102374 <main+0x34c>
 810216c:	eeb8 7a08 	vmov.f32	s14, #136	@ 0xc0400000 -3.0
 8102170:	ee26 7a87 	vmul.f32	s14, s13, s14
 8102174:	eeb0 1a47 	vmov.f32	s2, s14
 8102178:	eef0 0a67 	vmov.f32	s1, s15
 810217c:	eeb0 0a46 	vmov.f32	s0, s12
 8102180:	487d      	ldr	r0, [pc, #500]	@ (8102378 <main+0x350>)
 8102182:	f7ff f8c1 	bl	8101308 <init_PID>
	tune_PID(&pid_roll, 0.00012,0,0.00012*3);
 8102186:	ed9f 1a7d 	vldr	s2, [pc, #500]	@ 810237c <main+0x354>
 810218a:	eddf 0a79 	vldr	s1, [pc, #484]	@ 8102370 <main+0x348>
 810218e:	ed9f 0a7c 	vldr	s0, [pc, #496]	@ 8102380 <main+0x358>
 8102192:	4879      	ldr	r0, [pc, #484]	@ (8102378 <main+0x350>)
 8102194:	f7ff f8d9 	bl	810134a <tune_PID>
	//*************************

	//*************************
	//PID coppia manubrio
	init_PID(&pid_steering_torque, dt, V_MAX, -V_MAX);
 8102198:	eddf 7a73 	vldr	s15, [pc, #460]	@ 8102368 <main+0x340>
 810219c:	eebb 1a02 	vmov.f32	s2, #178	@ 0xc1900000 -18.0
 81021a0:	eef3 0a02 	vmov.f32	s1, #50	@ 0x41900000  18.0
 81021a4:	eeb0 0a67 	vmov.f32	s0, s15
 81021a8:	4876      	ldr	r0, [pc, #472]	@ (8102384 <main+0x35c>)
 81021aa:	f7ff f8ad 	bl	8101308 <init_PID>
	tune_PID(&pid_steering_torque, 30000, 20000*5, 0);
 81021ae:	ed9f 1a70 	vldr	s2, [pc, #448]	@ 8102370 <main+0x348>
 81021b2:	eddf 0a75 	vldr	s1, [pc, #468]	@ 8102388 <main+0x360>
 81021b6:	ed9f 0a75 	vldr	s0, [pc, #468]	@ 810238c <main+0x364>
 81021ba:	4872      	ldr	r0, [pc, #456]	@ (8102384 <main+0x35c>)
 81021bc:	f7ff f8c5 	bl	810134a <tune_PID>
	//*************************


	//*************************
	//Filtro di Kalman per corrente
	arm_mat_init_f32(&u, control_dim, 1, (float32_t*) &u_data); // Input di controllo
 81021c0:	4b73      	ldr	r3, [pc, #460]	@ (8102390 <main+0x368>)
 81021c2:	2201      	movs	r2, #1
 81021c4:	2101      	movs	r1, #1
 81021c6:	4873      	ldr	r0, [pc, #460]	@ (8102394 <main+0x36c>)
 81021c8:	f00a fc64 	bl	810ca94 <arm_mat_init_f32>
	arm_mat_init_f32(&z, measure_dim, 1, (float32_t*) &z_data);  // Misurazione
 81021cc:	4b72      	ldr	r3, [pc, #456]	@ (8102398 <main+0x370>)
 81021ce:	2201      	movs	r2, #1
 81021d0:	2102      	movs	r1, #2
 81021d2:	4872      	ldr	r0, [pc, #456]	@ (810239c <main+0x374>)
 81021d4:	f00a fc5e 	bl	810ca94 <arm_mat_init_f32>
	kalman_filter_init(&kf, &A_data, &B_data, &H_data, &Q_data, &R_data,
 81021d8:	4b71      	ldr	r3, [pc, #452]	@ (81023a0 <main+0x378>)
 81021da:	9304      	str	r3, [sp, #16]
 81021dc:	4b71      	ldr	r3, [pc, #452]	@ (81023a4 <main+0x37c>)
 81021de:	9303      	str	r3, [sp, #12]
 81021e0:	4b71      	ldr	r3, [pc, #452]	@ (81023a8 <main+0x380>)
 81021e2:	9302      	str	r3, [sp, #8]
 81021e4:	4b71      	ldr	r3, [pc, #452]	@ (81023ac <main+0x384>)
 81021e6:	9301      	str	r3, [sp, #4]
 81021e8:	4b71      	ldr	r3, [pc, #452]	@ (81023b0 <main+0x388>)
 81021ea:	9300      	str	r3, [sp, #0]
 81021ec:	4b71      	ldr	r3, [pc, #452]	@ (81023b4 <main+0x38c>)
 81021ee:	4a72      	ldr	r2, [pc, #456]	@ (81023b8 <main+0x390>)
 81021f0:	4972      	ldr	r1, [pc, #456]	@ (81023bc <main+0x394>)
 81021f2:	4873      	ldr	r0, [pc, #460]	@ (81023c0 <main+0x398>)
 81021f4:	f7ff fbea 	bl	81019cc <kalman_filter_init>
			&P_data, &K_data, &x_data);
	 u_data[0]=-dt*lambda*b/(1-dt*lambda);
 81021f8:	eddf 7a5b 	vldr	s15, [pc, #364]	@ 8102368 <main+0x340>
 81021fc:	eef1 7a67 	vneg.f32	s15, s15
 8102200:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 81023c4 <main+0x39c>
 8102204:	ee27 7a87 	vmul.f32	s14, s15, s14
 8102208:	4b6f      	ldr	r3, [pc, #444]	@ (81023c8 <main+0x3a0>)
 810220a:	edd3 7a00 	vldr	s15, [r3]
 810220e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8102212:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8102368 <main+0x340>
 8102216:	eddf 7a6b 	vldr	s15, [pc, #428]	@ 81023c4 <main+0x39c>
 810221a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810221e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8102222:	ee37 7a67 	vsub.f32	s14, s14, s15
 8102226:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810222a:	4b59      	ldr	r3, [pc, #356]	@ (8102390 <main+0x368>)
 810222c:	edc3 7a00 	vstr	s15, [r3]
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		if (flag_Tc == 1) {
 8102230:	4b66      	ldr	r3, [pc, #408]	@ (81023cc <main+0x3a4>)
 8102232:	edd3 7a00 	vldr	s15, [r3]
 8102236:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810223a:	eef4 7a47 	vcmp.f32	s15, s14
 810223e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8102242:	d1f5      	bne.n	8102230 <main+0x208>
			flag_Tc = 0;
 8102244:	4b61      	ldr	r3, [pc, #388]	@ (81023cc <main+0x3a4>)
 8102246:	f04f 0200 	mov.w	r2, #0
 810224a:	601a      	str	r2, [r3, #0]

			if((tasto_premuto==1) && (tasto_appena_premuto==1))
 810224c:	4b60      	ldr	r3, [pc, #384]	@ (81023d0 <main+0x3a8>)
 810224e:	681b      	ldr	r3, [r3, #0]
 8102250:	2b01      	cmp	r3, #1
 8102252:	d113      	bne.n	810227c <main+0x254>
 8102254:	4b5f      	ldr	r3, [pc, #380]	@ (81023d4 <main+0x3ac>)
 8102256:	681b      	ldr	r3, [r3, #0]
 8102258:	2b01      	cmp	r3, #1
 810225a:	d10f      	bne.n	810227c <main+0x254>
			{
				tempo_iniziale = n_ref*dt;
 810225c:	4b5e      	ldr	r3, [pc, #376]	@ (81023d8 <main+0x3b0>)
 810225e:	681b      	ldr	r3, [r3, #0]
 8102260:	ee07 3a90 	vmov	s15, r3
 8102264:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8102268:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8102368 <main+0x340>
 810226c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8102270:	4b5a      	ldr	r3, [pc, #360]	@ (81023dc <main+0x3b4>)
 8102272:	edc3 7a00 	vstr	s15, [r3]
				tasto_appena_premuto = 2;
 8102276:	4b57      	ldr	r3, [pc, #348]	@ (81023d4 <main+0x3ac>)
 8102278:	2202      	movs	r2, #2
 810227a:	601a      	str	r2, [r3, #0]
			}

			if((tasto_premuto==1) && (tasto_appena_premuto==2))
 810227c:	4b54      	ldr	r3, [pc, #336]	@ (81023d0 <main+0x3a8>)
 810227e:	681b      	ldr	r3, [r3, #0]
 8102280:	2b01      	cmp	r3, #1
 8102282:	d142      	bne.n	810230a <main+0x2e2>
 8102284:	4b53      	ldr	r3, [pc, #332]	@ (81023d4 <main+0x3ac>)
 8102286:	681b      	ldr	r3, [r3, #0]
 8102288:	2b02      	cmp	r3, #2
 810228a:	d13e      	bne.n	810230a <main+0x2e2>
			{
				tempo_attuale = n_ref*dt;
 810228c:	4b52      	ldr	r3, [pc, #328]	@ (81023d8 <main+0x3b0>)
 810228e:	681b      	ldr	r3, [r3, #0]
 8102290:	ee07 3a90 	vmov	s15, r3
 8102294:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8102298:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8102368 <main+0x340>
 810229c:	ee67 7a87 	vmul.f32	s15, s15, s14
 81022a0:	4b4f      	ldr	r3, [pc, #316]	@ (81023e0 <main+0x3b8>)
 81022a2:	edc3 7a00 	vstr	s15, [r3]
				if(tempo_attuale - tempo_iniziale >= 3)
 81022a6:	4b4e      	ldr	r3, [pc, #312]	@ (81023e0 <main+0x3b8>)
 81022a8:	ed93 7a00 	vldr	s14, [r3]
 81022ac:	4b4b      	ldr	r3, [pc, #300]	@ (81023dc <main+0x3b4>)
 81022ae:	edd3 7a00 	vldr	s15, [r3]
 81022b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 81022b6:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 81022ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 81022be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 81022c2:	db22      	blt.n	810230a <main+0x2e2>
				{
					sys_started++;
 81022c4:	4b47      	ldr	r3, [pc, #284]	@ (81023e4 <main+0x3bc>)
 81022c6:	681b      	ldr	r3, [r3, #0]
 81022c8:	3301      	adds	r3, #1
 81022ca:	4a46      	ldr	r2, [pc, #280]	@ (81023e4 <main+0x3bc>)
 81022cc:	6013      	str	r3, [r2, #0]

								if(sys_started==1) {stadio=0;  n_ref=0;}
 81022ce:	4b45      	ldr	r3, [pc, #276]	@ (81023e4 <main+0x3bc>)
 81022d0:	681b      	ldr	r3, [r3, #0]
 81022d2:	2b01      	cmp	r3, #1
 81022d4:	d105      	bne.n	81022e2 <main+0x2ba>
 81022d6:	4b44      	ldr	r3, [pc, #272]	@ (81023e8 <main+0x3c0>)
 81022d8:	2200      	movs	r2, #0
 81022da:	601a      	str	r2, [r3, #0]
 81022dc:	4b3e      	ldr	r3, [pc, #248]	@ (81023d8 <main+0x3b0>)
 81022de:	2200      	movs	r2, #0
 81022e0:	601a      	str	r2, [r3, #0]
								if(sys_started==2) {stadio=0;  n_ref=0;}
 81022e2:	4b40      	ldr	r3, [pc, #256]	@ (81023e4 <main+0x3bc>)
 81022e4:	681b      	ldr	r3, [r3, #0]
 81022e6:	2b02      	cmp	r3, #2
 81022e8:	d105      	bne.n	81022f6 <main+0x2ce>
 81022ea:	4b3f      	ldr	r3, [pc, #252]	@ (81023e8 <main+0x3c0>)
 81022ec:	2200      	movs	r2, #0
 81022ee:	601a      	str	r2, [r3, #0]
 81022f0:	4b39      	ldr	r3, [pc, #228]	@ (81023d8 <main+0x3b0>)
 81022f2:	2200      	movs	r2, #0
 81022f4:	601a      	str	r2, [r3, #0]
								if(sys_started==3)
 81022f6:	4b3b      	ldr	r3, [pc, #236]	@ (81023e4 <main+0x3bc>)
 81022f8:	681b      	ldr	r3, [r3, #0]
 81022fa:	2b03      	cmp	r3, #3
 81022fc:	d102      	bne.n	8102304 <main+0x2dc>
									sys_started=0;
 81022fe:	4b39      	ldr	r3, [pc, #228]	@ (81023e4 <main+0x3bc>)
 8102300:	2200      	movs	r2, #0
 8102302:	601a      	str	r2, [r3, #0]
					tasto_premuto=0;
 8102304:	4b32      	ldr	r3, [pc, #200]	@ (81023d0 <main+0x3a8>)
 8102306:	2200      	movs	r2, #0
 8102308:	601a      	str	r2, [r3, #0]
			//#####################################
			//##             BNO055			   ##
			//#####################################
			//*******************************

			flag_BNO055_Data_Ready = 1; //perche non va mai a 1 non ho capito perche
 810230a:	4b38      	ldr	r3, [pc, #224]	@ (81023ec <main+0x3c4>)
 810230c:	2201      	movs	r2, #1
 810230e:	601a      	str	r2, [r3, #0]
			if (flag_BNO055_Data_Ready == 1) {
 8102310:	4b36      	ldr	r3, [pc, #216]	@ (81023ec <main+0x3c4>)
 8102312:	681b      	ldr	r3, [r3, #0]
 8102314:	2b01      	cmp	r3, #1
 8102316:	d18b      	bne.n	8102230 <main+0x208>
				flag_BNO055_Data_Ready = 0;
 8102318:	4b34      	ldr	r3, [pc, #208]	@ (81023ec <main+0x3c4>)
 810231a:	2200      	movs	r2, #0
 810231c:	601a      	str	r2, [r3, #0]

					bno055_writeData(BNO055_SYS_TRIGGER, 0x40); //reset int
 810231e:	2140      	movs	r1, #64	@ 0x40
 8102320:	203f      	movs	r0, #63	@ 0x3f
 8102322:	f7ff fac7 	bl	81018b4 <bno055_writeData>
					bno055_calibration_state_t cal = bno055_getCalibrationState();
 8102326:	f7ff f8e7 	bl	81014f8 <bno055_getCalibrationState>
 810232a:	4603      	mov	r3, r0
 810232c:	60fb      	str	r3, [r7, #12]


				if (cal.sys != 3)
 810232e:	7b3b      	ldrb	r3, [r7, #12]
 8102330:	2b03      	cmp	r3, #3
 8102332:	d05f      	beq.n	81023f4 <main+0x3cc>
				{
					// printf("GYR : %+2.2d | ACC : %+2.2d | MAG : %+2.2d | %+2.2d\r\n",
					// cal.gyro, cal.accel, cal.mag, cal.sys);
					bno055_calibrated = 1;
 8102334:	4b2e      	ldr	r3, [pc, #184]	@ (81023f0 <main+0x3c8>)
 8102336:	2201      	movs	r2, #1
 8102338:	601a      	str	r2, [r3, #0]
 810233a:	e05e      	b.n	81023fa <main+0x3d2>
 810233c:	58026400 	.word	0x58026400
 8102340:	100008dc 	.word	0x100008dc
 8102344:	10000090 	.word	0x10000090
 8102348:	100008d0 	.word	0x100008d0
 810234c:	10000390 	.word	0x10000390
 8102350:	10000344 	.word	0x10000344
 8102354:	100003dc 	.word	0x100003dc
 8102358:	10000428 	.word	0x10000428
 810235c:	10000474 	.word	0x10000474
 8102360:	100002f0 	.word	0x100002f0
 8102364:	081113b8 	.word	0x081113b8
 8102368:	3c23d70a 	.word	0x3c23d70a
 810236c:	10000554 	.word	0x10000554
 8102370:	00000000 	.word	0x00000000
 8102374:	3cbfb15b 	.word	0x3cbfb15b
 8102378:	10000594 	.word	0x10000594
 810237c:	39bcbe62 	.word	0x39bcbe62
 8102380:	38fba882 	.word	0x38fba882
 8102384:	100005b4 	.word	0x100005b4
 8102388:	47c35000 	.word	0x47c35000
 810238c:	46ea6000 	.word	0x46ea6000
 8102390:	100008c0 	.word	0x100008c0
 8102394:	100008b0 	.word	0x100008b0
 8102398:	100008c4 	.word	0x100008c4
 810239c:	100008b8 	.word	0x100008b8
 81023a0:	100008a8 	.word	0x100008a8
 81023a4:	10000080 	.word	0x10000080
 81023a8:	10000070 	.word	0x10000070
 81023ac:	10000060 	.word	0x10000060
 81023b0:	10000050 	.word	0x10000050
 81023b4:	10000040 	.word	0x10000040
 81023b8:	10000038 	.word	0x10000038
 81023bc:	10000028 	.word	0x10000028
 81023c0:	10000868 	.word	0x10000868
 81023c4:	c93b6280 	.word	0xc93b6280
 81023c8:	10000024 	.word	0x10000024
 81023cc:	100005d8 	.word	0x100005d8
 81023d0:	1000062c 	.word	0x1000062c
 81023d4:	10000630 	.word	0x10000630
 81023d8:	10000860 	.word	0x10000860
 81023dc:	10000628 	.word	0x10000628
 81023e0:	10000624 	.word	0x10000624
 81023e4:	10000618 	.word	0x10000618
 81023e8:	100008cc 	.word	0x100008cc
 81023ec:	100005d4 	.word	0x100005d4
 81023f0:	10000610 	.word	0x10000610
				}
				else bno055_calibrated=1;
 81023f4:	4bc8      	ldr	r3, [pc, #800]	@ (8102718 <main+0x6f0>)
 81023f6:	2201      	movs	r2, #1
 81023f8:	601a      	str	r2, [r3, #0]

				//bno055_calibrated = 1; //da togliere
				if (bno055_calibrated) {
 81023fa:	4bc7      	ldr	r3, [pc, #796]	@ (8102718 <main+0x6f0>)
 81023fc:	681b      	ldr	r3, [r3, #0]
 81023fe:	2b00      	cmp	r3, #0
 8102400:	f43f af16 	beq.w	8102230 <main+0x208>
					eul = bno055_getVectorEuler();
 8102404:	f7ff f9f6 	bl	81017f4 <bno055_getVectorEuler>
 8102408:	eeb0 4a40 	vmov.f32	s8, s0
 810240c:	eef0 4a60 	vmov.f32	s9, s1
 8102410:	eeb0 5a41 	vmov.f32	s10, s2
 8102414:	eef0 5a61 	vmov.f32	s11, s3
 8102418:	eeb0 6a42 	vmov.f32	s12, s4
 810241c:	eef0 6a62 	vmov.f32	s13, s5
 8102420:	eeb0 7a43 	vmov.f32	s14, s6
 8102424:	eef0 7a63 	vmov.f32	s15, s7
 8102428:	ed87 4b06 	vstr	d4, [r7, #24]
 810242c:	ed87 5b08 	vstr	d5, [r7, #32]
 8102430:	ed87 6b0a 	vstr	d6, [r7, #40]	@ 0x28
 8102434:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
					//stampa angoli eulero

					//printf("Yaw: %+2.2f Roll: %+2.2f Pitch: %+2.2f \r\n", eul.x, eul.y, eul.z);
					roll = -eul.y; //ottengo angolo di eulero
 8102438:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 810243c:	4610      	mov	r0, r2
 810243e:	4619      	mov	r1, r3
 8102440:	f7fe fc5a 	bl	8100cf8 <__aeabi_d2f>
 8102444:	4603      	mov	r3, r0
 8102446:	ee07 3a90 	vmov	s15, r3
 810244a:	eef1 7a67 	vneg.f32	s15, s15
 810244e:	4bb3      	ldr	r3, [pc, #716]	@ (810271c <main+0x6f4>)
 8102450:	edc3 7a00 	vstr	s15, [r3]

					//controllo angolo di roll, se  troppo grande ferma tutto
					if(roll>=30 || roll<=-30)
 8102454:	4bb1      	ldr	r3, [pc, #708]	@ (810271c <main+0x6f4>)
 8102456:	edd3 7a00 	vldr	s15, [r3]
 810245a:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 810245e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8102462:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8102466:	da09      	bge.n	810247c <main+0x454>
 8102468:	4bac      	ldr	r3, [pc, #688]	@ (810271c <main+0x6f4>)
 810246a:	edd3 7a00 	vldr	s15, [r3]
 810246e:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 8102472:	eef4 7ac7 	vcmpe.f32	s15, s14
 8102476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810247a:	d802      	bhi.n	8102482 <main+0x45a>
						{sys_started=0;}
 810247c:	4ba8      	ldr	r3, [pc, #672]	@ (8102720 <main+0x6f8>)
 810247e:	2200      	movs	r2, #0
 8102480:	601a      	str	r2, [r3, #0]
					//#####################################
					//##          RUOTA DIETRO		   ##
					//#####################################
					//*******************************
					//Ottengo velocita ruota dietro
					counts = (double) TIM4->CNT - (TIM4->ARR) / 2;
 8102482:	4ba8      	ldr	r3, [pc, #672]	@ (8102724 <main+0x6fc>)
 8102484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8102486:	4618      	mov	r0, r3
 8102488:	f7fe f8c4 	bl	8100614 <__aeabi_ui2d>
 810248c:	4604      	mov	r4, r0
 810248e:	460d      	mov	r5, r1
 8102490:	4ba4      	ldr	r3, [pc, #656]	@ (8102724 <main+0x6fc>)
 8102492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102494:	085b      	lsrs	r3, r3, #1
 8102496:	4618      	mov	r0, r3
 8102498:	f7fe f8bc 	bl	8100614 <__aeabi_ui2d>
 810249c:	4602      	mov	r2, r0
 810249e:	460b      	mov	r3, r1
 81024a0:	4620      	mov	r0, r4
 81024a2:	4629      	mov	r1, r5
 81024a4:	f7fd ff78 	bl	8100398 <__aeabi_dsub>
 81024a8:	4602      	mov	r2, r0
 81024aa:	460b      	mov	r3, r1
 81024ac:	4610      	mov	r0, r2
 81024ae:	4619      	mov	r1, r3
 81024b0:	f7fe fc22 	bl	8100cf8 <__aeabi_d2f>
 81024b4:	4603      	mov	r3, r0
 81024b6:	4a9c      	ldr	r2, [pc, #624]	@ (8102728 <main+0x700>)
 81024b8:	6013      	str	r3, [r2, #0]
					TIM4->CNT = (TIM4->ARR) / 2;
 81024ba:	4b9a      	ldr	r3, [pc, #616]	@ (8102724 <main+0x6fc>)
 81024bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81024be:	4a99      	ldr	r2, [pc, #612]	@ (8102724 <main+0x6fc>)
 81024c0:	085b      	lsrs	r3, r3, #1
 81024c2:	6253      	str	r3, [r2, #36]	@ 0x24
					//velocita angolare
					//encoder ha risoluzione cpr 500, non 66
					delta_angle_degree = (counts * 360) / (2 * 4 * 500)*0.03099707249870; //del motore(davanti) //18denti dietro 3.8cm  //28 davanti 5.7cm
 81024c4:	4b98      	ldr	r3, [pc, #608]	@ (8102728 <main+0x700>)
 81024c6:	edd3 7a00 	vldr	s15, [r3]
 81024ca:	ed9f 7a98 	vldr	s14, [pc, #608]	@ 810272c <main+0x704>
 81024ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 81024d2:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8102730 <main+0x708>
 81024d6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 81024da:	ee16 0a90 	vmov	r0, s13
 81024de:	f7fe f8bb 	bl	8100658 <__aeabi_f2d>
 81024e2:	a383      	add	r3, pc, #524	@ (adr r3, 81026f0 <main+0x6c8>)
 81024e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81024e8:	f7fe f90e 	bl	8100708 <__aeabi_dmul>
 81024ec:	4602      	mov	r2, r0
 81024ee:	460b      	mov	r3, r1
 81024f0:	4610      	mov	r0, r2
 81024f2:	4619      	mov	r1, r3
 81024f4:	f7fe fc00 	bl	8100cf8 <__aeabi_d2f>
 81024f8:	4603      	mov	r3, r0
 81024fa:	4a8e      	ldr	r2, [pc, #568]	@ (8102734 <main+0x70c>)
 81024fc:	6013      	str	r3, [r2, #0]
					speed_degsec = -1*delta_angle_degree / dt;
 81024fe:	4b8d      	ldr	r3, [pc, #564]	@ (8102734 <main+0x70c>)
 8102500:	edd3 7a00 	vldr	s15, [r3]
 8102504:	eeb1 7a67 	vneg.f32	s14, s15
 8102508:	eddf 6a8b 	vldr	s13, [pc, #556]	@ 8102738 <main+0x710>
 810250c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8102510:	4b8a      	ldr	r3, [pc, #552]	@ (810273c <main+0x714>)
 8102512:	edc3 7a00 	vstr	s15, [r3]





					angle_degree += delta_angle_degree;
 8102516:	4b8a      	ldr	r3, [pc, #552]	@ (8102740 <main+0x718>)
 8102518:	ed93 7a00 	vldr	s14, [r3]
 810251c:	4b85      	ldr	r3, [pc, #532]	@ (8102734 <main+0x70c>)
 810251e:	edd3 7a00 	vldr	s15, [r3]
 8102522:	ee77 7a27 	vadd.f32	s15, s14, s15
 8102526:	4b86      	ldr	r3, [pc, #536]	@ (8102740 <main+0x718>)
 8102528:	edc3 7a00 	vstr	s15, [r3]
					//filtro media mobile
					speed_degsec_filtrata  = filtro_media_mobile(velocitavecchia, velocitanuova, speed_degsec, 30);
 810252c:	4b83      	ldr	r3, [pc, #524]	@ (810273c <main+0x714>)
 810252e:	edd3 7a00 	vldr	s15, [r3]
 8102532:	221e      	movs	r2, #30
 8102534:	eeb0 0a67 	vmov.f32	s0, s15
 8102538:	4982      	ldr	r1, [pc, #520]	@ (8102744 <main+0x71c>)
 810253a:	4883      	ldr	r0, [pc, #524]	@ (8102748 <main+0x720>)
 810253c:	f7ff fd18 	bl	8101f70 <filtro_media_mobile>
 8102540:	eef0 7a40 	vmov.f32	s15, s0
 8102544:	4b81      	ldr	r3, [pc, #516]	@ (810274c <main+0x724>)
 8102546:	edc3 7a00 	vstr	s15, [r3]
					//rapporto ruota posteriore
					speed_degsec_back= speed_degsec_filtrata*0.057/0.038; //rapporto velcoita angolare tra ruota dietro e avanti???
 810254a:	4b80      	ldr	r3, [pc, #512]	@ (810274c <main+0x724>)
 810254c:	681b      	ldr	r3, [r3, #0]
 810254e:	4618      	mov	r0, r3
 8102550:	f7fe f882 	bl	8100658 <__aeabi_f2d>
 8102554:	a368      	add	r3, pc, #416	@ (adr r3, 81026f8 <main+0x6d0>)
 8102556:	e9d3 2300 	ldrd	r2, r3, [r3]
 810255a:	f7fe f8d5 	bl	8100708 <__aeabi_dmul>
 810255e:	4602      	mov	r2, r0
 8102560:	460b      	mov	r3, r1
 8102562:	4610      	mov	r0, r2
 8102564:	4619      	mov	r1, r3
 8102566:	a366      	add	r3, pc, #408	@ (adr r3, 8102700 <main+0x6d8>)
 8102568:	e9d3 2300 	ldrd	r2, r3, [r3]
 810256c:	f7fe f9f6 	bl	810095c <__aeabi_ddiv>
 8102570:	4602      	mov	r2, r0
 8102572:	460b      	mov	r3, r1
 8102574:	4610      	mov	r0, r2
 8102576:	4619      	mov	r1, r3
 8102578:	f7fe fbbe 	bl	8100cf8 <__aeabi_d2f>
 810257c:	4603      	mov	r3, r0
 810257e:	4a74      	ldr	r2, [pc, #464]	@ (8102750 <main+0x728>)
 8102580:	6013      	str	r3, [r2, #0]

					//velocita ruota dietro
					speed_metsec = speed_degsec_back/180*3.14*radius;
 8102582:	4b73      	ldr	r3, [pc, #460]	@ (8102750 <main+0x728>)
 8102584:	edd3 7a00 	vldr	s15, [r3]
 8102588:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8102754 <main+0x72c>
 810258c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8102590:	ee16 0a90 	vmov	r0, s13
 8102594:	f7fe f860 	bl	8100658 <__aeabi_f2d>
 8102598:	a35b      	add	r3, pc, #364	@ (adr r3, 8102708 <main+0x6e0>)
 810259a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810259e:	f7fe f8b3 	bl	8100708 <__aeabi_dmul>
 81025a2:	4602      	mov	r2, r0
 81025a4:	460b      	mov	r3, r1
 81025a6:	4610      	mov	r0, r2
 81025a8:	4619      	mov	r1, r3
 81025aa:	a359      	add	r3, pc, #356	@ (adr r3, 8102710 <main+0x6e8>)
 81025ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 81025b0:	f7fe f8aa 	bl	8100708 <__aeabi_dmul>
 81025b4:	4602      	mov	r2, r0
 81025b6:	460b      	mov	r3, r1
 81025b8:	4610      	mov	r0, r2
 81025ba:	4619      	mov	r1, r3
 81025bc:	f7fe fb9c 	bl	8100cf8 <__aeabi_d2f>
 81025c0:	4603      	mov	r3, r0
 81025c2:	4a65      	ldr	r2, [pc, #404]	@ (8102758 <main+0x730>)
 81025c4:	6013      	str	r3, [r2, #0]

					//angolo dietro
					angle_back_wheel += speed_degsec_back*dt;
 81025c6:	4b62      	ldr	r3, [pc, #392]	@ (8102750 <main+0x728>)
 81025c8:	edd3 7a00 	vldr	s15, [r3]
 81025cc:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8102738 <main+0x710>
 81025d0:	ee27 7a87 	vmul.f32	s14, s15, s14
 81025d4:	4b61      	ldr	r3, [pc, #388]	@ (810275c <main+0x734>)
 81025d6:	edd3 7a00 	vldr	s15, [r3]
 81025da:	ee77 7a27 	vadd.f32	s15, s14, s15
 81025de:	4b5f      	ldr	r3, [pc, #380]	@ (810275c <main+0x734>)
 81025e0:	edc3 7a00 	vstr	s15, [r3]
					//*******************************

					//******************************+
					//PID ruota dietro
					desired_speed_metsec = getSpeed(desired_speed_metsec); //funzione che crea un riferimento a rampa e poi costante per la velocita della ruota dietro
 81025e4:	4b5e      	ldr	r3, [pc, #376]	@ (8102760 <main+0x738>)
 81025e6:	edd3 7a00 	vldr	s15, [r3]
 81025ea:	eeb0 0a67 	vmov.f32	s0, s15
 81025ee:	f7ff fc8d 	bl	8101f0c <getSpeed>
 81025f2:	eef0 7a40 	vmov.f32	s15, s0
 81025f6:	4b5a      	ldr	r3, [pc, #360]	@ (8102760 <main+0x738>)
 81025f8:	edc3 7a00 	vstr	s15, [r3]
					desired_speed_rpm = DegreeSec2RPM(desired_speed_metsec / radius); //inutile per ora
 81025fc:	4b58      	ldr	r3, [pc, #352]	@ (8102760 <main+0x738>)
 81025fe:	681b      	ldr	r3, [r3, #0]
 8102600:	4618      	mov	r0, r3
 8102602:	f7fe f829 	bl	8100658 <__aeabi_f2d>
 8102606:	a342      	add	r3, pc, #264	@ (adr r3, 8102710 <main+0x6e8>)
 8102608:	e9d3 2300 	ldrd	r2, r3, [r3]
 810260c:	f7fe f9a6 	bl	810095c <__aeabi_ddiv>
 8102610:	4602      	mov	r2, r0
 8102612:	460b      	mov	r3, r1
 8102614:	4610      	mov	r0, r2
 8102616:	4619      	mov	r1, r3
 8102618:	f7fe fb6e 	bl	8100cf8 <__aeabi_d2f>
 810261c:	4603      	mov	r3, r0
 810261e:	ee00 3a10 	vmov	s0, r3
 8102622:	f7fe fd7f 	bl	8101124 <DegreeSec2RPM>
 8102626:	eef0 7a40 	vmov.f32	s15, s0
 810262a:	4b4e      	ldr	r3, [pc, #312]	@ (8102764 <main+0x73c>)
 810262c:	edc3 7a00 	vstr	s15, [r3]
					u_back_wheel = PID_controller(&pid_speed, speed_metsec, desired_speed_metsec);
 8102630:	4b49      	ldr	r3, [pc, #292]	@ (8102758 <main+0x730>)
 8102632:	edd3 7a00 	vldr	s15, [r3]
 8102636:	4b4a      	ldr	r3, [pc, #296]	@ (8102760 <main+0x738>)
 8102638:	ed93 7a00 	vldr	s14, [r3]
 810263c:	eef0 0a47 	vmov.f32	s1, s14
 8102640:	eeb0 0a67 	vmov.f32	s0, s15
 8102644:	4848      	ldr	r0, [pc, #288]	@ (8102768 <main+0x740>)
 8102646:	f7fe fe99 	bl	810137c <PID_controller>
 810264a:	eef0 7a40 	vmov.f32	s15, s0
 810264e:	4b47      	ldr	r3, [pc, #284]	@ (810276c <main+0x744>)
 8102650:	edc3 7a00 	vstr	s15, [r3]
					//******************************


					if(sys_started==0)
 8102654:	4b32      	ldr	r3, [pc, #200]	@ (8102720 <main+0x6f8>)
 8102656:	681b      	ldr	r3, [r3, #0]
 8102658:	2b00      	cmp	r3, #0
 810265a:	d107      	bne.n	810266c <main+0x644>
					{
						u_front_wheel = 0;
 810265c:	4b44      	ldr	r3, [pc, #272]	@ (8102770 <main+0x748>)
 810265e:	f04f 0200 	mov.w	r2, #0
 8102662:	601a      	str	r2, [r3, #0]
						u_back_wheel = 0;
 8102664:	4b41      	ldr	r3, [pc, #260]	@ (810276c <main+0x744>)
 8102666:	f04f 0200 	mov.w	r2, #0
 810266a:	601a      	str	r2, [r3, #0]


					}
					if(sys_started ==1)
 810266c:	4b2c      	ldr	r3, [pc, #176]	@ (8102720 <main+0x6f8>)
 810266e:	681b      	ldr	r3, [r3, #0]
 8102670:	2b01      	cmp	r3, #1
 8102672:	d10c      	bne.n	810268e <main+0x666>
					{
						//ciclo per trovare la costante b della eq della corrente
						//nuovo_valore_b
						//per una corrente nulla, V=aI+b=b  quindi b  data dal voltaggio a riposo, che sta nella variabile x_data[0]
												b=x_data[0];
 8102674:	4b3f      	ldr	r3, [pc, #252]	@ (8102774 <main+0x74c>)
 8102676:	681b      	ldr	r3, [r3, #0]
 8102678:	4a3f      	ldr	r2, [pc, #252]	@ (8102778 <main+0x750>)
 810267a:	6013      	str	r3, [r2, #0]
												//setto l'angolo del manubrio a 0
												angle_steer = 0;
 810267c:	4b3f      	ldr	r3, [pc, #252]	@ (810277c <main+0x754>)
 810267e:	f04f 0200 	mov.w	r2, #0
 8102682:	601a      	str	r2, [r3, #0]
												sys_started++;
 8102684:	4b26      	ldr	r3, [pc, #152]	@ (8102720 <main+0x6f8>)
 8102686:	681b      	ldr	r3, [r3, #0]
 8102688:	3301      	adds	r3, #1
 810268a:	4a25      	ldr	r2, [pc, #148]	@ (8102720 <main+0x6f8>)
 810268c:	6013      	str	r3, [r2, #0]
					}
					//u_back_wheel = 0; //per tenerla ferma per i test
					//settare duty e pwm driver
					duty_back_wheel = Voltage2Duty(u_back_wheel);
 810268e:	4b37      	ldr	r3, [pc, #220]	@ (810276c <main+0x744>)
 8102690:	edd3 7a00 	vldr	s15, [r3]
 8102694:	eeb0 0a67 	vmov.f32	s0, s15
 8102698:	f7fe fd64 	bl	8101164 <Voltage2Duty>
 810269c:	eef0 7a40 	vmov.f32	s15, s0
 81026a0:	4b37      	ldr	r3, [pc, #220]	@ (8102780 <main+0x758>)
 81026a2:	edc3 7a00 	vstr	s15, [r3]
					direction_back_wheel = Ref2Direction(u_back_wheel);
 81026a6:	4b31      	ldr	r3, [pc, #196]	@ (810276c <main+0x744>)
 81026a8:	edd3 7a00 	vldr	s15, [r3]
 81026ac:	eeb0 0a67 	vmov.f32	s0, s15
 81026b0:	f7fe fd9a 	bl	81011e8 <Ref2Direction>
 81026b4:	4603      	mov	r3, r0
 81026b6:	461a      	mov	r2, r3
 81026b8:	4b32      	ldr	r3, [pc, #200]	@ (8102784 <main+0x75c>)
 81026ba:	601a      	str	r2, [r3, #0]
					set_PWM_and_dir_back_wheel(duty_back_wheel, (uint8_t) direction_back_wheel);
 81026bc:	4b30      	ldr	r3, [pc, #192]	@ (8102780 <main+0x758>)
 81026be:	edd3 7a00 	vldr	s15, [r3]
 81026c2:	4b30      	ldr	r3, [pc, #192]	@ (8102784 <main+0x75c>)
 81026c4:	681b      	ldr	r3, [r3, #0]
 81026c6:	b2db      	uxtb	r3, r3
 81026c8:	4618      	mov	r0, r3
 81026ca:	eeb0 0a67 	vmov.f32	s0, s15
 81026ce:	f7fe fda3 	bl	8101218 <set_PWM_and_dir_back_wheel>

					//#####################################
					//##          PID YAW RATE		     ##
					//#####################################
					//******************************
					desired_yaw_rate = 0;
 81026d2:	4b2d      	ldr	r3, [pc, #180]	@ (8102788 <main+0x760>)
 81026d4:	f04f 0200 	mov.w	r2, #0
 81026d8:	601a      	str	r2, [r3, #0]
					desired_roll = PID_controller(&pid_yaw_rate, yaw_rate,
 81026da:	4b2c      	ldr	r3, [pc, #176]	@ (810278c <main+0x764>)
 81026dc:	edd3 7a00 	vldr	s15, [r3]
 81026e0:	4b29      	ldr	r3, [pc, #164]	@ (8102788 <main+0x760>)
 81026e2:	ed93 7a00 	vldr	s14, [r3]
 81026e6:	eef0 0a47 	vmov.f32	s1, s14
 81026ea:	e051      	b.n	8102790 <main+0x768>
 81026ec:	f3af 8000 	nop.w
 81026f0:	529d5864 	.word	0x529d5864
 81026f4:	3f9fbdb2 	.word	0x3f9fbdb2
 81026f8:	9fbe76c9 	.word	0x9fbe76c9
 81026fc:	3fad2f1a 	.word	0x3fad2f1a
 8102700:	6a7ef9db 	.word	0x6a7ef9db
 8102704:	3fa374bc 	.word	0x3fa374bc
 8102708:	51eb851f 	.word	0x51eb851f
 810270c:	40091eb8 	.word	0x40091eb8
 8102710:	70a3d70a 	.word	0x70a3d70a
 8102714:	3fc70a3d 	.word	0x3fc70a3d
 8102718:	10000610 	.word	0x10000610
 810271c:	10000848 	.word	0x10000848
 8102720:	10000618 	.word	0x10000618
 8102724:	40000800 	.word	0x40000800
 8102728:	100005dc 	.word	0x100005dc
 810272c:	43b40000 	.word	0x43b40000
 8102730:	457a0000 	.word	0x457a0000
 8102734:	100005ec 	.word	0x100005ec
 8102738:	3c23d70a 	.word	0x3c23d70a
 810273c:	100005f4 	.word	0x100005f4
 8102740:	100005f0 	.word	0x100005f0
 8102744:	100007a4 	.word	0x100007a4
 8102748:	1000072c 	.word	0x1000072c
 810274c:	1000081c 	.word	0x1000081c
 8102750:	1000061c 	.word	0x1000061c
 8102754:	43340000 	.word	0x43340000
 8102758:	100005fc 	.word	0x100005fc
 810275c:	10000620 	.word	0x10000620
 8102760:	100005f8 	.word	0x100005f8
 8102764:	10000600 	.word	0x10000600
 8102768:	10000554 	.word	0x10000554
 810276c:	10000604 	.word	0x10000604
 8102770:	1000084c 	.word	0x1000084c
 8102774:	100008a8 	.word	0x100008a8
 8102778:	10000024 	.word	0x10000024
 810277c:	100005e8 	.word	0x100005e8
 8102780:	10000608 	.word	0x10000608
 8102784:	1000060c 	.word	0x1000060c
 8102788:	10000824 	.word	0x10000824
 810278c:	10000844 	.word	0x10000844
 8102790:	eeb0 0a67 	vmov.f32	s0, s15
 8102794:	48c2      	ldr	r0, [pc, #776]	@ (8102aa0 <main+0xa78>)
 8102796:	f7fe fdf1 	bl	810137c <PID_controller>
 810279a:	eef0 7a40 	vmov.f32	s15, s0
 810279e:	4bc1      	ldr	r3, [pc, #772]	@ (8102aa4 <main+0xa7c>)
 81027a0:	edc3 7a00 	vstr	s15, [r3]
					//#####################################

					//******************************
					//prima di usare l'encoder

					desired_roll = 2; //l'angolo di equilibrio sono 2 gradi
 81027a4:	4bbf      	ldr	r3, [pc, #764]	@ (8102aa4 <main+0xa7c>)
 81027a6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 81027aa:	601a      	str	r2, [r3, #0]
					desired_torque = PID_controller(&pid_roll, roll,desired_roll);
 81027ac:	4bbe      	ldr	r3, [pc, #760]	@ (8102aa8 <main+0xa80>)
 81027ae:	edd3 7a00 	vldr	s15, [r3]
 81027b2:	4bbc      	ldr	r3, [pc, #752]	@ (8102aa4 <main+0xa7c>)
 81027b4:	ed93 7a00 	vldr	s14, [r3]
 81027b8:	eef0 0a47 	vmov.f32	s1, s14
 81027bc:	eeb0 0a67 	vmov.f32	s0, s15
 81027c0:	48ba      	ldr	r0, [pc, #744]	@ (8102aac <main+0xa84>)
 81027c2:	f7fe fddb 	bl	810137c <PID_controller>
 81027c6:	eef0 7a40 	vmov.f32	s15, s0
 81027ca:	4bb9      	ldr	r3, [pc, #740]	@ (8102ab0 <main+0xa88>)
 81027cc:	edc3 7a00 	vstr	s15, [r3]
					//******************************


					//encoder per ruota anteriore
					//ottengo i counts dell'encoder
					counts_steer = (double) TIM8->CNT - (TIM8->ARR) / 2; //credo cosi hai sia i conteggi negativi che positivi
 81027d0:	4bb8      	ldr	r3, [pc, #736]	@ (8102ab4 <main+0xa8c>)
 81027d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81027d4:	4618      	mov	r0, r3
 81027d6:	f7fd ff1d 	bl	8100614 <__aeabi_ui2d>
 81027da:	4604      	mov	r4, r0
 81027dc:	460d      	mov	r5, r1
 81027de:	4bb5      	ldr	r3, [pc, #724]	@ (8102ab4 <main+0xa8c>)
 81027e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81027e2:	085b      	lsrs	r3, r3, #1
 81027e4:	4618      	mov	r0, r3
 81027e6:	f7fd ff15 	bl	8100614 <__aeabi_ui2d>
 81027ea:	4602      	mov	r2, r0
 81027ec:	460b      	mov	r3, r1
 81027ee:	4620      	mov	r0, r4
 81027f0:	4629      	mov	r1, r5
 81027f2:	f7fd fdd1 	bl	8100398 <__aeabi_dsub>
 81027f6:	4602      	mov	r2, r0
 81027f8:	460b      	mov	r3, r1
 81027fa:	4610      	mov	r0, r2
 81027fc:	4619      	mov	r1, r3
 81027fe:	f7fe fa7b 	bl	8100cf8 <__aeabi_d2f>
 8102802:	4603      	mov	r3, r0
 8102804:	4aac      	ldr	r2, [pc, #688]	@ (8102ab8 <main+0xa90>)
 8102806:	6013      	str	r3, [r2, #0]
					TIM8->CNT = (TIM8->ARR) / 2;
 8102808:	4baa      	ldr	r3, [pc, #680]	@ (8102ab4 <main+0xa8c>)
 810280a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810280c:	4aa9      	ldr	r2, [pc, #676]	@ (8102ab4 <main+0xa8c>)
 810280e:	085b      	lsrs	r3, r3, #1
 8102810:	6253      	str	r3, [r2, #36]	@ 0x24
					//calcolo l'angolo dello sterzo
					delta_angle_degree_steer = (counts_steer * 360) / (2 * 4 * 500)*0.03099707249870;
 8102812:	4ba9      	ldr	r3, [pc, #676]	@ (8102ab8 <main+0xa90>)
 8102814:	edd3 7a00 	vldr	s15, [r3]
 8102818:	ed9f 7aa8 	vldr	s14, [pc, #672]	@ 8102abc <main+0xa94>
 810281c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8102820:	ed9f 7aa7 	vldr	s14, [pc, #668]	@ 8102ac0 <main+0xa98>
 8102824:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8102828:	ee16 0a90 	vmov	r0, s13
 810282c:	f7fd ff14 	bl	8100658 <__aeabi_f2d>
 8102830:	a391      	add	r3, pc, #580	@ (adr r3, 8102a78 <main+0xa50>)
 8102832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102836:	f7fd ff67 	bl	8100708 <__aeabi_dmul>
 810283a:	4602      	mov	r2, r0
 810283c:	460b      	mov	r3, r1
 810283e:	4610      	mov	r0, r2
 8102840:	4619      	mov	r1, r3
 8102842:	f7fe fa59 	bl	8100cf8 <__aeabi_d2f>
 8102846:	4603      	mov	r3, r0
 8102848:	4a9e      	ldr	r2, [pc, #632]	@ (8102ac4 <main+0xa9c>)
 810284a:	6013      	str	r3, [r2, #0]
					angle_steer = angle_steer + delta_angle_degree_steer;  //angolo sterzo
 810284c:	4b9e      	ldr	r3, [pc, #632]	@ (8102ac8 <main+0xaa0>)
 810284e:	ed93 7a00 	vldr	s14, [r3]
 8102852:	4b9c      	ldr	r3, [pc, #624]	@ (8102ac4 <main+0xa9c>)
 8102854:	edd3 7a00 	vldr	s15, [r3]
 8102858:	ee77 7a27 	vadd.f32	s15, s14, s15
 810285c:	4b9a      	ldr	r3, [pc, #616]	@ (8102ac8 <main+0xaa0>)
 810285e:	edc3 7a00 	vstr	s15, [r3]
					speed_degsec_steer = delta_angle_degree_steer / dt;  //velocita sterzo
 8102862:	4b98      	ldr	r3, [pc, #608]	@ (8102ac4 <main+0xa9c>)
 8102864:	ed93 7a00 	vldr	s14, [r3]
 8102868:	eddf 6a98 	vldr	s13, [pc, #608]	@ 8102acc <main+0xaa4>
 810286c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8102870:	4b97      	ldr	r3, [pc, #604]	@ (8102ad0 <main+0xaa8>)
 8102872:	edc3 7a00 	vstr	s15, [r3]

					speed_degsec_steer_filtrata = filtro_media_mobile(speedsteernuovo, speedsteervecchio, speed_degsec_steer, 30);
 8102876:	4b96      	ldr	r3, [pc, #600]	@ (8102ad0 <main+0xaa8>)
 8102878:	edd3 7a00 	vldr	s15, [r3]
 810287c:	221e      	movs	r2, #30
 810287e:	eeb0 0a67 	vmov.f32	s0, s15
 8102882:	4994      	ldr	r1, [pc, #592]	@ (8102ad4 <main+0xaac>)
 8102884:	4894      	ldr	r0, [pc, #592]	@ (8102ad8 <main+0xab0>)
 8102886:	f7ff fb73 	bl	8101f70 <filtro_media_mobile>
 810288a:	eef0 7a40 	vmov.f32	s15, s0
 810288e:	4b93      	ldr	r3, [pc, #588]	@ (8102adc <main+0xab4>)
 8102890:	edc3 7a00 	vstr	s15, [r3]
					angolo_sterzo += speed_degsec_steer_filtrata*dt;
 8102894:	4b91      	ldr	r3, [pc, #580]	@ (8102adc <main+0xab4>)
 8102896:	edd3 7a00 	vldr	s15, [r3]
 810289a:	ed9f 7a8c 	vldr	s14, [pc, #560]	@ 8102acc <main+0xaa4>
 810289e:	ee27 7a87 	vmul.f32	s14, s15, s14
 81028a2:	4b8f      	ldr	r3, [pc, #572]	@ (8102ae0 <main+0xab8>)
 81028a4:	edd3 7a00 	vldr	s15, [r3]
 81028a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 81028ac:	4b8c      	ldr	r3, [pc, #560]	@ (8102ae0 <main+0xab8>)
 81028ae:	edc3 7a00 	vstr	s15, [r3]
					//##         LOW-PASS FILTER	   	   ##
					//#####################################
					//******************************
					//filtro passa basso 1/s+1 discretizzato con Matlab

					desired_filtered_torque = 0.99 * old_desired_filtered_torque
 81028b2:	4b8c      	ldr	r3, [pc, #560]	@ (8102ae4 <main+0xabc>)
 81028b4:	681b      	ldr	r3, [r3, #0]
 81028b6:	4618      	mov	r0, r3
 81028b8:	f7fd fece 	bl	8100658 <__aeabi_f2d>
 81028bc:	a370      	add	r3, pc, #448	@ (adr r3, 8102a80 <main+0xa58>)
 81028be:	e9d3 2300 	ldrd	r2, r3, [r3]
 81028c2:	f7fd ff21 	bl	8100708 <__aeabi_dmul>
 81028c6:	4602      	mov	r2, r0
 81028c8:	460b      	mov	r3, r1
 81028ca:	4614      	mov	r4, r2
 81028cc:	461d      	mov	r5, r3
							+ 0.00995 * old_desired_torque; //questo  quello del prof
 81028ce:	4b86      	ldr	r3, [pc, #536]	@ (8102ae8 <main+0xac0>)
 81028d0:	681b      	ldr	r3, [r3, #0]
 81028d2:	4618      	mov	r0, r3
 81028d4:	f7fd fec0 	bl	8100658 <__aeabi_f2d>
 81028d8:	a36b      	add	r3, pc, #428	@ (adr r3, 8102a88 <main+0xa60>)
 81028da:	e9d3 2300 	ldrd	r2, r3, [r3]
 81028de:	f7fd ff13 	bl	8100708 <__aeabi_dmul>
 81028e2:	4602      	mov	r2, r0
 81028e4:	460b      	mov	r3, r1
 81028e6:	4620      	mov	r0, r4
 81028e8:	4629      	mov	r1, r5
 81028ea:	f7fd fd57 	bl	810039c <__adddf3>
 81028ee:	4602      	mov	r2, r0
 81028f0:	460b      	mov	r3, r1
 81028f2:	4610      	mov	r0, r2
 81028f4:	4619      	mov	r1, r3
 81028f6:	f7fe f9ff 	bl	8100cf8 <__aeabi_d2f>
 81028fa:	4603      	mov	r3, r0
					desired_filtered_torque = 0.99 * old_desired_filtered_torque
 81028fc:	4a7b      	ldr	r2, [pc, #492]	@ (8102aec <main+0xac4>)
 81028fe:	6013      	str	r3, [r2, #0]
					old_desired_torque = desired_torque;
 8102900:	4b6b      	ldr	r3, [pc, #428]	@ (8102ab0 <main+0xa88>)
 8102902:	681b      	ldr	r3, [r3, #0]
 8102904:	4a78      	ldr	r2, [pc, #480]	@ (8102ae8 <main+0xac0>)
 8102906:	6013      	str	r3, [r2, #0]
					old_desired_filtered_torque = desired_filtered_torque;
 8102908:	4b78      	ldr	r3, [pc, #480]	@ (8102aec <main+0xac4>)
 810290a:	681b      	ldr	r3, [r3, #0]
 810290c:	4a75      	ldr	r2, [pc, #468]	@ (8102ae4 <main+0xabc>)
 810290e:	6013      	str	r3, [r2, #0]
					//#####################################
					//##            STERZO			   ##
					//#####################################
					//******************************
					//Calcolo valore corrente
					HAL_ADC_Start(&hadc1);
 8102910:	4877      	ldr	r0, [pc, #476]	@ (8102af0 <main+0xac8>)
 8102912:	f001 fe99 	bl	8104648 <HAL_ADC_Start>
					HAL_ADC_PollForConversion(&hadc1, timeout);
 8102916:	4b77      	ldr	r3, [pc, #476]	@ (8102af4 <main+0xacc>)
 8102918:	681b      	ldr	r3, [r3, #0]
 810291a:	4619      	mov	r1, r3
 810291c:	4874      	ldr	r0, [pc, #464]	@ (8102af0 <main+0xac8>)
 810291e:	f001 ff91 	bl	8104844 <HAL_ADC_PollForConversion>
					CountValue = HAL_ADC_GetValue(&hadc1);
 8102922:	4873      	ldr	r0, [pc, #460]	@ (8102af0 <main+0xac8>)
 8102924:	f002 f882 	bl	8104a2c <HAL_ADC_GetValue>
 8102928:	ee07 0a90 	vmov	s15, r0
 810292c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102930:	4b71      	ldr	r3, [pc, #452]	@ (8102af8 <main+0xad0>)
 8102932:	edc3 7a00 	vstr	s15, [r3]
					volt = ((float) CountValue) * Vref / (resolution);
 8102936:	4b70      	ldr	r3, [pc, #448]	@ (8102af8 <main+0xad0>)
 8102938:	ed93 7a00 	vldr	s14, [r3]
 810293c:	4b6f      	ldr	r3, [pc, #444]	@ (8102afc <main+0xad4>)
 810293e:	edd3 7a00 	vldr	s15, [r3]
 8102942:	ee67 6a27 	vmul.f32	s13, s14, s15
 8102946:	4b6e      	ldr	r3, [pc, #440]	@ (8102b00 <main+0xad8>)
 8102948:	ed93 7a00 	vldr	s14, [r3]
 810294c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102950:	4b6c      	ldr	r3, [pc, #432]	@ (8102b04 <main+0xadc>)
 8102952:	edc3 7a00 	vstr	s15, [r3]
					HAL_ADC_Stop(&hadc1);
 8102956:	4866      	ldr	r0, [pc, #408]	@ (8102af0 <main+0xac8>)
 8102958:	f001 ff40 	bl	81047dc <HAL_ADC_Stop>
					VoltSens = volt * 1.524 - 0.1018;
 810295c:	4b69      	ldr	r3, [pc, #420]	@ (8102b04 <main+0xadc>)
 810295e:	681b      	ldr	r3, [r3, #0]
 8102960:	4618      	mov	r0, r3
 8102962:	f7fd fe79 	bl	8100658 <__aeabi_f2d>
 8102966:	a34a      	add	r3, pc, #296	@ (adr r3, 8102a90 <main+0xa68>)
 8102968:	e9d3 2300 	ldrd	r2, r3, [r3]
 810296c:	f7fd fecc 	bl	8100708 <__aeabi_dmul>
 8102970:	4602      	mov	r2, r0
 8102972:	460b      	mov	r3, r1
 8102974:	4610      	mov	r0, r2
 8102976:	4619      	mov	r1, r3
 8102978:	a347      	add	r3, pc, #284	@ (adr r3, 8102a98 <main+0xa70>)
 810297a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810297e:	f7fd fd0b 	bl	8100398 <__aeabi_dsub>
 8102982:	4602      	mov	r2, r0
 8102984:	460b      	mov	r3, r1
 8102986:	4610      	mov	r0, r2
 8102988:	4619      	mov	r1, r3
 810298a:	f7fe f9b5 	bl	8100cf8 <__aeabi_d2f>
 810298e:	4603      	mov	r3, r0
 8102990:	4a5d      	ldr	r2, [pc, #372]	@ (8102b08 <main+0xae0>)
 8102992:	6013      	str	r3, [r2, #0]
					corrente_non_filtrata = voltToAmpere(VoltSens,a,b);
 8102994:	4b5c      	ldr	r3, [pc, #368]	@ (8102b08 <main+0xae0>)
 8102996:	edd3 7a00 	vldr	s15, [r3]
 810299a:	eddf 6a5c 	vldr	s13, [pc, #368]	@ 8102b0c <main+0xae4>
 810299e:	4b5c      	ldr	r3, [pc, #368]	@ (8102b10 <main+0xae8>)
 81029a0:	ed93 7a00 	vldr	s14, [r3]
 81029a4:	eeb0 1a47 	vmov.f32	s2, s14
 81029a8:	eef0 0a66 	vmov.f32	s1, s13
 81029ac:	eeb0 0a67 	vmov.f32	s0, s15
 81029b0:	f7ff fa8d 	bl	8101ece <voltToAmpere>
 81029b4:	eef0 7a40 	vmov.f32	s15, s0
 81029b8:	4b56      	ldr	r3, [pc, #344]	@ (8102b14 <main+0xaec>)
 81029ba:	edc3 7a00 	vstr	s15, [r3]



					//Filtro di Kalman per corrente
					//setta i valori di input e di misura per il filtro di kalman
					z_data[0] = VoltSens; //misura del voltaggio del sensore di corrente
 81029be:	4b52      	ldr	r3, [pc, #328]	@ (8102b08 <main+0xae0>)
 81029c0:	681b      	ldr	r3, [r3, #0]
 81029c2:	4a55      	ldr	r2, [pc, #340]	@ (8102b18 <main+0xaf0>)
 81029c4:	6013      	str	r3, [r2, #0]
					z_data[1] = corrente_non_filtrata; //per non usare la misura I aggiuntiva, volendo si puo usare la formula V=IR del motore, adesso vedo come metterla
 81029c6:	4b53      	ldr	r3, [pc, #332]	@ (8102b14 <main+0xaec>)
 81029c8:	681b      	ldr	r3, [r3, #0]
 81029ca:	4a53      	ldr	r2, [pc, #332]	@ (8102b18 <main+0xaf0>)
 81029cc:	6053      	str	r3, [r2, #4]
					kalman_predict(&kf, &u);
 81029ce:	4953      	ldr	r1, [pc, #332]	@ (8102b1c <main+0xaf4>)
 81029d0:	4853      	ldr	r0, [pc, #332]	@ (8102b20 <main+0xaf8>)
 81029d2:	f7ff f845 	bl	8101a60 <kalman_predict>
					kalman_update(&kf, &z);
 81029d6:	4953      	ldr	r1, [pc, #332]	@ (8102b24 <main+0xafc>)
 81029d8:	4851      	ldr	r0, [pc, #324]	@ (8102b20 <main+0xaf8>)
 81029da:	f7ff f8af 	bl	8101b3c <kalman_update>
					filtered_current_kalman = x_data[1];
 81029de:	4b52      	ldr	r3, [pc, #328]	@ (8102b28 <main+0xb00>)
 81029e0:	685b      	ldr	r3, [r3, #4]
 81029e2:	4a52      	ldr	r2, [pc, #328]	@ (8102b2c <main+0xb04>)
 81029e4:	6013      	str	r3, [r2, #0]

					//calcolo coppia
					torque = filtered_current_kalman * K;
 81029e6:	4b51      	ldr	r3, [pc, #324]	@ (8102b2c <main+0xb04>)
 81029e8:	edd3 7a00 	vldr	s15, [r3]
 81029ec:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8102b30 <main+0xb08>
 81029f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 81029f4:	4b4f      	ldr	r3, [pc, #316]	@ (8102b34 <main+0xb0c>)
 81029f6:	edc3 7a00 	vstr	s15, [r3]

*/



					u_front_wheel = PID_controller(&pid_steering_torque, torque, desired_filtered_torque);
 81029fa:	4b4e      	ldr	r3, [pc, #312]	@ (8102b34 <main+0xb0c>)
 81029fc:	edd3 7a00 	vldr	s15, [r3]
 8102a00:	4b3a      	ldr	r3, [pc, #232]	@ (8102aec <main+0xac4>)
 8102a02:	ed93 7a00 	vldr	s14, [r3]
 8102a06:	eef0 0a47 	vmov.f32	s1, s14
 8102a0a:	eeb0 0a67 	vmov.f32	s0, s15
 8102a0e:	484a      	ldr	r0, [pc, #296]	@ (8102b38 <main+0xb10>)
 8102a10:	f7fe fcb4 	bl	810137c <PID_controller>
 8102a14:	eef0 7a40 	vmov.f32	s15, s0
 8102a18:	4b48      	ldr	r3, [pc, #288]	@ (8102b3c <main+0xb14>)
 8102a1a:	edc3 7a00 	vstr	s15, [r3]

					//controllo angolo limite manubrio
					//quando la u  negativa, l'angolo diminuisce


					if(angle_steer<= -90 )
 8102a1e:	4b2a      	ldr	r3, [pc, #168]	@ (8102ac8 <main+0xaa0>)
 8102a20:	edd3 7a00 	vldr	s15, [r3]
 8102a24:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8102b40 <main+0xb18>
 8102a28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8102a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8102a30:	d80b      	bhi.n	8102a4a <main+0xa22>
					{
						if(u_front_wheel<0) u_front_wheel = 0;
 8102a32:	4b42      	ldr	r3, [pc, #264]	@ (8102b3c <main+0xb14>)
 8102a34:	edd3 7a00 	vldr	s15, [r3]
 8102a38:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8102a3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8102a40:	d503      	bpl.n	8102a4a <main+0xa22>
 8102a42:	4b3e      	ldr	r3, [pc, #248]	@ (8102b3c <main+0xb14>)
 8102a44:	f04f 0200 	mov.w	r2, #0
 8102a48:	601a      	str	r2, [r3, #0]
					}
					if(angle_steer>= 90) //se
 8102a4a:	4b1f      	ldr	r3, [pc, #124]	@ (8102ac8 <main+0xaa0>)
 8102a4c:	edd3 7a00 	vldr	s15, [r3]
 8102a50:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8102b44 <main+0xb1c>
 8102a54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8102a58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8102a5c:	db74      	blt.n	8102b48 <main+0xb20>
					{
						if(u_front_wheel>0) u_front_wheel = 0;
 8102a5e:	4b37      	ldr	r3, [pc, #220]	@ (8102b3c <main+0xb14>)
 8102a60:	edd3 7a00 	vldr	s15, [r3]
 8102a64:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8102a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8102a6c:	dd6c      	ble.n	8102b48 <main+0xb20>
 8102a6e:	4b33      	ldr	r3, [pc, #204]	@ (8102b3c <main+0xb14>)
 8102a70:	f04f 0200 	mov.w	r2, #0
 8102a74:	601a      	str	r2, [r3, #0]
 8102a76:	e067      	b.n	8102b48 <main+0xb20>
 8102a78:	529d5864 	.word	0x529d5864
 8102a7c:	3f9fbdb2 	.word	0x3f9fbdb2
 8102a80:	7ae147ae 	.word	0x7ae147ae
 8102a84:	3fefae14 	.word	0x3fefae14
 8102a88:	64c2f838 	.word	0x64c2f838
 8102a8c:	3f8460aa 	.word	0x3f8460aa
 8102a90:	d2f1a9fc 	.word	0xd2f1a9fc
 8102a94:	3ff8624d 	.word	0x3ff8624d
 8102a98:	96bb98c8 	.word	0x96bb98c8
 8102a9c:	3fba0f90 	.word	0x3fba0f90
 8102aa0:	10000574 	.word	0x10000574
 8102aa4:	10000828 	.word	0x10000828
 8102aa8:	10000848 	.word	0x10000848
 8102aac:	10000594 	.word	0x10000594
 8102ab0:	1000082c 	.word	0x1000082c
 8102ab4:	40010400 	.word	0x40010400
 8102ab8:	100005e0 	.word	0x100005e0
 8102abc:	43b40000 	.word	0x43b40000
 8102ac0:	457a0000 	.word	0x457a0000
 8102ac4:	100005e4 	.word	0x100005e4
 8102ac8:	100005e8 	.word	0x100005e8
 8102acc:	3c23d70a 	.word	0x3c23d70a
 8102ad0:	10000614 	.word	0x10000614
 8102ad4:	100006b0 	.word	0x100006b0
 8102ad8:	10000638 	.word	0x10000638
 8102adc:	10000634 	.word	0x10000634
 8102ae0:	10000728 	.word	0x10000728
 8102ae4:	10000834 	.word	0x10000834
 8102ae8:	10000838 	.word	0x10000838
 8102aec:	10000830 	.word	0x10000830
 8102af0:	1000028c 	.word	0x1000028c
 8102af4:	10000018 	.word	0x10000018
 8102af8:	1000083c 	.word	0x1000083c
 8102afc:	10000020 	.word	0x10000020
 8102b00:	1000001c 	.word	0x1000001c
 8102b04:	10000840 	.word	0x10000840
 8102b08:	10000864 	.word	0x10000864
 8102b0c:	3f4b2fec 	.word	0x3f4b2fec
 8102b10:	10000024 	.word	0x10000024
 8102b14:	10000820 	.word	0x10000820
 8102b18:	100008c4 	.word	0x100008c4
 8102b1c:	100008b0 	.word	0x100008b0
 8102b20:	10000868 	.word	0x10000868
 8102b24:	100008b8 	.word	0x100008b8
 8102b28:	100008a8 	.word	0x100008a8
 8102b2c:	10000858 	.word	0x10000858
 8102b30:	3cbfb15b 	.word	0x3cbfb15b
 8102b34:	1000085c 	.word	0x1000085c
 8102b38:	100005b4 	.word	0x100005b4
 8102b3c:	1000084c 	.word	0x1000084c
 8102b40:	c2b40000 	.word	0xc2b40000
 8102b44:	42b40000 	.word	0x42b40000
					}




					if(sys_started<=1)
 8102b48:	4b3b      	ldr	r3, [pc, #236]	@ (8102c38 <main+0xc10>)
 8102b4a:	681b      	ldr	r3, [r3, #0]
 8102b4c:	2b01      	cmp	r3, #1
 8102b4e:	dc0b      	bgt.n	8102b68 <main+0xb40>
					{
					//stadio = 1000; utile se hai l'algoritmo per il segnale trapezoidale
					desired_speed_metsec=0;
 8102b50:	4b3a      	ldr	r3, [pc, #232]	@ (8102c3c <main+0xc14>)
 8102b52:	f04f 0200 	mov.w	r2, #0
 8102b56:	601a      	str	r2, [r3, #0]
					u_back_wheel=0;
 8102b58:	4b39      	ldr	r3, [pc, #228]	@ (8102c40 <main+0xc18>)
 8102b5a:	f04f 0200 	mov.w	r2, #0
 8102b5e:	601a      	str	r2, [r3, #0]
					u_front_wheel = 0;
 8102b60:	4b38      	ldr	r3, [pc, #224]	@ (8102c44 <main+0xc1c>)
 8102b62:	f04f 0200 	mov.w	r2, #0
 8102b66:	601a      	str	r2, [r3, #0]

					}

					duty_front_wheel = Voltage2Duty(u_front_wheel);
 8102b68:	4b36      	ldr	r3, [pc, #216]	@ (8102c44 <main+0xc1c>)
 8102b6a:	edd3 7a00 	vldr	s15, [r3]
 8102b6e:	eeb0 0a67 	vmov.f32	s0, s15
 8102b72:	f7fe faf7 	bl	8101164 <Voltage2Duty>
 8102b76:	eef0 7a40 	vmov.f32	s15, s0
 8102b7a:	4b33      	ldr	r3, [pc, #204]	@ (8102c48 <main+0xc20>)
 8102b7c:	edc3 7a00 	vstr	s15, [r3]
					dir_front_wheel = Ref2Direction(u_front_wheel);
 8102b80:	4b30      	ldr	r3, [pc, #192]	@ (8102c44 <main+0xc1c>)
 8102b82:	edd3 7a00 	vldr	s15, [r3]
 8102b86:	eeb0 0a67 	vmov.f32	s0, s15
 8102b8a:	f7fe fb2d 	bl	81011e8 <Ref2Direction>
 8102b8e:	4603      	mov	r3, r0
 8102b90:	ee07 3a90 	vmov	s15, r3
 8102b94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102b98:	4b2c      	ldr	r3, [pc, #176]	@ (8102c4c <main+0xc24>)
 8102b9a:	edc3 7a00 	vstr	s15, [r3]
					set_PWM_and_dir_front_wheel(duty_front_wheel, dir_front_wheel);
 8102b9e:	4b2a      	ldr	r3, [pc, #168]	@ (8102c48 <main+0xc20>)
 8102ba0:	ed93 7a00 	vldr	s14, [r3]
 8102ba4:	4b29      	ldr	r3, [pc, #164]	@ (8102c4c <main+0xc24>)
 8102ba6:	edd3 7a00 	vldr	s15, [r3]
 8102baa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8102bae:	edc7 7a01 	vstr	s15, [r7, #4]
 8102bb2:	793b      	ldrb	r3, [r7, #4]
 8102bb4:	b2db      	uxtb	r3, r3
 8102bb6:	4618      	mov	r0, r3
 8102bb8:	eeb0 0a47 	vmov.f32	s0, s14
 8102bbc:	f7fe fb6e 	bl	810129c <set_PWM_and_dir_front_wheel>

//per coppia pid

					printf("%.5f ",angle_steer);
 8102bc0:	4b23      	ldr	r3, [pc, #140]	@ (8102c50 <main+0xc28>)
 8102bc2:	681b      	ldr	r3, [r3, #0]
 8102bc4:	4618      	mov	r0, r3
 8102bc6:	f7fd fd47 	bl	8100658 <__aeabi_f2d>
 8102bca:	4602      	mov	r2, r0
 8102bcc:	460b      	mov	r3, r1
 8102bce:	4821      	ldr	r0, [pc, #132]	@ (8102c54 <main+0xc2c>)
 8102bd0:	f00a ff3a 	bl	810da48 <iprintf>
					printf("%.5f ",desired_filtered_torque);
 8102bd4:	4b20      	ldr	r3, [pc, #128]	@ (8102c58 <main+0xc30>)
 8102bd6:	681b      	ldr	r3, [r3, #0]
 8102bd8:	4618      	mov	r0, r3
 8102bda:	f7fd fd3d 	bl	8100658 <__aeabi_f2d>
 8102bde:	4602      	mov	r2, r0
 8102be0:	460b      	mov	r3, r1
 8102be2:	481c      	ldr	r0, [pc, #112]	@ (8102c54 <main+0xc2c>)
 8102be4:	f00a ff30 	bl	810da48 <iprintf>
					printf("%.5f ",torque);
 8102be8:	4b1c      	ldr	r3, [pc, #112]	@ (8102c5c <main+0xc34>)
 8102bea:	681b      	ldr	r3, [r3, #0]
 8102bec:	4618      	mov	r0, r3
 8102bee:	f7fd fd33 	bl	8100658 <__aeabi_f2d>
 8102bf2:	4602      	mov	r2, r0
 8102bf4:	460b      	mov	r3, r1
 8102bf6:	4817      	ldr	r0, [pc, #92]	@ (8102c54 <main+0xc2c>)
 8102bf8:	f00a ff26 	bl	810da48 <iprintf>
					//printf("%.5f ",);

					printf("%.5f ",u_front_wheel/18.0*12);
 8102bfc:	4b11      	ldr	r3, [pc, #68]	@ (8102c44 <main+0xc1c>)
 8102bfe:	681b      	ldr	r3, [r3, #0]
 8102c00:	4618      	mov	r0, r3
 8102c02:	f7fd fd29 	bl	8100658 <__aeabi_f2d>
 8102c06:	f04f 0200 	mov.w	r2, #0
 8102c0a:	4b15      	ldr	r3, [pc, #84]	@ (8102c60 <main+0xc38>)
 8102c0c:	f7fd fea6 	bl	810095c <__aeabi_ddiv>
 8102c10:	4602      	mov	r2, r0
 8102c12:	460b      	mov	r3, r1
 8102c14:	4610      	mov	r0, r2
 8102c16:	4619      	mov	r1, r3
 8102c18:	f04f 0200 	mov.w	r2, #0
 8102c1c:	4b11      	ldr	r3, [pc, #68]	@ (8102c64 <main+0xc3c>)
 8102c1e:	f7fd fd73 	bl	8100708 <__aeabi_dmul>
 8102c22:	4602      	mov	r2, r0
 8102c24:	460b      	mov	r3, r1
 8102c26:	480b      	ldr	r0, [pc, #44]	@ (8102c54 <main+0xc2c>)
 8102c28:	f00a ff0e 	bl	810da48 <iprintf>
					printf("%.5f ",desired_speed_metsec);
				    printf("%.5f ",speed_metsec);
					printf("%.5f ",u_back_wheel/18.0*12);

*/
					printf("\r\n");
 8102c2c:	480e      	ldr	r0, [pc, #56]	@ (8102c68 <main+0xc40>)
 8102c2e:	f00a ff73 	bl	810db18 <puts>
		if (flag_Tc == 1) {
 8102c32:	f7ff bafd 	b.w	8102230 <main+0x208>
 8102c36:	bf00      	nop
 8102c38:	10000618 	.word	0x10000618
 8102c3c:	100005f8 	.word	0x100005f8
 8102c40:	10000604 	.word	0x10000604
 8102c44:	1000084c 	.word	0x1000084c
 8102c48:	10000854 	.word	0x10000854
 8102c4c:	10000850 	.word	0x10000850
 8102c50:	100005e8 	.word	0x100005e8
 8102c54:	081113dc 	.word	0x081113dc
 8102c58:	10000830 	.word	0x10000830
 8102c5c:	1000085c 	.word	0x1000085c
 8102c60:	40320000 	.word	0x40320000
 8102c64:	40280000 	.word	0x40280000
 8102c68:	081113e4 	.word	0x081113e4

08102c6c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8102c6c:	b580      	push	{r7, lr}
 8102c6e:	b08a      	sub	sp, #40	@ 0x28
 8102c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8102c72:	f107 031c 	add.w	r3, r7, #28
 8102c76:	2200      	movs	r2, #0
 8102c78:	601a      	str	r2, [r3, #0]
 8102c7a:	605a      	str	r2, [r3, #4]
 8102c7c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8102c7e:	463b      	mov	r3, r7
 8102c80:	2200      	movs	r2, #0
 8102c82:	601a      	str	r2, [r3, #0]
 8102c84:	605a      	str	r2, [r3, #4]
 8102c86:	609a      	str	r2, [r3, #8]
 8102c88:	60da      	str	r2, [r3, #12]
 8102c8a:	611a      	str	r2, [r3, #16]
 8102c8c:	615a      	str	r2, [r3, #20]
 8102c8e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8102c90:	4b2f      	ldr	r3, [pc, #188]	@ (8102d50 <MX_ADC1_Init+0xe4>)
 8102c92:	4a30      	ldr	r2, [pc, #192]	@ (8102d54 <MX_ADC1_Init+0xe8>)
 8102c94:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8102c96:	4b2e      	ldr	r3, [pc, #184]	@ (8102d50 <MX_ADC1_Init+0xe4>)
 8102c98:	2200      	movs	r2, #0
 8102c9a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8102c9c:	4b2c      	ldr	r3, [pc, #176]	@ (8102d50 <MX_ADC1_Init+0xe4>)
 8102c9e:	2200      	movs	r2, #0
 8102ca0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8102ca2:	4b2b      	ldr	r3, [pc, #172]	@ (8102d50 <MX_ADC1_Init+0xe4>)
 8102ca4:	2200      	movs	r2, #0
 8102ca6:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8102ca8:	4b29      	ldr	r3, [pc, #164]	@ (8102d50 <MX_ADC1_Init+0xe4>)
 8102caa:	2204      	movs	r2, #4
 8102cac:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8102cae:	4b28      	ldr	r3, [pc, #160]	@ (8102d50 <MX_ADC1_Init+0xe4>)
 8102cb0:	2200      	movs	r2, #0
 8102cb2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8102cb4:	4b26      	ldr	r3, [pc, #152]	@ (8102d50 <MX_ADC1_Init+0xe4>)
 8102cb6:	2200      	movs	r2, #0
 8102cb8:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8102cba:	4b25      	ldr	r3, [pc, #148]	@ (8102d50 <MX_ADC1_Init+0xe4>)
 8102cbc:	2201      	movs	r2, #1
 8102cbe:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8102cc0:	4b23      	ldr	r3, [pc, #140]	@ (8102d50 <MX_ADC1_Init+0xe4>)
 8102cc2:	2200      	movs	r2, #0
 8102cc4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8102cc6:	4b22      	ldr	r3, [pc, #136]	@ (8102d50 <MX_ADC1_Init+0xe4>)
 8102cc8:	2200      	movs	r2, #0
 8102cca:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8102ccc:	4b20      	ldr	r3, [pc, #128]	@ (8102d50 <MX_ADC1_Init+0xe4>)
 8102cce:	2200      	movs	r2, #0
 8102cd0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8102cd2:	4b1f      	ldr	r3, [pc, #124]	@ (8102d50 <MX_ADC1_Init+0xe4>)
 8102cd4:	2200      	movs	r2, #0
 8102cd6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8102cd8:	4b1d      	ldr	r3, [pc, #116]	@ (8102d50 <MX_ADC1_Init+0xe4>)
 8102cda:	2200      	movs	r2, #0
 8102cdc:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8102cde:	4b1c      	ldr	r3, [pc, #112]	@ (8102d50 <MX_ADC1_Init+0xe4>)
 8102ce0:	2200      	movs	r2, #0
 8102ce2:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8102ce4:	4b1a      	ldr	r3, [pc, #104]	@ (8102d50 <MX_ADC1_Init+0xe4>)
 8102ce6:	2200      	movs	r2, #0
 8102ce8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8102cec:	4818      	ldr	r0, [pc, #96]	@ (8102d50 <MX_ADC1_Init+0xe4>)
 8102cee:	f001 fb09 	bl	8104304 <HAL_ADC_Init>
 8102cf2:	4603      	mov	r3, r0
 8102cf4:	2b00      	cmp	r3, #0
 8102cf6:	d001      	beq.n	8102cfc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8102cf8:	f000 fc16 	bl	8103528 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8102cfc:	2300      	movs	r3, #0
 8102cfe:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8102d00:	f107 031c 	add.w	r3, r7, #28
 8102d04:	4619      	mov	r1, r3
 8102d06:	4812      	ldr	r0, [pc, #72]	@ (8102d50 <MX_ADC1_Init+0xe4>)
 8102d08:	f002 fcd2 	bl	81056b0 <HAL_ADCEx_MultiModeConfigChannel>
 8102d0c:	4603      	mov	r3, r0
 8102d0e:	2b00      	cmp	r3, #0
 8102d10:	d001      	beq.n	8102d16 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8102d12:	f000 fc09 	bl	8103528 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8102d16:	4b10      	ldr	r3, [pc, #64]	@ (8102d58 <MX_ADC1_Init+0xec>)
 8102d18:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8102d1a:	2306      	movs	r3, #6
 8102d1c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8102d1e:	2300      	movs	r3, #0
 8102d20:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8102d22:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8102d26:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8102d28:	2304      	movs	r3, #4
 8102d2a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8102d2c:	2300      	movs	r3, #0
 8102d2e:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8102d30:	2300      	movs	r3, #0
 8102d32:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8102d34:	463b      	mov	r3, r7
 8102d36:	4619      	mov	r1, r3
 8102d38:	4805      	ldr	r0, [pc, #20]	@ (8102d50 <MX_ADC1_Init+0xe4>)
 8102d3a:	f001 fe85 	bl	8104a48 <HAL_ADC_ConfigChannel>
 8102d3e:	4603      	mov	r3, r0
 8102d40:	2b00      	cmp	r3, #0
 8102d42:	d001      	beq.n	8102d48 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8102d44:	f000 fbf0 	bl	8103528 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8102d48:	bf00      	nop
 8102d4a:	3728      	adds	r7, #40	@ 0x28
 8102d4c:	46bd      	mov	sp, r7
 8102d4e:	bd80      	pop	{r7, pc}
 8102d50:	1000028c 	.word	0x1000028c
 8102d54:	40022000 	.word	0x40022000
 8102d58:	08600004 	.word	0x08600004

08102d5c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8102d5c:	b580      	push	{r7, lr}
 8102d5e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8102d60:	4b1b      	ldr	r3, [pc, #108]	@ (8102dd0 <MX_I2C1_Init+0x74>)
 8102d62:	4a1c      	ldr	r2, [pc, #112]	@ (8102dd4 <MX_I2C1_Init+0x78>)
 8102d64:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10C0ECFF;
 8102d66:	4b1a      	ldr	r3, [pc, #104]	@ (8102dd0 <MX_I2C1_Init+0x74>)
 8102d68:	4a1b      	ldr	r2, [pc, #108]	@ (8102dd8 <MX_I2C1_Init+0x7c>)
 8102d6a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8102d6c:	4b18      	ldr	r3, [pc, #96]	@ (8102dd0 <MX_I2C1_Init+0x74>)
 8102d6e:	2200      	movs	r2, #0
 8102d70:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8102d72:	4b17      	ldr	r3, [pc, #92]	@ (8102dd0 <MX_I2C1_Init+0x74>)
 8102d74:	2201      	movs	r2, #1
 8102d76:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8102d78:	4b15      	ldr	r3, [pc, #84]	@ (8102dd0 <MX_I2C1_Init+0x74>)
 8102d7a:	2200      	movs	r2, #0
 8102d7c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8102d7e:	4b14      	ldr	r3, [pc, #80]	@ (8102dd0 <MX_I2C1_Init+0x74>)
 8102d80:	2200      	movs	r2, #0
 8102d82:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8102d84:	4b12      	ldr	r3, [pc, #72]	@ (8102dd0 <MX_I2C1_Init+0x74>)
 8102d86:	2200      	movs	r2, #0
 8102d88:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8102d8a:	4b11      	ldr	r3, [pc, #68]	@ (8102dd0 <MX_I2C1_Init+0x74>)
 8102d8c:	2200      	movs	r2, #0
 8102d8e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8102d90:	4b0f      	ldr	r3, [pc, #60]	@ (8102dd0 <MX_I2C1_Init+0x74>)
 8102d92:	2200      	movs	r2, #0
 8102d94:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8102d96:	480e      	ldr	r0, [pc, #56]	@ (8102dd0 <MX_I2C1_Init+0x74>)
 8102d98:	f003 f886 	bl	8105ea8 <HAL_I2C_Init>
 8102d9c:	4603      	mov	r3, r0
 8102d9e:	2b00      	cmp	r3, #0
 8102da0:	d001      	beq.n	8102da6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8102da2:	f000 fbc1 	bl	8103528 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8102da6:	2100      	movs	r1, #0
 8102da8:	4809      	ldr	r0, [pc, #36]	@ (8102dd0 <MX_I2C1_Init+0x74>)
 8102daa:	f003 fde7 	bl	810697c <HAL_I2CEx_ConfigAnalogFilter>
 8102dae:	4603      	mov	r3, r0
 8102db0:	2b00      	cmp	r3, #0
 8102db2:	d001      	beq.n	8102db8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8102db4:	f000 fbb8 	bl	8103528 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8102db8:	2100      	movs	r1, #0
 8102dba:	4805      	ldr	r0, [pc, #20]	@ (8102dd0 <MX_I2C1_Init+0x74>)
 8102dbc:	f003 fe29 	bl	8106a12 <HAL_I2CEx_ConfigDigitalFilter>
 8102dc0:	4603      	mov	r3, r0
 8102dc2:	2b00      	cmp	r3, #0
 8102dc4:	d001      	beq.n	8102dca <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8102dc6:	f000 fbaf 	bl	8103528 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8102dca:	bf00      	nop
 8102dcc:	bd80      	pop	{r7, pc}
 8102dce:	bf00      	nop
 8102dd0:	100002f0 	.word	0x100002f0
 8102dd4:	40005400 	.word	0x40005400
 8102dd8:	10c0ecff 	.word	0x10c0ecff

08102ddc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8102ddc:	b580      	push	{r7, lr}
 8102dde:	b09a      	sub	sp, #104	@ 0x68
 8102de0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8102de2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8102de6:	2200      	movs	r2, #0
 8102de8:	601a      	str	r2, [r3, #0]
 8102dea:	605a      	str	r2, [r3, #4]
 8102dec:	609a      	str	r2, [r3, #8]
 8102dee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8102df0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8102df4:	2200      	movs	r2, #0
 8102df6:	601a      	str	r2, [r3, #0]
 8102df8:	605a      	str	r2, [r3, #4]
 8102dfa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8102dfc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8102e00:	2200      	movs	r2, #0
 8102e02:	601a      	str	r2, [r3, #0]
 8102e04:	605a      	str	r2, [r3, #4]
 8102e06:	609a      	str	r2, [r3, #8]
 8102e08:	60da      	str	r2, [r3, #12]
 8102e0a:	611a      	str	r2, [r3, #16]
 8102e0c:	615a      	str	r2, [r3, #20]
 8102e0e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8102e10:	1d3b      	adds	r3, r7, #4
 8102e12:	222c      	movs	r2, #44	@ 0x2c
 8102e14:	2100      	movs	r1, #0
 8102e16:	4618      	mov	r0, r3
 8102e18:	f00a ff7e 	bl	810dd18 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8102e1c:	4b43      	ldr	r3, [pc, #268]	@ (8102f2c <MX_TIM1_Init+0x150>)
 8102e1e:	4a44      	ldr	r2, [pc, #272]	@ (8102f30 <MX_TIM1_Init+0x154>)
 8102e20:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 200-1;
 8102e22:	4b42      	ldr	r3, [pc, #264]	@ (8102f2c <MX_TIM1_Init+0x150>)
 8102e24:	22c7      	movs	r2, #199	@ 0xc7
 8102e26:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8102e28:	4b40      	ldr	r3, [pc, #256]	@ (8102f2c <MX_TIM1_Init+0x150>)
 8102e2a:	2200      	movs	r2, #0
 8102e2c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 50-1;
 8102e2e:	4b3f      	ldr	r3, [pc, #252]	@ (8102f2c <MX_TIM1_Init+0x150>)
 8102e30:	2231      	movs	r2, #49	@ 0x31
 8102e32:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8102e34:	4b3d      	ldr	r3, [pc, #244]	@ (8102f2c <MX_TIM1_Init+0x150>)
 8102e36:	2200      	movs	r2, #0
 8102e38:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8102e3a:	4b3c      	ldr	r3, [pc, #240]	@ (8102f2c <MX_TIM1_Init+0x150>)
 8102e3c:	2200      	movs	r2, #0
 8102e3e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8102e40:	4b3a      	ldr	r3, [pc, #232]	@ (8102f2c <MX_TIM1_Init+0x150>)
 8102e42:	2200      	movs	r2, #0
 8102e44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8102e46:	4839      	ldr	r0, [pc, #228]	@ (8102f2c <MX_TIM1_Init+0x150>)
 8102e48:	f006 fd8e 	bl	8109968 <HAL_TIM_Base_Init>
 8102e4c:	4603      	mov	r3, r0
 8102e4e:	2b00      	cmp	r3, #0
 8102e50:	d001      	beq.n	8102e56 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8102e52:	f000 fb69 	bl	8103528 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8102e56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8102e5a:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8102e5c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8102e60:	4619      	mov	r1, r3
 8102e62:	4832      	ldr	r0, [pc, #200]	@ (8102f2c <MX_TIM1_Init+0x150>)
 8102e64:	f007 faf2 	bl	810a44c <HAL_TIM_ConfigClockSource>
 8102e68:	4603      	mov	r3, r0
 8102e6a:	2b00      	cmp	r3, #0
 8102e6c:	d001      	beq.n	8102e72 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8102e6e:	f000 fb5b 	bl	8103528 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8102e72:	482e      	ldr	r0, [pc, #184]	@ (8102f2c <MX_TIM1_Init+0x150>)
 8102e74:	f006 feb8 	bl	8109be8 <HAL_TIM_PWM_Init>
 8102e78:	4603      	mov	r3, r0
 8102e7a:	2b00      	cmp	r3, #0
 8102e7c:	d001      	beq.n	8102e82 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8102e7e:	f000 fb53 	bl	8103528 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8102e82:	2300      	movs	r3, #0
 8102e84:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8102e86:	2300      	movs	r3, #0
 8102e88:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8102e8a:	2300      	movs	r3, #0
 8102e8c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8102e8e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8102e92:	4619      	mov	r1, r3
 8102e94:	4825      	ldr	r0, [pc, #148]	@ (8102f2c <MX_TIM1_Init+0x150>)
 8102e96:	f008 f837 	bl	810af08 <HAL_TIMEx_MasterConfigSynchronization>
 8102e9a:	4603      	mov	r3, r0
 8102e9c:	2b00      	cmp	r3, #0
 8102e9e:	d001      	beq.n	8102ea4 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8102ea0:	f000 fb42 	bl	8103528 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8102ea4:	2360      	movs	r3, #96	@ 0x60
 8102ea6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8102ea8:	2300      	movs	r3, #0
 8102eaa:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8102eac:	2300      	movs	r3, #0
 8102eae:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8102eb0:	2300      	movs	r3, #0
 8102eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8102eb4:	2300      	movs	r3, #0
 8102eb6:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8102eb8:	2300      	movs	r3, #0
 8102eba:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8102ebc:	2300      	movs	r3, #0
 8102ebe:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8102ec0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8102ec4:	2200      	movs	r2, #0
 8102ec6:	4619      	mov	r1, r3
 8102ec8:	4818      	ldr	r0, [pc, #96]	@ (8102f2c <MX_TIM1_Init+0x150>)
 8102eca:	f007 f9ab 	bl	810a224 <HAL_TIM_PWM_ConfigChannel>
 8102ece:	4603      	mov	r3, r0
 8102ed0:	2b00      	cmp	r3, #0
 8102ed2:	d001      	beq.n	8102ed8 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8102ed4:	f000 fb28 	bl	8103528 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8102ed8:	2300      	movs	r3, #0
 8102eda:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8102edc:	2300      	movs	r3, #0
 8102ede:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8102ee0:	2300      	movs	r3, #0
 8102ee2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8102ee4:	2300      	movs	r3, #0
 8102ee6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8102ee8:	2300      	movs	r3, #0
 8102eea:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8102eec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8102ef0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8102ef2:	2300      	movs	r3, #0
 8102ef4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8102ef6:	2300      	movs	r3, #0
 8102ef8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8102efa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8102efe:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8102f00:	2300      	movs	r3, #0
 8102f02:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8102f04:	2300      	movs	r3, #0
 8102f06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8102f08:	1d3b      	adds	r3, r7, #4
 8102f0a:	4619      	mov	r1, r3
 8102f0c:	4807      	ldr	r0, [pc, #28]	@ (8102f2c <MX_TIM1_Init+0x150>)
 8102f0e:	f008 f889 	bl	810b024 <HAL_TIMEx_ConfigBreakDeadTime>
 8102f12:	4603      	mov	r3, r0
 8102f14:	2b00      	cmp	r3, #0
 8102f16:	d001      	beq.n	8102f1c <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8102f18:	f000 fb06 	bl	8103528 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8102f1c:	4803      	ldr	r0, [pc, #12]	@ (8102f2c <MX_TIM1_Init+0x150>)
 8102f1e:	f000 fcd5 	bl	81038cc <HAL_TIM_MspPostInit>

}
 8102f22:	bf00      	nop
 8102f24:	3768      	adds	r7, #104	@ 0x68
 8102f26:	46bd      	mov	sp, r7
 8102f28:	bd80      	pop	{r7, pc}
 8102f2a:	bf00      	nop
 8102f2c:	10000344 	.word	0x10000344
 8102f30:	40010000 	.word	0x40010000

08102f34 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8102f34:	b580      	push	{r7, lr}
 8102f36:	b088      	sub	sp, #32
 8102f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8102f3a:	f107 0310 	add.w	r3, r7, #16
 8102f3e:	2200      	movs	r2, #0
 8102f40:	601a      	str	r2, [r3, #0]
 8102f42:	605a      	str	r2, [r3, #4]
 8102f44:	609a      	str	r2, [r3, #8]
 8102f46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8102f48:	1d3b      	adds	r3, r7, #4
 8102f4a:	2200      	movs	r2, #0
 8102f4c:	601a      	str	r2, [r3, #0]
 8102f4e:	605a      	str	r2, [r3, #4]
 8102f50:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8102f52:	4b1e      	ldr	r3, [pc, #120]	@ (8102fcc <MX_TIM2_Init+0x98>)
 8102f54:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8102f58:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 200-1;
 8102f5a:	4b1c      	ldr	r3, [pc, #112]	@ (8102fcc <MX_TIM2_Init+0x98>)
 8102f5c:	22c7      	movs	r2, #199	@ 0xc7
 8102f5e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8102f60:	4b1a      	ldr	r3, [pc, #104]	@ (8102fcc <MX_TIM2_Init+0x98>)
 8102f62:	2200      	movs	r2, #0
 8102f64:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8102f66:	4b19      	ldr	r3, [pc, #100]	@ (8102fcc <MX_TIM2_Init+0x98>)
 8102f68:	f242 720f 	movw	r2, #9999	@ 0x270f
 8102f6c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8102f6e:	4b17      	ldr	r3, [pc, #92]	@ (8102fcc <MX_TIM2_Init+0x98>)
 8102f70:	2200      	movs	r2, #0
 8102f72:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8102f74:	4b15      	ldr	r3, [pc, #84]	@ (8102fcc <MX_TIM2_Init+0x98>)
 8102f76:	2200      	movs	r2, #0
 8102f78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8102f7a:	4814      	ldr	r0, [pc, #80]	@ (8102fcc <MX_TIM2_Init+0x98>)
 8102f7c:	f006 fcf4 	bl	8109968 <HAL_TIM_Base_Init>
 8102f80:	4603      	mov	r3, r0
 8102f82:	2b00      	cmp	r3, #0
 8102f84:	d001      	beq.n	8102f8a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8102f86:	f000 facf 	bl	8103528 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8102f8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8102f8e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8102f90:	f107 0310 	add.w	r3, r7, #16
 8102f94:	4619      	mov	r1, r3
 8102f96:	480d      	ldr	r0, [pc, #52]	@ (8102fcc <MX_TIM2_Init+0x98>)
 8102f98:	f007 fa58 	bl	810a44c <HAL_TIM_ConfigClockSource>
 8102f9c:	4603      	mov	r3, r0
 8102f9e:	2b00      	cmp	r3, #0
 8102fa0:	d001      	beq.n	8102fa6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8102fa2:	f000 fac1 	bl	8103528 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8102fa6:	2300      	movs	r3, #0
 8102fa8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8102faa:	2300      	movs	r3, #0
 8102fac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8102fae:	1d3b      	adds	r3, r7, #4
 8102fb0:	4619      	mov	r1, r3
 8102fb2:	4806      	ldr	r0, [pc, #24]	@ (8102fcc <MX_TIM2_Init+0x98>)
 8102fb4:	f007 ffa8 	bl	810af08 <HAL_TIMEx_MasterConfigSynchronization>
 8102fb8:	4603      	mov	r3, r0
 8102fba:	2b00      	cmp	r3, #0
 8102fbc:	d001      	beq.n	8102fc2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8102fbe:	f000 fab3 	bl	8103528 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8102fc2:	bf00      	nop
 8102fc4:	3720      	adds	r7, #32
 8102fc6:	46bd      	mov	sp, r7
 8102fc8:	bd80      	pop	{r7, pc}
 8102fca:	bf00      	nop
 8102fcc:	10000390 	.word	0x10000390

08102fd0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8102fd0:	b580      	push	{r7, lr}
 8102fd2:	b08e      	sub	sp, #56	@ 0x38
 8102fd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8102fd6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8102fda:	2200      	movs	r2, #0
 8102fdc:	601a      	str	r2, [r3, #0]
 8102fde:	605a      	str	r2, [r3, #4]
 8102fe0:	609a      	str	r2, [r3, #8]
 8102fe2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8102fe4:	f107 031c 	add.w	r3, r7, #28
 8102fe8:	2200      	movs	r2, #0
 8102fea:	601a      	str	r2, [r3, #0]
 8102fec:	605a      	str	r2, [r3, #4]
 8102fee:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8102ff0:	463b      	mov	r3, r7
 8102ff2:	2200      	movs	r2, #0
 8102ff4:	601a      	str	r2, [r3, #0]
 8102ff6:	605a      	str	r2, [r3, #4]
 8102ff8:	609a      	str	r2, [r3, #8]
 8102ffa:	60da      	str	r2, [r3, #12]
 8102ffc:	611a      	str	r2, [r3, #16]
 8102ffe:	615a      	str	r2, [r3, #20]
 8103000:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8103002:	4b2c      	ldr	r3, [pc, #176]	@ (81030b4 <MX_TIM3_Init+0xe4>)
 8103004:	4a2c      	ldr	r2, [pc, #176]	@ (81030b8 <MX_TIM3_Init+0xe8>)
 8103006:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 200-1;
 8103008:	4b2a      	ldr	r3, [pc, #168]	@ (81030b4 <MX_TIM3_Init+0xe4>)
 810300a:	22c7      	movs	r2, #199	@ 0xc7
 810300c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 810300e:	4b29      	ldr	r3, [pc, #164]	@ (81030b4 <MX_TIM3_Init+0xe4>)
 8103010:	2200      	movs	r2, #0
 8103012:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50-1;
 8103014:	4b27      	ldr	r3, [pc, #156]	@ (81030b4 <MX_TIM3_Init+0xe4>)
 8103016:	2231      	movs	r2, #49	@ 0x31
 8103018:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 810301a:	4b26      	ldr	r3, [pc, #152]	@ (81030b4 <MX_TIM3_Init+0xe4>)
 810301c:	2200      	movs	r2, #0
 810301e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8103020:	4b24      	ldr	r3, [pc, #144]	@ (81030b4 <MX_TIM3_Init+0xe4>)
 8103022:	2200      	movs	r2, #0
 8103024:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8103026:	4823      	ldr	r0, [pc, #140]	@ (81030b4 <MX_TIM3_Init+0xe4>)
 8103028:	f006 fc9e 	bl	8109968 <HAL_TIM_Base_Init>
 810302c:	4603      	mov	r3, r0
 810302e:	2b00      	cmp	r3, #0
 8103030:	d001      	beq.n	8103036 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8103032:	f000 fa79 	bl	8103528 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8103036:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 810303a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 810303c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8103040:	4619      	mov	r1, r3
 8103042:	481c      	ldr	r0, [pc, #112]	@ (81030b4 <MX_TIM3_Init+0xe4>)
 8103044:	f007 fa02 	bl	810a44c <HAL_TIM_ConfigClockSource>
 8103048:	4603      	mov	r3, r0
 810304a:	2b00      	cmp	r3, #0
 810304c:	d001      	beq.n	8103052 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 810304e:	f000 fa6b 	bl	8103528 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8103052:	4818      	ldr	r0, [pc, #96]	@ (81030b4 <MX_TIM3_Init+0xe4>)
 8103054:	f006 fdc8 	bl	8109be8 <HAL_TIM_PWM_Init>
 8103058:	4603      	mov	r3, r0
 810305a:	2b00      	cmp	r3, #0
 810305c:	d001      	beq.n	8103062 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 810305e:	f000 fa63 	bl	8103528 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8103062:	2300      	movs	r3, #0
 8103064:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8103066:	2300      	movs	r3, #0
 8103068:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 810306a:	f107 031c 	add.w	r3, r7, #28
 810306e:	4619      	mov	r1, r3
 8103070:	4810      	ldr	r0, [pc, #64]	@ (81030b4 <MX_TIM3_Init+0xe4>)
 8103072:	f007 ff49 	bl	810af08 <HAL_TIMEx_MasterConfigSynchronization>
 8103076:	4603      	mov	r3, r0
 8103078:	2b00      	cmp	r3, #0
 810307a:	d001      	beq.n	8103080 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 810307c:	f000 fa54 	bl	8103528 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8103080:	2360      	movs	r3, #96	@ 0x60
 8103082:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8103084:	2300      	movs	r3, #0
 8103086:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8103088:	2300      	movs	r3, #0
 810308a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 810308c:	2300      	movs	r3, #0
 810308e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8103090:	463b      	mov	r3, r7
 8103092:	2200      	movs	r2, #0
 8103094:	4619      	mov	r1, r3
 8103096:	4807      	ldr	r0, [pc, #28]	@ (81030b4 <MX_TIM3_Init+0xe4>)
 8103098:	f007 f8c4 	bl	810a224 <HAL_TIM_PWM_ConfigChannel>
 810309c:	4603      	mov	r3, r0
 810309e:	2b00      	cmp	r3, #0
 81030a0:	d001      	beq.n	81030a6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 81030a2:	f000 fa41 	bl	8103528 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 81030a6:	4803      	ldr	r0, [pc, #12]	@ (81030b4 <MX_TIM3_Init+0xe4>)
 81030a8:	f000 fc10 	bl	81038cc <HAL_TIM_MspPostInit>

}
 81030ac:	bf00      	nop
 81030ae:	3738      	adds	r7, #56	@ 0x38
 81030b0:	46bd      	mov	sp, r7
 81030b2:	bd80      	pop	{r7, pc}
 81030b4:	100003dc 	.word	0x100003dc
 81030b8:	40000400 	.word	0x40000400

081030bc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 81030bc:	b580      	push	{r7, lr}
 81030be:	b08c      	sub	sp, #48	@ 0x30
 81030c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 81030c2:	f107 030c 	add.w	r3, r7, #12
 81030c6:	2224      	movs	r2, #36	@ 0x24
 81030c8:	2100      	movs	r1, #0
 81030ca:	4618      	mov	r0, r3
 81030cc:	f00a fe24 	bl	810dd18 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 81030d0:	463b      	mov	r3, r7
 81030d2:	2200      	movs	r2, #0
 81030d4:	601a      	str	r2, [r3, #0]
 81030d6:	605a      	str	r2, [r3, #4]
 81030d8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 81030da:	4b21      	ldr	r3, [pc, #132]	@ (8103160 <MX_TIM4_Init+0xa4>)
 81030dc:	4a21      	ldr	r2, [pc, #132]	@ (8103164 <MX_TIM4_Init+0xa8>)
 81030de:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 81030e0:	4b1f      	ldr	r3, [pc, #124]	@ (8103160 <MX_TIM4_Init+0xa4>)
 81030e2:	2200      	movs	r2, #0
 81030e4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 81030e6:	4b1e      	ldr	r3, [pc, #120]	@ (8103160 <MX_TIM4_Init+0xa4>)
 81030e8:	2200      	movs	r2, #0
 81030ea:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 3423-1;
 81030ec:	4b1c      	ldr	r3, [pc, #112]	@ (8103160 <MX_TIM4_Init+0xa4>)
 81030ee:	f640 525e 	movw	r2, #3422	@ 0xd5e
 81030f2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 81030f4:	4b1a      	ldr	r3, [pc, #104]	@ (8103160 <MX_TIM4_Init+0xa4>)
 81030f6:	2200      	movs	r2, #0
 81030f8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 81030fa:	4b19      	ldr	r3, [pc, #100]	@ (8103160 <MX_TIM4_Init+0xa4>)
 81030fc:	2200      	movs	r2, #0
 81030fe:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8103100:	2303      	movs	r3, #3
 8103102:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8103104:	2300      	movs	r3, #0
 8103106:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8103108:	2301      	movs	r3, #1
 810310a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 810310c:	2300      	movs	r3, #0
 810310e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8103110:	2300      	movs	r3, #0
 8103112:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8103114:	2300      	movs	r3, #0
 8103116:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8103118:	2301      	movs	r3, #1
 810311a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 810311c:	2300      	movs	r3, #0
 810311e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8103120:	2300      	movs	r3, #0
 8103122:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8103124:	f107 030c 	add.w	r3, r7, #12
 8103128:	4619      	mov	r1, r3
 810312a:	480d      	ldr	r0, [pc, #52]	@ (8103160 <MX_TIM4_Init+0xa4>)
 810312c:	f006 fecc 	bl	8109ec8 <HAL_TIM_Encoder_Init>
 8103130:	4603      	mov	r3, r0
 8103132:	2b00      	cmp	r3, #0
 8103134:	d001      	beq.n	810313a <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8103136:	f000 f9f7 	bl	8103528 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 810313a:	2300      	movs	r3, #0
 810313c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 810313e:	2300      	movs	r3, #0
 8103140:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8103142:	463b      	mov	r3, r7
 8103144:	4619      	mov	r1, r3
 8103146:	4806      	ldr	r0, [pc, #24]	@ (8103160 <MX_TIM4_Init+0xa4>)
 8103148:	f007 fede 	bl	810af08 <HAL_TIMEx_MasterConfigSynchronization>
 810314c:	4603      	mov	r3, r0
 810314e:	2b00      	cmp	r3, #0
 8103150:	d001      	beq.n	8103156 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8103152:	f000 f9e9 	bl	8103528 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8103156:	bf00      	nop
 8103158:	3730      	adds	r7, #48	@ 0x30
 810315a:	46bd      	mov	sp, r7
 810315c:	bd80      	pop	{r7, pc}
 810315e:	bf00      	nop
 8103160:	10000428 	.word	0x10000428
 8103164:	40000800 	.word	0x40000800

08103168 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8103168:	b580      	push	{r7, lr}
 810316a:	b08c      	sub	sp, #48	@ 0x30
 810316c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 810316e:	f107 030c 	add.w	r3, r7, #12
 8103172:	2224      	movs	r2, #36	@ 0x24
 8103174:	2100      	movs	r1, #0
 8103176:	4618      	mov	r0, r3
 8103178:	f00a fdce 	bl	810dd18 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 810317c:	463b      	mov	r3, r7
 810317e:	2200      	movs	r2, #0
 8103180:	601a      	str	r2, [r3, #0]
 8103182:	605a      	str	r2, [r3, #4]
 8103184:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8103186:	4b23      	ldr	r3, [pc, #140]	@ (8103214 <MX_TIM8_Init+0xac>)
 8103188:	4a23      	ldr	r2, [pc, #140]	@ (8103218 <MX_TIM8_Init+0xb0>)
 810318a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 810318c:	4b21      	ldr	r3, [pc, #132]	@ (8103214 <MX_TIM8_Init+0xac>)
 810318e:	2200      	movs	r2, #0
 8103190:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8103192:	4b20      	ldr	r3, [pc, #128]	@ (8103214 <MX_TIM8_Init+0xac>)
 8103194:	2200      	movs	r2, #0
 8103196:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 4000-1;
 8103198:	4b1e      	ldr	r3, [pc, #120]	@ (8103214 <MX_TIM8_Init+0xac>)
 810319a:	f640 729f 	movw	r2, #3999	@ 0xf9f
 810319e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 81031a0:	4b1c      	ldr	r3, [pc, #112]	@ (8103214 <MX_TIM8_Init+0xac>)
 81031a2:	2200      	movs	r2, #0
 81031a4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 81031a6:	4b1b      	ldr	r3, [pc, #108]	@ (8103214 <MX_TIM8_Init+0xac>)
 81031a8:	2200      	movs	r2, #0
 81031aa:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 81031ac:	4b19      	ldr	r3, [pc, #100]	@ (8103214 <MX_TIM8_Init+0xac>)
 81031ae:	2200      	movs	r2, #0
 81031b0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 81031b2:	2303      	movs	r3, #3
 81031b4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 81031b6:	2300      	movs	r3, #0
 81031b8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 81031ba:	2301      	movs	r3, #1
 81031bc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 81031be:	2300      	movs	r3, #0
 81031c0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 81031c2:	230a      	movs	r3, #10
 81031c4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 81031c6:	2300      	movs	r3, #0
 81031c8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 81031ca:	2301      	movs	r3, #1
 81031cc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 81031ce:	2300      	movs	r3, #0
 81031d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 81031d2:	230a      	movs	r3, #10
 81031d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 81031d6:	f107 030c 	add.w	r3, r7, #12
 81031da:	4619      	mov	r1, r3
 81031dc:	480d      	ldr	r0, [pc, #52]	@ (8103214 <MX_TIM8_Init+0xac>)
 81031de:	f006 fe73 	bl	8109ec8 <HAL_TIM_Encoder_Init>
 81031e2:	4603      	mov	r3, r0
 81031e4:	2b00      	cmp	r3, #0
 81031e6:	d001      	beq.n	81031ec <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 81031e8:	f000 f99e 	bl	8103528 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 81031ec:	2300      	movs	r3, #0
 81031ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 81031f0:	2300      	movs	r3, #0
 81031f2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 81031f4:	2300      	movs	r3, #0
 81031f6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 81031f8:	463b      	mov	r3, r7
 81031fa:	4619      	mov	r1, r3
 81031fc:	4805      	ldr	r0, [pc, #20]	@ (8103214 <MX_TIM8_Init+0xac>)
 81031fe:	f007 fe83 	bl	810af08 <HAL_TIMEx_MasterConfigSynchronization>
 8103202:	4603      	mov	r3, r0
 8103204:	2b00      	cmp	r3, #0
 8103206:	d001      	beq.n	810320c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8103208:	f000 f98e 	bl	8103528 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 810320c:	bf00      	nop
 810320e:	3730      	adds	r7, #48	@ 0x30
 8103210:	46bd      	mov	sp, r7
 8103212:	bd80      	pop	{r7, pc}
 8103214:	10000474 	.word	0x10000474
 8103218:	40010400 	.word	0x40010400

0810321c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 810321c:	b580      	push	{r7, lr}
 810321e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8103220:	4b22      	ldr	r3, [pc, #136]	@ (81032ac <MX_USART3_UART_Init+0x90>)
 8103222:	4a23      	ldr	r2, [pc, #140]	@ (81032b0 <MX_USART3_UART_Init+0x94>)
 8103224:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8103226:	4b21      	ldr	r3, [pc, #132]	@ (81032ac <MX_USART3_UART_Init+0x90>)
 8103228:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 810322c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 810322e:	4b1f      	ldr	r3, [pc, #124]	@ (81032ac <MX_USART3_UART_Init+0x90>)
 8103230:	2200      	movs	r2, #0
 8103232:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8103234:	4b1d      	ldr	r3, [pc, #116]	@ (81032ac <MX_USART3_UART_Init+0x90>)
 8103236:	2200      	movs	r2, #0
 8103238:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 810323a:	4b1c      	ldr	r3, [pc, #112]	@ (81032ac <MX_USART3_UART_Init+0x90>)
 810323c:	2200      	movs	r2, #0
 810323e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8103240:	4b1a      	ldr	r3, [pc, #104]	@ (81032ac <MX_USART3_UART_Init+0x90>)
 8103242:	220c      	movs	r2, #12
 8103244:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8103246:	4b19      	ldr	r3, [pc, #100]	@ (81032ac <MX_USART3_UART_Init+0x90>)
 8103248:	2200      	movs	r2, #0
 810324a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 810324c:	4b17      	ldr	r3, [pc, #92]	@ (81032ac <MX_USART3_UART_Init+0x90>)
 810324e:	2200      	movs	r2, #0
 8103250:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8103252:	4b16      	ldr	r3, [pc, #88]	@ (81032ac <MX_USART3_UART_Init+0x90>)
 8103254:	2200      	movs	r2, #0
 8103256:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8103258:	4b14      	ldr	r3, [pc, #80]	@ (81032ac <MX_USART3_UART_Init+0x90>)
 810325a:	2200      	movs	r2, #0
 810325c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 810325e:	4b13      	ldr	r3, [pc, #76]	@ (81032ac <MX_USART3_UART_Init+0x90>)
 8103260:	2200      	movs	r2, #0
 8103262:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8103264:	4811      	ldr	r0, [pc, #68]	@ (81032ac <MX_USART3_UART_Init+0x90>)
 8103266:	f007 ff79 	bl	810b15c <HAL_UART_Init>
 810326a:	4603      	mov	r3, r0
 810326c:	2b00      	cmp	r3, #0
 810326e:	d001      	beq.n	8103274 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8103270:	f000 f95a 	bl	8103528 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8103274:	2100      	movs	r1, #0
 8103276:	480d      	ldr	r0, [pc, #52]	@ (81032ac <MX_USART3_UART_Init+0x90>)
 8103278:	f009 f8d6 	bl	810c428 <HAL_UARTEx_SetTxFifoThreshold>
 810327c:	4603      	mov	r3, r0
 810327e:	2b00      	cmp	r3, #0
 8103280:	d001      	beq.n	8103286 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8103282:	f000 f951 	bl	8103528 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8103286:	2100      	movs	r1, #0
 8103288:	4808      	ldr	r0, [pc, #32]	@ (81032ac <MX_USART3_UART_Init+0x90>)
 810328a:	f009 f90b 	bl	810c4a4 <HAL_UARTEx_SetRxFifoThreshold>
 810328e:	4603      	mov	r3, r0
 8103290:	2b00      	cmp	r3, #0
 8103292:	d001      	beq.n	8103298 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8103294:	f000 f948 	bl	8103528 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8103298:	4804      	ldr	r0, [pc, #16]	@ (81032ac <MX_USART3_UART_Init+0x90>)
 810329a:	f009 f88c 	bl	810c3b6 <HAL_UARTEx_DisableFifoMode>
 810329e:	4603      	mov	r3, r0
 81032a0:	2b00      	cmp	r3, #0
 81032a2:	d001      	beq.n	81032a8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 81032a4:	f000 f940 	bl	8103528 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 81032a8:	bf00      	nop
 81032aa:	bd80      	pop	{r7, pc}
 81032ac:	100004c0 	.word	0x100004c0
 81032b0:	40004800 	.word	0x40004800

081032b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 81032b4:	b580      	push	{r7, lr}
 81032b6:	b08c      	sub	sp, #48	@ 0x30
 81032b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81032ba:	f107 031c 	add.w	r3, r7, #28
 81032be:	2200      	movs	r2, #0
 81032c0:	601a      	str	r2, [r3, #0]
 81032c2:	605a      	str	r2, [r3, #4]
 81032c4:	609a      	str	r2, [r3, #8]
 81032c6:	60da      	str	r2, [r3, #12]
 81032c8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 81032ca:	4b58      	ldr	r3, [pc, #352]	@ (810342c <MX_GPIO_Init+0x178>)
 81032cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81032d0:	4a56      	ldr	r2, [pc, #344]	@ (810342c <MX_GPIO_Init+0x178>)
 81032d2:	f043 0304 	orr.w	r3, r3, #4
 81032d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81032da:	4b54      	ldr	r3, [pc, #336]	@ (810342c <MX_GPIO_Init+0x178>)
 81032dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81032e0:	f003 0304 	and.w	r3, r3, #4
 81032e4:	61bb      	str	r3, [r7, #24]
 81032e6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 81032e8:	4b50      	ldr	r3, [pc, #320]	@ (810342c <MX_GPIO_Init+0x178>)
 81032ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81032ee:	4a4f      	ldr	r2, [pc, #316]	@ (810342c <MX_GPIO_Init+0x178>)
 81032f0:	f043 0301 	orr.w	r3, r3, #1
 81032f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81032f8:	4b4c      	ldr	r3, [pc, #304]	@ (810342c <MX_GPIO_Init+0x178>)
 81032fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81032fe:	f003 0301 	and.w	r3, r3, #1
 8103302:	617b      	str	r3, [r7, #20]
 8103304:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8103306:	4b49      	ldr	r3, [pc, #292]	@ (810342c <MX_GPIO_Init+0x178>)
 8103308:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810330c:	4a47      	ldr	r2, [pc, #284]	@ (810342c <MX_GPIO_Init+0x178>)
 810330e:	f043 0320 	orr.w	r3, r3, #32
 8103312:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8103316:	4b45      	ldr	r3, [pc, #276]	@ (810342c <MX_GPIO_Init+0x178>)
 8103318:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810331c:	f003 0320 	and.w	r3, r3, #32
 8103320:	613b      	str	r3, [r7, #16]
 8103322:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8103324:	4b41      	ldr	r3, [pc, #260]	@ (810342c <MX_GPIO_Init+0x178>)
 8103326:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810332a:	4a40      	ldr	r2, [pc, #256]	@ (810342c <MX_GPIO_Init+0x178>)
 810332c:	f043 0310 	orr.w	r3, r3, #16
 8103330:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8103334:	4b3d      	ldr	r3, [pc, #244]	@ (810342c <MX_GPIO_Init+0x178>)
 8103336:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810333a:	f003 0310 	and.w	r3, r3, #16
 810333e:	60fb      	str	r3, [r7, #12]
 8103340:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8103342:	4b3a      	ldr	r3, [pc, #232]	@ (810342c <MX_GPIO_Init+0x178>)
 8103344:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8103348:	4a38      	ldr	r2, [pc, #224]	@ (810342c <MX_GPIO_Init+0x178>)
 810334a:	f043 0302 	orr.w	r3, r3, #2
 810334e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8103352:	4b36      	ldr	r3, [pc, #216]	@ (810342c <MX_GPIO_Init+0x178>)
 8103354:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8103358:	f003 0302 	and.w	r3, r3, #2
 810335c:	60bb      	str	r3, [r7, #8]
 810335e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8103360:	4b32      	ldr	r3, [pc, #200]	@ (810342c <MX_GPIO_Init+0x178>)
 8103362:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8103366:	4a31      	ldr	r2, [pc, #196]	@ (810342c <MX_GPIO_Init+0x178>)
 8103368:	f043 0308 	orr.w	r3, r3, #8
 810336c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8103370:	4b2e      	ldr	r3, [pc, #184]	@ (810342c <MX_GPIO_Init+0x178>)
 8103372:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8103376:	f003 0308 	and.w	r3, r3, #8
 810337a:	607b      	str	r3, [r7, #4]
 810337c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 810337e:	2200      	movs	r2, #0
 8103380:	2130      	movs	r1, #48	@ 0x30
 8103382:	482b      	ldr	r0, [pc, #172]	@ (8103430 <MX_GPIO_Init+0x17c>)
 8103384:	f002 fd4a 	bl	8105e1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8103388:	2200      	movs	r2, #0
 810338a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 810338e:	4829      	ldr	r0, [pc, #164]	@ (8103434 <MX_GPIO_Init+0x180>)
 8103390:	f002 fd44 	bl	8105e1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8103394:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8103398:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 810339a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 810339e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81033a0:	2300      	movs	r3, #0
 81033a2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 81033a4:	f107 031c 	add.w	r3, r7, #28
 81033a8:	4619      	mov	r1, r3
 81033aa:	4823      	ldr	r0, [pc, #140]	@ (8103438 <MX_GPIO_Init+0x184>)
 81033ac:	f002 fb86 	bl	8105abc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 81033b0:	2308      	movs	r3, #8
 81033b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 81033b4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 81033b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81033ba:	2300      	movs	r3, #0
 81033bc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 81033be:	f107 031c 	add.w	r3, r7, #28
 81033c2:	4619      	mov	r1, r3
 81033c4:	481a      	ldr	r0, [pc, #104]	@ (8103430 <MX_GPIO_Init+0x17c>)
 81033c6:	f002 fb79 	bl	8105abc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 81033ca:	2330      	movs	r3, #48	@ 0x30
 81033cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 81033ce:	2301      	movs	r3, #1
 81033d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81033d2:	2300      	movs	r3, #0
 81033d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81033d6:	2300      	movs	r3, #0
 81033d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 81033da:	f107 031c 	add.w	r3, r7, #28
 81033de:	4619      	mov	r1, r3
 81033e0:	4813      	ldr	r0, [pc, #76]	@ (8103430 <MX_GPIO_Init+0x17c>)
 81033e2:	f002 fb6b 	bl	8105abc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 81033e6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 81033ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 81033ec:	2301      	movs	r3, #1
 81033ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81033f0:	2300      	movs	r3, #0
 81033f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81033f4:	2300      	movs	r3, #0
 81033f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 81033f8:	f107 031c 	add.w	r3, r7, #28
 81033fc:	4619      	mov	r1, r3
 81033fe:	480d      	ldr	r0, [pc, #52]	@ (8103434 <MX_GPIO_Init+0x180>)
 8103400:	f002 fb5c 	bl	8105abc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8103404:	2200      	movs	r2, #0
 8103406:	2100      	movs	r1, #0
 8103408:	2009      	movs	r0, #9
 810340a:	f002 fb0e 	bl	8105a2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 810340e:	2009      	movs	r0, #9
 8103410:	f002 fb25 	bl	8105a5e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8103414:	2200      	movs	r2, #0
 8103416:	2100      	movs	r1, #0
 8103418:	2028      	movs	r0, #40	@ 0x28
 810341a:	f002 fb06 	bl	8105a2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 810341e:	2028      	movs	r0, #40	@ 0x28
 8103420:	f002 fb1d 	bl	8105a5e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8103424:	bf00      	nop
 8103426:	3730      	adds	r7, #48	@ 0x30
 8103428:	46bd      	mov	sp, r7
 810342a:	bd80      	pop	{r7, pc}
 810342c:	58024400 	.word	0x58024400
 8103430:	58020000 	.word	0x58020000
 8103434:	58020400 	.word	0x58020400
 8103438:	58020800 	.word	0x58020800

0810343c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

//******************
//INTERRUPT PA3 SENSORE DATA READY
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 810343c:	b480      	push	{r7}
 810343e:	b083      	sub	sp, #12
 8103440:	af00      	add	r7, sp, #0
 8103442:	4603      	mov	r3, r0
 8103444:	80fb      	strh	r3, [r7, #6]


	if (GPIO_Pin == GPIO_PIN_3) {
 8103446:	88fb      	ldrh	r3, [r7, #6]
 8103448:	2b08      	cmp	r3, #8
 810344a:	d102      	bne.n	8103452 <HAL_GPIO_EXTI_Callback+0x16>
		flag_BNO055_Data_Ready = 1;
 810344c:	4b09      	ldr	r3, [pc, #36]	@ (8103474 <HAL_GPIO_EXTI_Callback+0x38>)
 810344e:	2201      	movs	r2, #1
 8103450:	601a      	str	r2, [r3, #0]
	}

	//FUNZIONE DI CALLBACK PULSANTE BLU
	if(GPIO_Pin == GPIO_PIN_13)
 8103452:	88fb      	ldrh	r3, [r7, #6]
 8103454:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8103458:	d105      	bne.n	8103466 <HAL_GPIO_EXTI_Callback+0x2a>
		{

			tasto_premuto = 1;
 810345a:	4b07      	ldr	r3, [pc, #28]	@ (8103478 <HAL_GPIO_EXTI_Callback+0x3c>)
 810345c:	2201      	movs	r2, #1
 810345e:	601a      	str	r2, [r3, #0]
			tasto_appena_premuto=1;
 8103460:	4b06      	ldr	r3, [pc, #24]	@ (810347c <HAL_GPIO_EXTI_Callback+0x40>)
 8103462:	2201      	movs	r2, #1
 8103464:	601a      	str	r2, [r3, #0]



		}
}
 8103466:	bf00      	nop
 8103468:	370c      	adds	r7, #12
 810346a:	46bd      	mov	sp, r7
 810346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103470:	4770      	bx	lr
 8103472:	bf00      	nop
 8103474:	100005d4 	.word	0x100005d4
 8103478:	1000062c 	.word	0x1000062c
 810347c:	10000630 	.word	0x10000630

08103480 <HAL_TIM_PeriodElapsedCallback>:
//******************

//******************
//FUNZIONE DI CALLBACK PER IL TIMER 2
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8103480:	b480      	push	{r7}
 8103482:	b083      	sub	sp, #12
 8103484:	af00      	add	r7, sp, #0
 8103486:	6078      	str	r0, [r7, #4]

	if (htim == &htim2) {
 8103488:	687b      	ldr	r3, [r7, #4]
 810348a:	4a0d      	ldr	r2, [pc, #52]	@ (81034c0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 810348c:	4293      	cmp	r3, r2
 810348e:	d111      	bne.n	81034b4 <HAL_TIM_PeriodElapsedCallback+0x34>
		flag_Tc = 1; //Flag che permette di entrare nel ciclo del while ogni 0.01 secondi
 8103490:	4b0c      	ldr	r3, [pc, #48]	@ (81034c4 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8103492:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8103496:	601a      	str	r2, [r3, #0]
		n_ref++;
 8103498:	4b0b      	ldr	r3, [pc, #44]	@ (81034c8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 810349a:	681b      	ldr	r3, [r3, #0]
 810349c:	3301      	adds	r3, #1
 810349e:	4a0a      	ldr	r2, [pc, #40]	@ (81034c8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 81034a0:	6013      	str	r3, [r2, #0]

		if (n_ref > 100 * 500)
 81034a2:	4b09      	ldr	r3, [pc, #36]	@ (81034c8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 81034a4:	681b      	ldr	r3, [r3, #0]
 81034a6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 81034aa:	4293      	cmp	r3, r2
 81034ac:	dd02      	ble.n	81034b4 <HAL_TIM_PeriodElapsedCallback+0x34>
			n_ref = 0;
 81034ae:	4b06      	ldr	r3, [pc, #24]	@ (81034c8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 81034b0:	2200      	movs	r2, #0
 81034b2:	601a      	str	r2, [r3, #0]

	}
}
 81034b4:	bf00      	nop
 81034b6:	370c      	adds	r7, #12
 81034b8:	46bd      	mov	sp, r7
 81034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 81034be:	4770      	bx	lr
 81034c0:	10000390 	.word	0x10000390
 81034c4:	100005d8 	.word	0x100005d8
 81034c8:	10000860 	.word	0x10000860

081034cc <__io_putchar>:



//******************
//INPUT E OUTPUT USART
int __io_putchar(int ch) {
 81034cc:	b580      	push	{r7, lr}
 81034ce:	b082      	sub	sp, #8
 81034d0:	af00      	add	r7, sp, #0
 81034d2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) &ch, 1, 0xFFFF);
 81034d4:	1d39      	adds	r1, r7, #4
 81034d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 81034da:	2201      	movs	r2, #1
 81034dc:	4803      	ldr	r0, [pc, #12]	@ (81034ec <__io_putchar+0x20>)
 81034de:	f007 fe8d 	bl	810b1fc <HAL_UART_Transmit>
	return ch;
 81034e2:	687b      	ldr	r3, [r7, #4]
}
 81034e4:	4618      	mov	r0, r3
 81034e6:	3708      	adds	r7, #8
 81034e8:	46bd      	mov	sp, r7
 81034ea:	bd80      	pop	{r7, pc}
 81034ec:	100004c0 	.word	0x100004c0

081034f0 <__io_getchar>:
int __io_getchar(void) {
 81034f0:	b580      	push	{r7, lr}
 81034f2:	b082      	sub	sp, #8
 81034f4:	af00      	add	r7, sp, #0
	uint8_t ch;
	__HAL_UART_CLEAR_OREFLAG(&huart3);
 81034f6:	4b0b      	ldr	r3, [pc, #44]	@ (8103524 <__io_getchar+0x34>)
 81034f8:	681b      	ldr	r3, [r3, #0]
 81034fa:	2208      	movs	r2, #8
 81034fc:	621a      	str	r2, [r3, #32]
	HAL_UART_Receive(&huart3, (uint8_t*) &ch, 1, 0xFFFF);
 81034fe:	1df9      	adds	r1, r7, #7
 8103500:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8103504:	2201      	movs	r2, #1
 8103506:	4807      	ldr	r0, [pc, #28]	@ (8103524 <__io_getchar+0x34>)
 8103508:	f007 ff06 	bl	810b318 <HAL_UART_Receive>
	HAL_UART_Transmit(&huart3, (uint8_t*) &ch, 1, 0xFFFF);
 810350c:	1df9      	adds	r1, r7, #7
 810350e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8103512:	2201      	movs	r2, #1
 8103514:	4803      	ldr	r0, [pc, #12]	@ (8103524 <__io_getchar+0x34>)
 8103516:	f007 fe71 	bl	810b1fc <HAL_UART_Transmit>
	return ch;
 810351a:	79fb      	ldrb	r3, [r7, #7]
}
 810351c:	4618      	mov	r0, r3
 810351e:	3708      	adds	r7, #8
 8103520:	46bd      	mov	sp, r7
 8103522:	bd80      	pop	{r7, pc}
 8103524:	100004c0 	.word	0x100004c0

08103528 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8103528:	b480      	push	{r7}
 810352a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 810352c:	b672      	cpsid	i
}
 810352e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8103530:	bf00      	nop
 8103532:	e7fd      	b.n	8103530 <Error_Handler+0x8>

08103534 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8103534:	b480      	push	{r7}
 8103536:	b083      	sub	sp, #12
 8103538:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810353a:	4b0a      	ldr	r3, [pc, #40]	@ (8103564 <HAL_MspInit+0x30>)
 810353c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8103540:	4a08      	ldr	r2, [pc, #32]	@ (8103564 <HAL_MspInit+0x30>)
 8103542:	f043 0302 	orr.w	r3, r3, #2
 8103546:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 810354a:	4b06      	ldr	r3, [pc, #24]	@ (8103564 <HAL_MspInit+0x30>)
 810354c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8103550:	f003 0302 	and.w	r3, r3, #2
 8103554:	607b      	str	r3, [r7, #4]
 8103556:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8103558:	bf00      	nop
 810355a:	370c      	adds	r7, #12
 810355c:	46bd      	mov	sp, r7
 810355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103562:	4770      	bx	lr
 8103564:	58024400 	.word	0x58024400

08103568 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8103568:	b580      	push	{r7, lr}
 810356a:	b0ba      	sub	sp, #232	@ 0xe8
 810356c:	af00      	add	r7, sp, #0
 810356e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8103570:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8103574:	2200      	movs	r2, #0
 8103576:	601a      	str	r2, [r3, #0]
 8103578:	605a      	str	r2, [r3, #4]
 810357a:	609a      	str	r2, [r3, #8]
 810357c:	60da      	str	r2, [r3, #12]
 810357e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8103580:	f107 0310 	add.w	r3, r7, #16
 8103584:	22c0      	movs	r2, #192	@ 0xc0
 8103586:	2100      	movs	r1, #0
 8103588:	4618      	mov	r0, r3
 810358a:	f00a fbc5 	bl	810dd18 <memset>
  if(hadc->Instance==ADC1)
 810358e:	687b      	ldr	r3, [r7, #4]
 8103590:	681b      	ldr	r3, [r3, #0]
 8103592:	4a2c      	ldr	r2, [pc, #176]	@ (8103644 <HAL_ADC_MspInit+0xdc>)
 8103594:	4293      	cmp	r3, r2
 8103596:	d151      	bne.n	810363c <HAL_ADC_MspInit+0xd4>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8103598:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 810359c:	f04f 0300 	mov.w	r3, #0
 81035a0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 81035a4:	2301      	movs	r3, #1
 81035a6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 18;
 81035a8:	2312      	movs	r3, #18
 81035aa:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 81035ac:	2302      	movs	r3, #2
 81035ae:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 81035b0:	2302      	movs	r3, #2
 81035b2:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 81035b4:	2302      	movs	r3, #2
 81035b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 81035b8:	23c0      	movs	r3, #192	@ 0xc0
 81035ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 81035bc:	2320      	movs	r3, #32
 81035be:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 6144;
 81035c0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 81035c4:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 81035c6:	2300      	movs	r3, #0
 81035c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81035cc:	f107 0310 	add.w	r3, r7, #16
 81035d0:	4618      	mov	r0, r3
 81035d2:	f003 fccb 	bl	8106f6c <HAL_RCCEx_PeriphCLKConfig>
 81035d6:	4603      	mov	r3, r0
 81035d8:	2b00      	cmp	r3, #0
 81035da:	d001      	beq.n	81035e0 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 81035dc:	f7ff ffa4 	bl	8103528 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 81035e0:	4b19      	ldr	r3, [pc, #100]	@ (8103648 <HAL_ADC_MspInit+0xe0>)
 81035e2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81035e6:	4a18      	ldr	r2, [pc, #96]	@ (8103648 <HAL_ADC_MspInit+0xe0>)
 81035e8:	f043 0320 	orr.w	r3, r3, #32
 81035ec:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 81035f0:	4b15      	ldr	r3, [pc, #84]	@ (8103648 <HAL_ADC_MspInit+0xe0>)
 81035f2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81035f6:	f003 0320 	and.w	r3, r3, #32
 81035fa:	60fb      	str	r3, [r7, #12]
 81035fc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 81035fe:	4b12      	ldr	r3, [pc, #72]	@ (8103648 <HAL_ADC_MspInit+0xe0>)
 8103600:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8103604:	4a10      	ldr	r2, [pc, #64]	@ (8103648 <HAL_ADC_MspInit+0xe0>)
 8103606:	f043 0320 	orr.w	r3, r3, #32
 810360a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810360e:	4b0e      	ldr	r3, [pc, #56]	@ (8103648 <HAL_ADC_MspInit+0xe0>)
 8103610:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8103614:	f003 0320 	and.w	r3, r3, #32
 8103618:	60bb      	str	r3, [r7, #8]
 810361a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 810361c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8103620:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8103624:	2303      	movs	r3, #3
 8103626:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810362a:	2300      	movs	r3, #0
 810362c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8103630:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8103634:	4619      	mov	r1, r3
 8103636:	4805      	ldr	r0, [pc, #20]	@ (810364c <HAL_ADC_MspInit+0xe4>)
 8103638:	f002 fa40 	bl	8105abc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 810363c:	bf00      	nop
 810363e:	37e8      	adds	r7, #232	@ 0xe8
 8103640:	46bd      	mov	sp, r7
 8103642:	bd80      	pop	{r7, pc}
 8103644:	40022000 	.word	0x40022000
 8103648:	58024400 	.word	0x58024400
 810364c:	58021400 	.word	0x58021400

08103650 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8103650:	b580      	push	{r7, lr}
 8103652:	b0ba      	sub	sp, #232	@ 0xe8
 8103654:	af00      	add	r7, sp, #0
 8103656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8103658:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 810365c:	2200      	movs	r2, #0
 810365e:	601a      	str	r2, [r3, #0]
 8103660:	605a      	str	r2, [r3, #4]
 8103662:	609a      	str	r2, [r3, #8]
 8103664:	60da      	str	r2, [r3, #12]
 8103666:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8103668:	f107 0310 	add.w	r3, r7, #16
 810366c:	22c0      	movs	r2, #192	@ 0xc0
 810366e:	2100      	movs	r1, #0
 8103670:	4618      	mov	r0, r3
 8103672:	f00a fb51 	bl	810dd18 <memset>
  if(hi2c->Instance==I2C1)
 8103676:	687b      	ldr	r3, [r7, #4]
 8103678:	681b      	ldr	r3, [r3, #0]
 810367a:	4a26      	ldr	r2, [pc, #152]	@ (8103714 <HAL_I2C_MspInit+0xc4>)
 810367c:	4293      	cmp	r3, r2
 810367e:	d145      	bne.n	810370c <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8103680:	f04f 0208 	mov.w	r2, #8
 8103684:	f04f 0300 	mov.w	r3, #0
 8103688:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 810368c:	2300      	movs	r3, #0
 810368e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8103692:	f107 0310 	add.w	r3, r7, #16
 8103696:	4618      	mov	r0, r3
 8103698:	f003 fc68 	bl	8106f6c <HAL_RCCEx_PeriphCLKConfig>
 810369c:	4603      	mov	r3, r0
 810369e:	2b00      	cmp	r3, #0
 81036a0:	d001      	beq.n	81036a6 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 81036a2:	f7ff ff41 	bl	8103528 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 81036a6:	4b1c      	ldr	r3, [pc, #112]	@ (8103718 <HAL_I2C_MspInit+0xc8>)
 81036a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81036ac:	4a1a      	ldr	r2, [pc, #104]	@ (8103718 <HAL_I2C_MspInit+0xc8>)
 81036ae:	f043 0302 	orr.w	r3, r3, #2
 81036b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81036b6:	4b18      	ldr	r3, [pc, #96]	@ (8103718 <HAL_I2C_MspInit+0xc8>)
 81036b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81036bc:	f003 0302 	and.w	r3, r3, #2
 81036c0:	60fb      	str	r3, [r7, #12]
 81036c2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 81036c4:	23c0      	movs	r3, #192	@ 0xc0
 81036c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 81036ca:	2312      	movs	r3, #18
 81036cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81036d0:	2300      	movs	r3, #0
 81036d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81036d6:	2300      	movs	r3, #0
 81036d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 81036dc:	2304      	movs	r3, #4
 81036de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 81036e2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 81036e6:	4619      	mov	r1, r3
 81036e8:	480c      	ldr	r0, [pc, #48]	@ (810371c <HAL_I2C_MspInit+0xcc>)
 81036ea:	f002 f9e7 	bl	8105abc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 81036ee:	4b0a      	ldr	r3, [pc, #40]	@ (8103718 <HAL_I2C_MspInit+0xc8>)
 81036f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81036f4:	4a08      	ldr	r2, [pc, #32]	@ (8103718 <HAL_I2C_MspInit+0xc8>)
 81036f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 81036fa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 81036fe:	4b06      	ldr	r3, [pc, #24]	@ (8103718 <HAL_I2C_MspInit+0xc8>)
 8103700:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8103704:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8103708:	60bb      	str	r3, [r7, #8]
 810370a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 810370c:	bf00      	nop
 810370e:	37e8      	adds	r7, #232	@ 0xe8
 8103710:	46bd      	mov	sp, r7
 8103712:	bd80      	pop	{r7, pc}
 8103714:	40005400 	.word	0x40005400
 8103718:	58024400 	.word	0x58024400
 810371c:	58020400 	.word	0x58020400

08103720 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8103720:	b580      	push	{r7, lr}
 8103722:	b086      	sub	sp, #24
 8103724:	af00      	add	r7, sp, #0
 8103726:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8103728:	687b      	ldr	r3, [r7, #4]
 810372a:	681b      	ldr	r3, [r3, #0]
 810372c:	4a23      	ldr	r2, [pc, #140]	@ (81037bc <HAL_TIM_Base_MspInit+0x9c>)
 810372e:	4293      	cmp	r3, r2
 8103730:	d10f      	bne.n	8103752 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8103732:	4b23      	ldr	r3, [pc, #140]	@ (81037c0 <HAL_TIM_Base_MspInit+0xa0>)
 8103734:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8103738:	4a21      	ldr	r2, [pc, #132]	@ (81037c0 <HAL_TIM_Base_MspInit+0xa0>)
 810373a:	f043 0301 	orr.w	r3, r3, #1
 810373e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8103742:	4b1f      	ldr	r3, [pc, #124]	@ (81037c0 <HAL_TIM_Base_MspInit+0xa0>)
 8103744:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8103748:	f003 0301 	and.w	r3, r3, #1
 810374c:	617b      	str	r3, [r7, #20]
 810374e:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8103750:	e030      	b.n	81037b4 <HAL_TIM_Base_MspInit+0x94>
  else if(htim_base->Instance==TIM2)
 8103752:	687b      	ldr	r3, [r7, #4]
 8103754:	681b      	ldr	r3, [r3, #0]
 8103756:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810375a:	d117      	bne.n	810378c <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 810375c:	4b18      	ldr	r3, [pc, #96]	@ (81037c0 <HAL_TIM_Base_MspInit+0xa0>)
 810375e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8103762:	4a17      	ldr	r2, [pc, #92]	@ (81037c0 <HAL_TIM_Base_MspInit+0xa0>)
 8103764:	f043 0301 	orr.w	r3, r3, #1
 8103768:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 810376c:	4b14      	ldr	r3, [pc, #80]	@ (81037c0 <HAL_TIM_Base_MspInit+0xa0>)
 810376e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8103772:	f003 0301 	and.w	r3, r3, #1
 8103776:	613b      	str	r3, [r7, #16]
 8103778:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 810377a:	2200      	movs	r2, #0
 810377c:	2100      	movs	r1, #0
 810377e:	201c      	movs	r0, #28
 8103780:	f002 f953 	bl	8105a2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8103784:	201c      	movs	r0, #28
 8103786:	f002 f96a 	bl	8105a5e <HAL_NVIC_EnableIRQ>
}
 810378a:	e013      	b.n	81037b4 <HAL_TIM_Base_MspInit+0x94>
  else if(htim_base->Instance==TIM3)
 810378c:	687b      	ldr	r3, [r7, #4]
 810378e:	681b      	ldr	r3, [r3, #0]
 8103790:	4a0c      	ldr	r2, [pc, #48]	@ (81037c4 <HAL_TIM_Base_MspInit+0xa4>)
 8103792:	4293      	cmp	r3, r2
 8103794:	d10e      	bne.n	81037b4 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8103796:	4b0a      	ldr	r3, [pc, #40]	@ (81037c0 <HAL_TIM_Base_MspInit+0xa0>)
 8103798:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 810379c:	4a08      	ldr	r2, [pc, #32]	@ (81037c0 <HAL_TIM_Base_MspInit+0xa0>)
 810379e:	f043 0302 	orr.w	r3, r3, #2
 81037a2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 81037a6:	4b06      	ldr	r3, [pc, #24]	@ (81037c0 <HAL_TIM_Base_MspInit+0xa0>)
 81037a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81037ac:	f003 0302 	and.w	r3, r3, #2
 81037b0:	60fb      	str	r3, [r7, #12]
 81037b2:	68fb      	ldr	r3, [r7, #12]
}
 81037b4:	bf00      	nop
 81037b6:	3718      	adds	r7, #24
 81037b8:	46bd      	mov	sp, r7
 81037ba:	bd80      	pop	{r7, pc}
 81037bc:	40010000 	.word	0x40010000
 81037c0:	58024400 	.word	0x58024400
 81037c4:	40000400 	.word	0x40000400

081037c8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 81037c8:	b580      	push	{r7, lr}
 81037ca:	b08c      	sub	sp, #48	@ 0x30
 81037cc:	af00      	add	r7, sp, #0
 81037ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81037d0:	f107 031c 	add.w	r3, r7, #28
 81037d4:	2200      	movs	r2, #0
 81037d6:	601a      	str	r2, [r3, #0]
 81037d8:	605a      	str	r2, [r3, #4]
 81037da:	609a      	str	r2, [r3, #8]
 81037dc:	60da      	str	r2, [r3, #12]
 81037de:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 81037e0:	687b      	ldr	r3, [r7, #4]
 81037e2:	681b      	ldr	r3, [r3, #0]
 81037e4:	4a34      	ldr	r2, [pc, #208]	@ (81038b8 <HAL_TIM_Encoder_MspInit+0xf0>)
 81037e6:	4293      	cmp	r3, r2
 81037e8:	d12f      	bne.n	810384a <HAL_TIM_Encoder_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 81037ea:	4b34      	ldr	r3, [pc, #208]	@ (81038bc <HAL_TIM_Encoder_MspInit+0xf4>)
 81037ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81037f0:	4a32      	ldr	r2, [pc, #200]	@ (81038bc <HAL_TIM_Encoder_MspInit+0xf4>)
 81037f2:	f043 0304 	orr.w	r3, r3, #4
 81037f6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 81037fa:	4b30      	ldr	r3, [pc, #192]	@ (81038bc <HAL_TIM_Encoder_MspInit+0xf4>)
 81037fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8103800:	f003 0304 	and.w	r3, r3, #4
 8103804:	61bb      	str	r3, [r7, #24]
 8103806:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8103808:	4b2c      	ldr	r3, [pc, #176]	@ (81038bc <HAL_TIM_Encoder_MspInit+0xf4>)
 810380a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810380e:	4a2b      	ldr	r2, [pc, #172]	@ (81038bc <HAL_TIM_Encoder_MspInit+0xf4>)
 8103810:	f043 0308 	orr.w	r3, r3, #8
 8103814:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8103818:	4b28      	ldr	r3, [pc, #160]	@ (81038bc <HAL_TIM_Encoder_MspInit+0xf4>)
 810381a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810381e:	f003 0308 	and.w	r3, r3, #8
 8103822:	617b      	str	r3, [r7, #20]
 8103824:	697b      	ldr	r3, [r7, #20]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8103826:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 810382a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810382c:	2302      	movs	r3, #2
 810382e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8103830:	2300      	movs	r3, #0
 8103832:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8103834:	2300      	movs	r3, #0
 8103836:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8103838:	2302      	movs	r3, #2
 810383a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 810383c:	f107 031c 	add.w	r3, r7, #28
 8103840:	4619      	mov	r1, r3
 8103842:	481f      	ldr	r0, [pc, #124]	@ (81038c0 <HAL_TIM_Encoder_MspInit+0xf8>)
 8103844:	f002 f93a 	bl	8105abc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8103848:	e032      	b.n	81038b0 <HAL_TIM_Encoder_MspInit+0xe8>
  else if(htim_encoder->Instance==TIM8)
 810384a:	687b      	ldr	r3, [r7, #4]
 810384c:	681b      	ldr	r3, [r3, #0]
 810384e:	4a1d      	ldr	r2, [pc, #116]	@ (81038c4 <HAL_TIM_Encoder_MspInit+0xfc>)
 8103850:	4293      	cmp	r3, r2
 8103852:	d12d      	bne.n	81038b0 <HAL_TIM_Encoder_MspInit+0xe8>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8103854:	4b19      	ldr	r3, [pc, #100]	@ (81038bc <HAL_TIM_Encoder_MspInit+0xf4>)
 8103856:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 810385a:	4a18      	ldr	r2, [pc, #96]	@ (81038bc <HAL_TIM_Encoder_MspInit+0xf4>)
 810385c:	f043 0302 	orr.w	r3, r3, #2
 8103860:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8103864:	4b15      	ldr	r3, [pc, #84]	@ (81038bc <HAL_TIM_Encoder_MspInit+0xf4>)
 8103866:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 810386a:	f003 0302 	and.w	r3, r3, #2
 810386e:	613b      	str	r3, [r7, #16]
 8103870:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8103872:	4b12      	ldr	r3, [pc, #72]	@ (81038bc <HAL_TIM_Encoder_MspInit+0xf4>)
 8103874:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8103878:	4a10      	ldr	r2, [pc, #64]	@ (81038bc <HAL_TIM_Encoder_MspInit+0xf4>)
 810387a:	f043 0304 	orr.w	r3, r3, #4
 810387e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8103882:	4b0e      	ldr	r3, [pc, #56]	@ (81038bc <HAL_TIM_Encoder_MspInit+0xf4>)
 8103884:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8103888:	f003 0304 	and.w	r3, r3, #4
 810388c:	60fb      	str	r3, [r7, #12]
 810388e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8103890:	23c0      	movs	r3, #192	@ 0xc0
 8103892:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8103894:	2302      	movs	r3, #2
 8103896:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8103898:	2300      	movs	r3, #0
 810389a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810389c:	2300      	movs	r3, #0
 810389e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 81038a0:	2303      	movs	r3, #3
 81038a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 81038a4:	f107 031c 	add.w	r3, r7, #28
 81038a8:	4619      	mov	r1, r3
 81038aa:	4807      	ldr	r0, [pc, #28]	@ (81038c8 <HAL_TIM_Encoder_MspInit+0x100>)
 81038ac:	f002 f906 	bl	8105abc <HAL_GPIO_Init>
}
 81038b0:	bf00      	nop
 81038b2:	3730      	adds	r7, #48	@ 0x30
 81038b4:	46bd      	mov	sp, r7
 81038b6:	bd80      	pop	{r7, pc}
 81038b8:	40000800 	.word	0x40000800
 81038bc:	58024400 	.word	0x58024400
 81038c0:	58020c00 	.word	0x58020c00
 81038c4:	40010400 	.word	0x40010400
 81038c8:	58020800 	.word	0x58020800

081038cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 81038cc:	b580      	push	{r7, lr}
 81038ce:	b08a      	sub	sp, #40	@ 0x28
 81038d0:	af00      	add	r7, sp, #0
 81038d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81038d4:	f107 0314 	add.w	r3, r7, #20
 81038d8:	2200      	movs	r2, #0
 81038da:	601a      	str	r2, [r3, #0]
 81038dc:	605a      	str	r2, [r3, #4]
 81038de:	609a      	str	r2, [r3, #8]
 81038e0:	60da      	str	r2, [r3, #12]
 81038e2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 81038e4:	687b      	ldr	r3, [r7, #4]
 81038e6:	681b      	ldr	r3, [r3, #0]
 81038e8:	4a25      	ldr	r2, [pc, #148]	@ (8103980 <HAL_TIM_MspPostInit+0xb4>)
 81038ea:	4293      	cmp	r3, r2
 81038ec:	d120      	bne.n	8103930 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 81038ee:	4b25      	ldr	r3, [pc, #148]	@ (8103984 <HAL_TIM_MspPostInit+0xb8>)
 81038f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81038f4:	4a23      	ldr	r2, [pc, #140]	@ (8103984 <HAL_TIM_MspPostInit+0xb8>)
 81038f6:	f043 0310 	orr.w	r3, r3, #16
 81038fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81038fe:	4b21      	ldr	r3, [pc, #132]	@ (8103984 <HAL_TIM_MspPostInit+0xb8>)
 8103900:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8103904:	f003 0310 	and.w	r3, r3, #16
 8103908:	613b      	str	r3, [r7, #16]
 810390a:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 810390c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8103910:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8103912:	2302      	movs	r3, #2
 8103914:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8103916:	2300      	movs	r3, #0
 8103918:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810391a:	2300      	movs	r3, #0
 810391c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 810391e:	2301      	movs	r3, #1
 8103920:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8103922:	f107 0314 	add.w	r3, r7, #20
 8103926:	4619      	mov	r1, r3
 8103928:	4817      	ldr	r0, [pc, #92]	@ (8103988 <HAL_TIM_MspPostInit+0xbc>)
 810392a:	f002 f8c7 	bl	8105abc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 810392e:	e023      	b.n	8103978 <HAL_TIM_MspPostInit+0xac>
  else if(htim->Instance==TIM3)
 8103930:	687b      	ldr	r3, [r7, #4]
 8103932:	681b      	ldr	r3, [r3, #0]
 8103934:	4a15      	ldr	r2, [pc, #84]	@ (810398c <HAL_TIM_MspPostInit+0xc0>)
 8103936:	4293      	cmp	r3, r2
 8103938:	d11e      	bne.n	8103978 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 810393a:	4b12      	ldr	r3, [pc, #72]	@ (8103984 <HAL_TIM_MspPostInit+0xb8>)
 810393c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8103940:	4a10      	ldr	r2, [pc, #64]	@ (8103984 <HAL_TIM_MspPostInit+0xb8>)
 8103942:	f043 0301 	orr.w	r3, r3, #1
 8103946:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810394a:	4b0e      	ldr	r3, [pc, #56]	@ (8103984 <HAL_TIM_MspPostInit+0xb8>)
 810394c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8103950:	f003 0301 	and.w	r3, r3, #1
 8103954:	60fb      	str	r3, [r7, #12]
 8103956:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8103958:	2340      	movs	r3, #64	@ 0x40
 810395a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810395c:	2302      	movs	r3, #2
 810395e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8103960:	2300      	movs	r3, #0
 8103962:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8103964:	2300      	movs	r3, #0
 8103966:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8103968:	2302      	movs	r3, #2
 810396a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 810396c:	f107 0314 	add.w	r3, r7, #20
 8103970:	4619      	mov	r1, r3
 8103972:	4807      	ldr	r0, [pc, #28]	@ (8103990 <HAL_TIM_MspPostInit+0xc4>)
 8103974:	f002 f8a2 	bl	8105abc <HAL_GPIO_Init>
}
 8103978:	bf00      	nop
 810397a:	3728      	adds	r7, #40	@ 0x28
 810397c:	46bd      	mov	sp, r7
 810397e:	bd80      	pop	{r7, pc}
 8103980:	40010000 	.word	0x40010000
 8103984:	58024400 	.word	0x58024400
 8103988:	58021000 	.word	0x58021000
 810398c:	40000400 	.word	0x40000400
 8103990:	58020000 	.word	0x58020000

08103994 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8103994:	b580      	push	{r7, lr}
 8103996:	b0ba      	sub	sp, #232	@ 0xe8
 8103998:	af00      	add	r7, sp, #0
 810399a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 810399c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 81039a0:	2200      	movs	r2, #0
 81039a2:	601a      	str	r2, [r3, #0]
 81039a4:	605a      	str	r2, [r3, #4]
 81039a6:	609a      	str	r2, [r3, #8]
 81039a8:	60da      	str	r2, [r3, #12]
 81039aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81039ac:	f107 0310 	add.w	r3, r7, #16
 81039b0:	22c0      	movs	r2, #192	@ 0xc0
 81039b2:	2100      	movs	r1, #0
 81039b4:	4618      	mov	r0, r3
 81039b6:	f00a f9af 	bl	810dd18 <memset>
  if(huart->Instance==USART3)
 81039ba:	687b      	ldr	r3, [r7, #4]
 81039bc:	681b      	ldr	r3, [r3, #0]
 81039be:	4a27      	ldr	r2, [pc, #156]	@ (8103a5c <HAL_UART_MspInit+0xc8>)
 81039c0:	4293      	cmp	r3, r2
 81039c2:	d146      	bne.n	8103a52 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 81039c4:	f04f 0202 	mov.w	r2, #2
 81039c8:	f04f 0300 	mov.w	r3, #0
 81039cc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 81039d0:	2300      	movs	r3, #0
 81039d2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81039d6:	f107 0310 	add.w	r3, r7, #16
 81039da:	4618      	mov	r0, r3
 81039dc:	f003 fac6 	bl	8106f6c <HAL_RCCEx_PeriphCLKConfig>
 81039e0:	4603      	mov	r3, r0
 81039e2:	2b00      	cmp	r3, #0
 81039e4:	d001      	beq.n	81039ea <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 81039e6:	f7ff fd9f 	bl	8103528 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 81039ea:	4b1d      	ldr	r3, [pc, #116]	@ (8103a60 <HAL_UART_MspInit+0xcc>)
 81039ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81039f0:	4a1b      	ldr	r2, [pc, #108]	@ (8103a60 <HAL_UART_MspInit+0xcc>)
 81039f2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 81039f6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 81039fa:	4b19      	ldr	r3, [pc, #100]	@ (8103a60 <HAL_UART_MspInit+0xcc>)
 81039fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8103a00:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8103a04:	60fb      	str	r3, [r7, #12]
 8103a06:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8103a08:	4b15      	ldr	r3, [pc, #84]	@ (8103a60 <HAL_UART_MspInit+0xcc>)
 8103a0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8103a0e:	4a14      	ldr	r2, [pc, #80]	@ (8103a60 <HAL_UART_MspInit+0xcc>)
 8103a10:	f043 0308 	orr.w	r3, r3, #8
 8103a14:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8103a18:	4b11      	ldr	r3, [pc, #68]	@ (8103a60 <HAL_UART_MspInit+0xcc>)
 8103a1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8103a1e:	f003 0308 	and.w	r3, r3, #8
 8103a22:	60bb      	str	r3, [r7, #8]
 8103a24:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8103a26:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8103a2a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8103a2e:	2302      	movs	r3, #2
 8103a30:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8103a34:	2300      	movs	r3, #0
 8103a36:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8103a3a:	2300      	movs	r3, #0
 8103a3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8103a40:	2307      	movs	r3, #7
 8103a42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8103a46:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8103a4a:	4619      	mov	r1, r3
 8103a4c:	4805      	ldr	r0, [pc, #20]	@ (8103a64 <HAL_UART_MspInit+0xd0>)
 8103a4e:	f002 f835 	bl	8105abc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8103a52:	bf00      	nop
 8103a54:	37e8      	adds	r7, #232	@ 0xe8
 8103a56:	46bd      	mov	sp, r7
 8103a58:	bd80      	pop	{r7, pc}
 8103a5a:	bf00      	nop
 8103a5c:	40004800 	.word	0x40004800
 8103a60:	58024400 	.word	0x58024400
 8103a64:	58020c00 	.word	0x58020c00

08103a68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8103a68:	b480      	push	{r7}
 8103a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8103a6c:	bf00      	nop
 8103a6e:	e7fd      	b.n	8103a6c <NMI_Handler+0x4>

08103a70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8103a70:	b480      	push	{r7}
 8103a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8103a74:	bf00      	nop
 8103a76:	e7fd      	b.n	8103a74 <HardFault_Handler+0x4>

08103a78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8103a78:	b480      	push	{r7}
 8103a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8103a7c:	bf00      	nop
 8103a7e:	e7fd      	b.n	8103a7c <MemManage_Handler+0x4>

08103a80 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8103a80:	b480      	push	{r7}
 8103a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8103a84:	bf00      	nop
 8103a86:	e7fd      	b.n	8103a84 <BusFault_Handler+0x4>

08103a88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8103a88:	b480      	push	{r7}
 8103a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8103a8c:	bf00      	nop
 8103a8e:	e7fd      	b.n	8103a8c <UsageFault_Handler+0x4>

08103a90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8103a90:	b480      	push	{r7}
 8103a92:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8103a94:	bf00      	nop
 8103a96:	46bd      	mov	sp, r7
 8103a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103a9c:	4770      	bx	lr

08103a9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8103a9e:	b480      	push	{r7}
 8103aa0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8103aa2:	bf00      	nop
 8103aa4:	46bd      	mov	sp, r7
 8103aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103aaa:	4770      	bx	lr

08103aac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8103aac:	b480      	push	{r7}
 8103aae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8103ab0:	bf00      	nop
 8103ab2:	46bd      	mov	sp, r7
 8103ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103ab8:	4770      	bx	lr

08103aba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8103aba:	b580      	push	{r7, lr}
 8103abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8103abe:	f000 f9a1 	bl	8103e04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8103ac2:	bf00      	nop
 8103ac4:	bd80      	pop	{r7, pc}

08103ac6 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8103ac6:	b580      	push	{r7, lr}
 8103ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8103aca:	2008      	movs	r0, #8
 8103acc:	f002 f9bf 	bl	8105e4e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8103ad0:	bf00      	nop
 8103ad2:	bd80      	pop	{r7, pc}

08103ad4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8103ad4:	b580      	push	{r7, lr}
 8103ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8103ad8:	4802      	ldr	r0, [pc, #8]	@ (8103ae4 <TIM2_IRQHandler+0x10>)
 8103ada:	f006 fa9b 	bl	810a014 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8103ade:	bf00      	nop
 8103ae0:	bd80      	pop	{r7, pc}
 8103ae2:	bf00      	nop
 8103ae4:	10000390 	.word	0x10000390

08103ae8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8103ae8:	b580      	push	{r7, lr}
 8103aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8103aec:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8103af0:	f002 f9ad 	bl	8105e4e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8103af4:	bf00      	nop
 8103af6:	bd80      	pop	{r7, pc}

08103af8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8103af8:	b480      	push	{r7}
 8103afa:	af00      	add	r7, sp, #0
  return 1;
 8103afc:	2301      	movs	r3, #1
}
 8103afe:	4618      	mov	r0, r3
 8103b00:	46bd      	mov	sp, r7
 8103b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103b06:	4770      	bx	lr

08103b08 <_kill>:

int _kill(int pid, int sig)
{
 8103b08:	b580      	push	{r7, lr}
 8103b0a:	b082      	sub	sp, #8
 8103b0c:	af00      	add	r7, sp, #0
 8103b0e:	6078      	str	r0, [r7, #4]
 8103b10:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8103b12:	f00a f953 	bl	810ddbc <__errno>
 8103b16:	4603      	mov	r3, r0
 8103b18:	2216      	movs	r2, #22
 8103b1a:	601a      	str	r2, [r3, #0]
  return -1;
 8103b1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8103b20:	4618      	mov	r0, r3
 8103b22:	3708      	adds	r7, #8
 8103b24:	46bd      	mov	sp, r7
 8103b26:	bd80      	pop	{r7, pc}

08103b28 <_exit>:

void _exit (int status)
{
 8103b28:	b580      	push	{r7, lr}
 8103b2a:	b082      	sub	sp, #8
 8103b2c:	af00      	add	r7, sp, #0
 8103b2e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8103b30:	f04f 31ff 	mov.w	r1, #4294967295
 8103b34:	6878      	ldr	r0, [r7, #4]
 8103b36:	f7ff ffe7 	bl	8103b08 <_kill>
  while (1) {}    /* Make sure we hang here */
 8103b3a:	bf00      	nop
 8103b3c:	e7fd      	b.n	8103b3a <_exit+0x12>

08103b3e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8103b3e:	b580      	push	{r7, lr}
 8103b40:	b086      	sub	sp, #24
 8103b42:	af00      	add	r7, sp, #0
 8103b44:	60f8      	str	r0, [r7, #12]
 8103b46:	60b9      	str	r1, [r7, #8]
 8103b48:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  len=1;
 8103b4a:	2301      	movs	r3, #1
 8103b4c:	607b      	str	r3, [r7, #4]

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8103b4e:	2300      	movs	r3, #0
 8103b50:	617b      	str	r3, [r7, #20]
 8103b52:	e00a      	b.n	8103b6a <_read+0x2c>
  {
    *ptr++ = __io_getchar();
 8103b54:	f7ff fccc 	bl	81034f0 <__io_getchar>
 8103b58:	4601      	mov	r1, r0
 8103b5a:	68bb      	ldr	r3, [r7, #8]
 8103b5c:	1c5a      	adds	r2, r3, #1
 8103b5e:	60ba      	str	r2, [r7, #8]
 8103b60:	b2ca      	uxtb	r2, r1
 8103b62:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8103b64:	697b      	ldr	r3, [r7, #20]
 8103b66:	3301      	adds	r3, #1
 8103b68:	617b      	str	r3, [r7, #20]
 8103b6a:	697a      	ldr	r2, [r7, #20]
 8103b6c:	687b      	ldr	r3, [r7, #4]
 8103b6e:	429a      	cmp	r2, r3
 8103b70:	dbf0      	blt.n	8103b54 <_read+0x16>
  }

  return len;
 8103b72:	687b      	ldr	r3, [r7, #4]
}
 8103b74:	4618      	mov	r0, r3
 8103b76:	3718      	adds	r7, #24
 8103b78:	46bd      	mov	sp, r7
 8103b7a:	bd80      	pop	{r7, pc}

08103b7c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8103b7c:	b580      	push	{r7, lr}
 8103b7e:	b086      	sub	sp, #24
 8103b80:	af00      	add	r7, sp, #0
 8103b82:	60f8      	str	r0, [r7, #12]
 8103b84:	60b9      	str	r1, [r7, #8]
 8103b86:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8103b88:	2300      	movs	r3, #0
 8103b8a:	617b      	str	r3, [r7, #20]
 8103b8c:	e009      	b.n	8103ba2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8103b8e:	68bb      	ldr	r3, [r7, #8]
 8103b90:	1c5a      	adds	r2, r3, #1
 8103b92:	60ba      	str	r2, [r7, #8]
 8103b94:	781b      	ldrb	r3, [r3, #0]
 8103b96:	4618      	mov	r0, r3
 8103b98:	f7ff fc98 	bl	81034cc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8103b9c:	697b      	ldr	r3, [r7, #20]
 8103b9e:	3301      	adds	r3, #1
 8103ba0:	617b      	str	r3, [r7, #20]
 8103ba2:	697a      	ldr	r2, [r7, #20]
 8103ba4:	687b      	ldr	r3, [r7, #4]
 8103ba6:	429a      	cmp	r2, r3
 8103ba8:	dbf1      	blt.n	8103b8e <_write+0x12>
  }
  return len;
 8103baa:	687b      	ldr	r3, [r7, #4]
}
 8103bac:	4618      	mov	r0, r3
 8103bae:	3718      	adds	r7, #24
 8103bb0:	46bd      	mov	sp, r7
 8103bb2:	bd80      	pop	{r7, pc}

08103bb4 <_close>:

int _close(int file)
{
 8103bb4:	b480      	push	{r7}
 8103bb6:	b083      	sub	sp, #12
 8103bb8:	af00      	add	r7, sp, #0
 8103bba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8103bbc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8103bc0:	4618      	mov	r0, r3
 8103bc2:	370c      	adds	r7, #12
 8103bc4:	46bd      	mov	sp, r7
 8103bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103bca:	4770      	bx	lr

08103bcc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8103bcc:	b480      	push	{r7}
 8103bce:	b083      	sub	sp, #12
 8103bd0:	af00      	add	r7, sp, #0
 8103bd2:	6078      	str	r0, [r7, #4]
 8103bd4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8103bd6:	683b      	ldr	r3, [r7, #0]
 8103bd8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8103bdc:	605a      	str	r2, [r3, #4]
  return 0;
 8103bde:	2300      	movs	r3, #0
}
 8103be0:	4618      	mov	r0, r3
 8103be2:	370c      	adds	r7, #12
 8103be4:	46bd      	mov	sp, r7
 8103be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103bea:	4770      	bx	lr

08103bec <_isatty>:

int _isatty(int file)
{
 8103bec:	b480      	push	{r7}
 8103bee:	b083      	sub	sp, #12
 8103bf0:	af00      	add	r7, sp, #0
 8103bf2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8103bf4:	2301      	movs	r3, #1
}
 8103bf6:	4618      	mov	r0, r3
 8103bf8:	370c      	adds	r7, #12
 8103bfa:	46bd      	mov	sp, r7
 8103bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103c00:	4770      	bx	lr

08103c02 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8103c02:	b480      	push	{r7}
 8103c04:	b085      	sub	sp, #20
 8103c06:	af00      	add	r7, sp, #0
 8103c08:	60f8      	str	r0, [r7, #12]
 8103c0a:	60b9      	str	r1, [r7, #8]
 8103c0c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8103c0e:	2300      	movs	r3, #0
}
 8103c10:	4618      	mov	r0, r3
 8103c12:	3714      	adds	r7, #20
 8103c14:	46bd      	mov	sp, r7
 8103c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103c1a:	4770      	bx	lr

08103c1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8103c1c:	b580      	push	{r7, lr}
 8103c1e:	b086      	sub	sp, #24
 8103c20:	af00      	add	r7, sp, #0
 8103c22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8103c24:	4a14      	ldr	r2, [pc, #80]	@ (8103c78 <_sbrk+0x5c>)
 8103c26:	4b15      	ldr	r3, [pc, #84]	@ (8103c7c <_sbrk+0x60>)
 8103c28:	1ad3      	subs	r3, r2, r3
 8103c2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8103c2c:	697b      	ldr	r3, [r7, #20]
 8103c2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8103c30:	4b13      	ldr	r3, [pc, #76]	@ (8103c80 <_sbrk+0x64>)
 8103c32:	681b      	ldr	r3, [r3, #0]
 8103c34:	2b00      	cmp	r3, #0
 8103c36:	d102      	bne.n	8103c3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8103c38:	4b11      	ldr	r3, [pc, #68]	@ (8103c80 <_sbrk+0x64>)
 8103c3a:	4a12      	ldr	r2, [pc, #72]	@ (8103c84 <_sbrk+0x68>)
 8103c3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8103c3e:	4b10      	ldr	r3, [pc, #64]	@ (8103c80 <_sbrk+0x64>)
 8103c40:	681a      	ldr	r2, [r3, #0]
 8103c42:	687b      	ldr	r3, [r7, #4]
 8103c44:	4413      	add	r3, r2
 8103c46:	693a      	ldr	r2, [r7, #16]
 8103c48:	429a      	cmp	r2, r3
 8103c4a:	d207      	bcs.n	8103c5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8103c4c:	f00a f8b6 	bl	810ddbc <__errno>
 8103c50:	4603      	mov	r3, r0
 8103c52:	220c      	movs	r2, #12
 8103c54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8103c56:	f04f 33ff 	mov.w	r3, #4294967295
 8103c5a:	e009      	b.n	8103c70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8103c5c:	4b08      	ldr	r3, [pc, #32]	@ (8103c80 <_sbrk+0x64>)
 8103c5e:	681b      	ldr	r3, [r3, #0]
 8103c60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8103c62:	4b07      	ldr	r3, [pc, #28]	@ (8103c80 <_sbrk+0x64>)
 8103c64:	681a      	ldr	r2, [r3, #0]
 8103c66:	687b      	ldr	r3, [r7, #4]
 8103c68:	4413      	add	r3, r2
 8103c6a:	4a05      	ldr	r2, [pc, #20]	@ (8103c80 <_sbrk+0x64>)
 8103c6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8103c6e:	68fb      	ldr	r3, [r7, #12]
}
 8103c70:	4618      	mov	r0, r3
 8103c72:	3718      	adds	r7, #24
 8103c74:	46bd      	mov	sp, r7
 8103c76:	bd80      	pop	{r7, pc}
 8103c78:	10048000 	.word	0x10048000
 8103c7c:	00000400 	.word	0x00000400
 8103c80:	100008e8 	.word	0x100008e8
 8103c84:	10000a40 	.word	0x10000a40

08103c88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8103c88:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8103cc0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8103c8c:	f7fd fa32 	bl	81010f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8103c90:	480c      	ldr	r0, [pc, #48]	@ (8103cc4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8103c92:	490d      	ldr	r1, [pc, #52]	@ (8103cc8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8103c94:	4a0d      	ldr	r2, [pc, #52]	@ (8103ccc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8103c96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8103c98:	e002      	b.n	8103ca0 <LoopCopyDataInit>

08103c9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8103c9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8103c9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8103c9e:	3304      	adds	r3, #4

08103ca0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8103ca0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8103ca2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8103ca4:	d3f9      	bcc.n	8103c9a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8103ca6:	4a0a      	ldr	r2, [pc, #40]	@ (8103cd0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8103ca8:	4c0a      	ldr	r4, [pc, #40]	@ (8103cd4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8103caa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8103cac:	e001      	b.n	8103cb2 <LoopFillZerobss>

08103cae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8103cae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8103cb0:	3204      	adds	r2, #4

08103cb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8103cb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8103cb4:	d3fb      	bcc.n	8103cae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8103cb6:	f00a f887 	bl	810ddc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8103cba:	f7fe f9b5 	bl	8102028 <main>
  bx  lr
 8103cbe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8103cc0:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8103cc4:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8103cc8:	1000026c 	.word	0x1000026c
  ldr r2, =_sidata
 8103ccc:	081118b4 	.word	0x081118b4
  ldr r2, =_sbss
 8103cd0:	1000026c 	.word	0x1000026c
  ldr r4, =_ebss
 8103cd4:	10000a3c 	.word	0x10000a3c

08103cd8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8103cd8:	e7fe      	b.n	8103cd8 <ADC3_IRQHandler>
	...

08103cdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8103cdc:	b580      	push	{r7, lr}
 8103cde:	b082      	sub	sp, #8
 8103ce0:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8103ce2:	4b28      	ldr	r3, [pc, #160]	@ (8103d84 <HAL_Init+0xa8>)
 8103ce4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8103ce8:	4a26      	ldr	r2, [pc, #152]	@ (8103d84 <HAL_Init+0xa8>)
 8103cea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8103cee:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8103cf2:	4b24      	ldr	r3, [pc, #144]	@ (8103d84 <HAL_Init+0xa8>)
 8103cf4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8103cf8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8103cfc:	603b      	str	r3, [r7, #0]
 8103cfe:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8103d00:	4b21      	ldr	r3, [pc, #132]	@ (8103d88 <HAL_Init+0xac>)
 8103d02:	681b      	ldr	r3, [r3, #0]
 8103d04:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 8103d08:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8103d0c:	4a1e      	ldr	r2, [pc, #120]	@ (8103d88 <HAL_Init+0xac>)
 8103d0e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8103d12:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8103d14:	4b1c      	ldr	r3, [pc, #112]	@ (8103d88 <HAL_Init+0xac>)
 8103d16:	681b      	ldr	r3, [r3, #0]
 8103d18:	4a1b      	ldr	r2, [pc, #108]	@ (8103d88 <HAL_Init+0xac>)
 8103d1a:	f043 0301 	orr.w	r3, r3, #1
 8103d1e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8103d20:	2003      	movs	r0, #3
 8103d22:	f001 fe77 	bl	8105a14 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8103d26:	f002 ff49 	bl	8106bbc <HAL_RCC_GetSysClockFreq>
 8103d2a:	4602      	mov	r2, r0
 8103d2c:	4b15      	ldr	r3, [pc, #84]	@ (8103d84 <HAL_Init+0xa8>)
 8103d2e:	699b      	ldr	r3, [r3, #24]
 8103d30:	0a1b      	lsrs	r3, r3, #8
 8103d32:	f003 030f 	and.w	r3, r3, #15
 8103d36:	4915      	ldr	r1, [pc, #84]	@ (8103d8c <HAL_Init+0xb0>)
 8103d38:	5ccb      	ldrb	r3, [r1, r3]
 8103d3a:	f003 031f 	and.w	r3, r3, #31
 8103d3e:	fa22 f303 	lsr.w	r3, r2, r3
 8103d42:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8103d44:	4b0f      	ldr	r3, [pc, #60]	@ (8103d84 <HAL_Init+0xa8>)
 8103d46:	699b      	ldr	r3, [r3, #24]
 8103d48:	f003 030f 	and.w	r3, r3, #15
 8103d4c:	4a0f      	ldr	r2, [pc, #60]	@ (8103d8c <HAL_Init+0xb0>)
 8103d4e:	5cd3      	ldrb	r3, [r2, r3]
 8103d50:	f003 031f 	and.w	r3, r3, #31
 8103d54:	687a      	ldr	r2, [r7, #4]
 8103d56:	fa22 f303 	lsr.w	r3, r2, r3
 8103d5a:	4a0d      	ldr	r2, [pc, #52]	@ (8103d90 <HAL_Init+0xb4>)
 8103d5c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8103d5e:	4b0c      	ldr	r3, [pc, #48]	@ (8103d90 <HAL_Init+0xb4>)
 8103d60:	681b      	ldr	r3, [r3, #0]
 8103d62:	4a0c      	ldr	r2, [pc, #48]	@ (8103d94 <HAL_Init+0xb8>)
 8103d64:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8103d66:	2000      	movs	r0, #0
 8103d68:	f000 f816 	bl	8103d98 <HAL_InitTick>
 8103d6c:	4603      	mov	r3, r0
 8103d6e:	2b00      	cmp	r3, #0
 8103d70:	d001      	beq.n	8103d76 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8103d72:	2301      	movs	r3, #1
 8103d74:	e002      	b.n	8103d7c <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8103d76:	f7ff fbdd 	bl	8103534 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8103d7a:	2300      	movs	r3, #0
}
 8103d7c:	4618      	mov	r0, r3
 8103d7e:	3708      	adds	r7, #8
 8103d80:	46bd      	mov	sp, r7
 8103d82:	bd80      	pop	{r7, pc}
 8103d84:	58024400 	.word	0x58024400
 8103d88:	40024400 	.word	0x40024400
 8103d8c:	081113e8 	.word	0x081113e8
 8103d90:	10000004 	.word	0x10000004
 8103d94:	10000000 	.word	0x10000000

08103d98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8103d98:	b580      	push	{r7, lr}
 8103d9a:	b082      	sub	sp, #8
 8103d9c:	af00      	add	r7, sp, #0
 8103d9e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8103da0:	4b15      	ldr	r3, [pc, #84]	@ (8103df8 <HAL_InitTick+0x60>)
 8103da2:	781b      	ldrb	r3, [r3, #0]
 8103da4:	2b00      	cmp	r3, #0
 8103da6:	d101      	bne.n	8103dac <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8103da8:	2301      	movs	r3, #1
 8103daa:	e021      	b.n	8103df0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8103dac:	4b13      	ldr	r3, [pc, #76]	@ (8103dfc <HAL_InitTick+0x64>)
 8103dae:	681a      	ldr	r2, [r3, #0]
 8103db0:	4b11      	ldr	r3, [pc, #68]	@ (8103df8 <HAL_InitTick+0x60>)
 8103db2:	781b      	ldrb	r3, [r3, #0]
 8103db4:	4619      	mov	r1, r3
 8103db6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8103dba:	fbb3 f3f1 	udiv	r3, r3, r1
 8103dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8103dc2:	4618      	mov	r0, r3
 8103dc4:	f001 fe59 	bl	8105a7a <HAL_SYSTICK_Config>
 8103dc8:	4603      	mov	r3, r0
 8103dca:	2b00      	cmp	r3, #0
 8103dcc:	d001      	beq.n	8103dd2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8103dce:	2301      	movs	r3, #1
 8103dd0:	e00e      	b.n	8103df0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8103dd2:	687b      	ldr	r3, [r7, #4]
 8103dd4:	2b0f      	cmp	r3, #15
 8103dd6:	d80a      	bhi.n	8103dee <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8103dd8:	2200      	movs	r2, #0
 8103dda:	6879      	ldr	r1, [r7, #4]
 8103ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8103de0:	f001 fe23 	bl	8105a2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8103de4:	4a06      	ldr	r2, [pc, #24]	@ (8103e00 <HAL_InitTick+0x68>)
 8103de6:	687b      	ldr	r3, [r7, #4]
 8103de8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8103dea:	2300      	movs	r3, #0
 8103dec:	e000      	b.n	8103df0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8103dee:	2301      	movs	r3, #1
}
 8103df0:	4618      	mov	r0, r3
 8103df2:	3708      	adds	r7, #8
 8103df4:	46bd      	mov	sp, r7
 8103df6:	bd80      	pop	{r7, pc}
 8103df8:	100000a0 	.word	0x100000a0
 8103dfc:	10000000 	.word	0x10000000
 8103e00:	1000009c 	.word	0x1000009c

08103e04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8103e04:	b480      	push	{r7}
 8103e06:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8103e08:	4b06      	ldr	r3, [pc, #24]	@ (8103e24 <HAL_IncTick+0x20>)
 8103e0a:	781b      	ldrb	r3, [r3, #0]
 8103e0c:	461a      	mov	r2, r3
 8103e0e:	4b06      	ldr	r3, [pc, #24]	@ (8103e28 <HAL_IncTick+0x24>)
 8103e10:	681b      	ldr	r3, [r3, #0]
 8103e12:	4413      	add	r3, r2
 8103e14:	4a04      	ldr	r2, [pc, #16]	@ (8103e28 <HAL_IncTick+0x24>)
 8103e16:	6013      	str	r3, [r2, #0]
}
 8103e18:	bf00      	nop
 8103e1a:	46bd      	mov	sp, r7
 8103e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103e20:	4770      	bx	lr
 8103e22:	bf00      	nop
 8103e24:	100000a0 	.word	0x100000a0
 8103e28:	100008ec 	.word	0x100008ec

08103e2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8103e2c:	b480      	push	{r7}
 8103e2e:	af00      	add	r7, sp, #0
  return uwTick;
 8103e30:	4b03      	ldr	r3, [pc, #12]	@ (8103e40 <HAL_GetTick+0x14>)
 8103e32:	681b      	ldr	r3, [r3, #0]
}
 8103e34:	4618      	mov	r0, r3
 8103e36:	46bd      	mov	sp, r7
 8103e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103e3c:	4770      	bx	lr
 8103e3e:	bf00      	nop
 8103e40:	100008ec 	.word	0x100008ec

08103e44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8103e44:	b580      	push	{r7, lr}
 8103e46:	b084      	sub	sp, #16
 8103e48:	af00      	add	r7, sp, #0
 8103e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8103e4c:	f7ff ffee 	bl	8103e2c <HAL_GetTick>
 8103e50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8103e52:	687b      	ldr	r3, [r7, #4]
 8103e54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8103e56:	68fb      	ldr	r3, [r7, #12]
 8103e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103e5c:	d005      	beq.n	8103e6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8103e5e:	4b0a      	ldr	r3, [pc, #40]	@ (8103e88 <HAL_Delay+0x44>)
 8103e60:	781b      	ldrb	r3, [r3, #0]
 8103e62:	461a      	mov	r2, r3
 8103e64:	68fb      	ldr	r3, [r7, #12]
 8103e66:	4413      	add	r3, r2
 8103e68:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8103e6a:	bf00      	nop
 8103e6c:	f7ff ffde 	bl	8103e2c <HAL_GetTick>
 8103e70:	4602      	mov	r2, r0
 8103e72:	68bb      	ldr	r3, [r7, #8]
 8103e74:	1ad3      	subs	r3, r2, r3
 8103e76:	68fa      	ldr	r2, [r7, #12]
 8103e78:	429a      	cmp	r2, r3
 8103e7a:	d8f7      	bhi.n	8103e6c <HAL_Delay+0x28>
  {
  }
}
 8103e7c:	bf00      	nop
 8103e7e:	bf00      	nop
 8103e80:	3710      	adds	r7, #16
 8103e82:	46bd      	mov	sp, r7
 8103e84:	bd80      	pop	{r7, pc}
 8103e86:	bf00      	nop
 8103e88:	100000a0 	.word	0x100000a0

08103e8c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8103e8c:	b480      	push	{r7}
 8103e8e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8103e90:	4b03      	ldr	r3, [pc, #12]	@ (8103ea0 <HAL_GetREVID+0x14>)
 8103e92:	681b      	ldr	r3, [r3, #0]
 8103e94:	0c1b      	lsrs	r3, r3, #16
}
 8103e96:	4618      	mov	r0, r3
 8103e98:	46bd      	mov	sp, r7
 8103e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103e9e:	4770      	bx	lr
 8103ea0:	5c001000 	.word	0x5c001000

08103ea4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8103ea4:	b480      	push	{r7}
 8103ea6:	b083      	sub	sp, #12
 8103ea8:	af00      	add	r7, sp, #0
 8103eaa:	6078      	str	r0, [r7, #4]
 8103eac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8103eae:	687b      	ldr	r3, [r7, #4]
 8103eb0:	689b      	ldr	r3, [r3, #8]
 8103eb2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8103eb6:	683b      	ldr	r3, [r7, #0]
 8103eb8:	431a      	orrs	r2, r3
 8103eba:	687b      	ldr	r3, [r7, #4]
 8103ebc:	609a      	str	r2, [r3, #8]
}
 8103ebe:	bf00      	nop
 8103ec0:	370c      	adds	r7, #12
 8103ec2:	46bd      	mov	sp, r7
 8103ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103ec8:	4770      	bx	lr

08103eca <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8103eca:	b480      	push	{r7}
 8103ecc:	b083      	sub	sp, #12
 8103ece:	af00      	add	r7, sp, #0
 8103ed0:	6078      	str	r0, [r7, #4]
 8103ed2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8103ed4:	687b      	ldr	r3, [r7, #4]
 8103ed6:	689b      	ldr	r3, [r3, #8]
 8103ed8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8103edc:	683b      	ldr	r3, [r7, #0]
 8103ede:	431a      	orrs	r2, r3
 8103ee0:	687b      	ldr	r3, [r7, #4]
 8103ee2:	609a      	str	r2, [r3, #8]
}
 8103ee4:	bf00      	nop
 8103ee6:	370c      	adds	r7, #12
 8103ee8:	46bd      	mov	sp, r7
 8103eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103eee:	4770      	bx	lr

08103ef0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8103ef0:	b480      	push	{r7}
 8103ef2:	b083      	sub	sp, #12
 8103ef4:	af00      	add	r7, sp, #0
 8103ef6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8103ef8:	687b      	ldr	r3, [r7, #4]
 8103efa:	689b      	ldr	r3, [r3, #8]
 8103efc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8103f00:	4618      	mov	r0, r3
 8103f02:	370c      	adds	r7, #12
 8103f04:	46bd      	mov	sp, r7
 8103f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103f0a:	4770      	bx	lr

08103f0c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8103f0c:	b480      	push	{r7}
 8103f0e:	b087      	sub	sp, #28
 8103f10:	af00      	add	r7, sp, #0
 8103f12:	60f8      	str	r0, [r7, #12]
 8103f14:	60b9      	str	r1, [r7, #8]
 8103f16:	607a      	str	r2, [r7, #4]
 8103f18:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8103f1a:	68fb      	ldr	r3, [r7, #12]
 8103f1c:	3360      	adds	r3, #96	@ 0x60
 8103f1e:	461a      	mov	r2, r3
 8103f20:	68bb      	ldr	r3, [r7, #8]
 8103f22:	009b      	lsls	r3, r3, #2
 8103f24:	4413      	add	r3, r2
 8103f26:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8103f28:	697b      	ldr	r3, [r7, #20]
 8103f2a:	681b      	ldr	r3, [r3, #0]
 8103f2c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8103f30:	687b      	ldr	r3, [r7, #4]
 8103f32:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8103f36:	683b      	ldr	r3, [r7, #0]
 8103f38:	430b      	orrs	r3, r1
 8103f3a:	431a      	orrs	r2, r3
 8103f3c:	697b      	ldr	r3, [r7, #20]
 8103f3e:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8103f40:	bf00      	nop
 8103f42:	371c      	adds	r7, #28
 8103f44:	46bd      	mov	sp, r7
 8103f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103f4a:	4770      	bx	lr

08103f4c <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8103f4c:	b480      	push	{r7}
 8103f4e:	b085      	sub	sp, #20
 8103f50:	af00      	add	r7, sp, #0
 8103f52:	60f8      	str	r0, [r7, #12]
 8103f54:	60b9      	str	r1, [r7, #8]
 8103f56:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8103f58:	68fb      	ldr	r3, [r7, #12]
 8103f5a:	691b      	ldr	r3, [r3, #16]
 8103f5c:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8103f60:	68bb      	ldr	r3, [r7, #8]
 8103f62:	f003 031f 	and.w	r3, r3, #31
 8103f66:	6879      	ldr	r1, [r7, #4]
 8103f68:	fa01 f303 	lsl.w	r3, r1, r3
 8103f6c:	431a      	orrs	r2, r3
 8103f6e:	68fb      	ldr	r3, [r7, #12]
 8103f70:	611a      	str	r2, [r3, #16]
}
 8103f72:	bf00      	nop
 8103f74:	3714      	adds	r7, #20
 8103f76:	46bd      	mov	sp, r7
 8103f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103f7c:	4770      	bx	lr

08103f7e <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8103f7e:	b480      	push	{r7}
 8103f80:	b087      	sub	sp, #28
 8103f82:	af00      	add	r7, sp, #0
 8103f84:	60f8      	str	r0, [r7, #12]
 8103f86:	60b9      	str	r1, [r7, #8]
 8103f88:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8103f8a:	68fb      	ldr	r3, [r7, #12]
 8103f8c:	3360      	adds	r3, #96	@ 0x60
 8103f8e:	461a      	mov	r2, r3
 8103f90:	68bb      	ldr	r3, [r7, #8]
 8103f92:	009b      	lsls	r3, r3, #2
 8103f94:	4413      	add	r3, r2
 8103f96:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8103f98:	697b      	ldr	r3, [r7, #20]
 8103f9a:	681b      	ldr	r3, [r3, #0]
 8103f9c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8103fa0:	687b      	ldr	r3, [r7, #4]
 8103fa2:	431a      	orrs	r2, r3
 8103fa4:	697b      	ldr	r3, [r7, #20]
 8103fa6:	601a      	str	r2, [r3, #0]
  }
}
 8103fa8:	bf00      	nop
 8103faa:	371c      	adds	r7, #28
 8103fac:	46bd      	mov	sp, r7
 8103fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103fb2:	4770      	bx	lr

08103fb4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8103fb4:	b480      	push	{r7}
 8103fb6:	b083      	sub	sp, #12
 8103fb8:	af00      	add	r7, sp, #0
 8103fba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8103fbc:	687b      	ldr	r3, [r7, #4]
 8103fbe:	68db      	ldr	r3, [r3, #12]
 8103fc0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8103fc4:	2b00      	cmp	r3, #0
 8103fc6:	d101      	bne.n	8103fcc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8103fc8:	2301      	movs	r3, #1
 8103fca:	e000      	b.n	8103fce <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8103fcc:	2300      	movs	r3, #0
}
 8103fce:	4618      	mov	r0, r3
 8103fd0:	370c      	adds	r7, #12
 8103fd2:	46bd      	mov	sp, r7
 8103fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103fd8:	4770      	bx	lr

08103fda <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8103fda:	b480      	push	{r7}
 8103fdc:	b087      	sub	sp, #28
 8103fde:	af00      	add	r7, sp, #0
 8103fe0:	60f8      	str	r0, [r7, #12]
 8103fe2:	60b9      	str	r1, [r7, #8]
 8103fe4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8103fe6:	68fb      	ldr	r3, [r7, #12]
 8103fe8:	3330      	adds	r3, #48	@ 0x30
 8103fea:	461a      	mov	r2, r3
 8103fec:	68bb      	ldr	r3, [r7, #8]
 8103fee:	0a1b      	lsrs	r3, r3, #8
 8103ff0:	009b      	lsls	r3, r3, #2
 8103ff2:	f003 030c 	and.w	r3, r3, #12
 8103ff6:	4413      	add	r3, r2
 8103ff8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8103ffa:	697b      	ldr	r3, [r7, #20]
 8103ffc:	681a      	ldr	r2, [r3, #0]
 8103ffe:	68bb      	ldr	r3, [r7, #8]
 8104000:	f003 031f 	and.w	r3, r3, #31
 8104004:	211f      	movs	r1, #31
 8104006:	fa01 f303 	lsl.w	r3, r1, r3
 810400a:	43db      	mvns	r3, r3
 810400c:	401a      	ands	r2, r3
 810400e:	687b      	ldr	r3, [r7, #4]
 8104010:	0e9b      	lsrs	r3, r3, #26
 8104012:	f003 011f 	and.w	r1, r3, #31
 8104016:	68bb      	ldr	r3, [r7, #8]
 8104018:	f003 031f 	and.w	r3, r3, #31
 810401c:	fa01 f303 	lsl.w	r3, r1, r3
 8104020:	431a      	orrs	r2, r3
 8104022:	697b      	ldr	r3, [r7, #20]
 8104024:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8104026:	bf00      	nop
 8104028:	371c      	adds	r7, #28
 810402a:	46bd      	mov	sp, r7
 810402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104030:	4770      	bx	lr

08104032 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8104032:	b480      	push	{r7}
 8104034:	b087      	sub	sp, #28
 8104036:	af00      	add	r7, sp, #0
 8104038:	60f8      	str	r0, [r7, #12]
 810403a:	60b9      	str	r1, [r7, #8]
 810403c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 810403e:	68fb      	ldr	r3, [r7, #12]
 8104040:	3314      	adds	r3, #20
 8104042:	461a      	mov	r2, r3
 8104044:	68bb      	ldr	r3, [r7, #8]
 8104046:	0e5b      	lsrs	r3, r3, #25
 8104048:	009b      	lsls	r3, r3, #2
 810404a:	f003 0304 	and.w	r3, r3, #4
 810404e:	4413      	add	r3, r2
 8104050:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8104052:	697b      	ldr	r3, [r7, #20]
 8104054:	681a      	ldr	r2, [r3, #0]
 8104056:	68bb      	ldr	r3, [r7, #8]
 8104058:	0d1b      	lsrs	r3, r3, #20
 810405a:	f003 031f 	and.w	r3, r3, #31
 810405e:	2107      	movs	r1, #7
 8104060:	fa01 f303 	lsl.w	r3, r1, r3
 8104064:	43db      	mvns	r3, r3
 8104066:	401a      	ands	r2, r3
 8104068:	68bb      	ldr	r3, [r7, #8]
 810406a:	0d1b      	lsrs	r3, r3, #20
 810406c:	f003 031f 	and.w	r3, r3, #31
 8104070:	6879      	ldr	r1, [r7, #4]
 8104072:	fa01 f303 	lsl.w	r3, r1, r3
 8104076:	431a      	orrs	r2, r3
 8104078:	697b      	ldr	r3, [r7, #20]
 810407a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 810407c:	bf00      	nop
 810407e:	371c      	adds	r7, #28
 8104080:	46bd      	mov	sp, r7
 8104082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104086:	4770      	bx	lr

08104088 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8104088:	b480      	push	{r7}
 810408a:	b085      	sub	sp, #20
 810408c:	af00      	add	r7, sp, #0
 810408e:	60f8      	str	r0, [r7, #12]
 8104090:	60b9      	str	r1, [r7, #8]
 8104092:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8104094:	68fb      	ldr	r3, [r7, #12]
 8104096:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 810409a:	68bb      	ldr	r3, [r7, #8]
 810409c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81040a0:	43db      	mvns	r3, r3
 81040a2:	401a      	ands	r2, r3
 81040a4:	687b      	ldr	r3, [r7, #4]
 81040a6:	f003 0318 	and.w	r3, r3, #24
 81040aa:	4908      	ldr	r1, [pc, #32]	@ (81040cc <LL_ADC_SetChannelSingleDiff+0x44>)
 81040ac:	40d9      	lsrs	r1, r3
 81040ae:	68bb      	ldr	r3, [r7, #8]
 81040b0:	400b      	ands	r3, r1
 81040b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81040b6:	431a      	orrs	r2, r3
 81040b8:	68fb      	ldr	r3, [r7, #12]
 81040ba:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 81040be:	bf00      	nop
 81040c0:	3714      	adds	r7, #20
 81040c2:	46bd      	mov	sp, r7
 81040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81040c8:	4770      	bx	lr
 81040ca:	bf00      	nop
 81040cc:	000fffff 	.word	0x000fffff

081040d0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 81040d0:	b480      	push	{r7}
 81040d2:	b083      	sub	sp, #12
 81040d4:	af00      	add	r7, sp, #0
 81040d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 81040d8:	687b      	ldr	r3, [r7, #4]
 81040da:	689b      	ldr	r3, [r3, #8]
 81040dc:	f003 031f 	and.w	r3, r3, #31
}
 81040e0:	4618      	mov	r0, r3
 81040e2:	370c      	adds	r7, #12
 81040e4:	46bd      	mov	sp, r7
 81040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81040ea:	4770      	bx	lr

081040ec <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 81040ec:	b480      	push	{r7}
 81040ee:	b083      	sub	sp, #12
 81040f0:	af00      	add	r7, sp, #0
 81040f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 81040f4:	687b      	ldr	r3, [r7, #4]
 81040f6:	689b      	ldr	r3, [r3, #8]
 81040f8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 81040fc:	4618      	mov	r0, r3
 81040fe:	370c      	adds	r7, #12
 8104100:	46bd      	mov	sp, r7
 8104102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104106:	4770      	bx	lr

08104108 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8104108:	b480      	push	{r7}
 810410a:	b083      	sub	sp, #12
 810410c:	af00      	add	r7, sp, #0
 810410e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8104110:	687b      	ldr	r3, [r7, #4]
 8104112:	689b      	ldr	r3, [r3, #8]
 8104114:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8104118:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 810411c:	687a      	ldr	r2, [r7, #4]
 810411e:	6093      	str	r3, [r2, #8]
}
 8104120:	bf00      	nop
 8104122:	370c      	adds	r7, #12
 8104124:	46bd      	mov	sp, r7
 8104126:	f85d 7b04 	ldr.w	r7, [sp], #4
 810412a:	4770      	bx	lr

0810412c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 810412c:	b480      	push	{r7}
 810412e:	b083      	sub	sp, #12
 8104130:	af00      	add	r7, sp, #0
 8104132:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8104134:	687b      	ldr	r3, [r7, #4]
 8104136:	689b      	ldr	r3, [r3, #8]
 8104138:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810413c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104140:	d101      	bne.n	8104146 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8104142:	2301      	movs	r3, #1
 8104144:	e000      	b.n	8104148 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8104146:	2300      	movs	r3, #0
}
 8104148:	4618      	mov	r0, r3
 810414a:	370c      	adds	r7, #12
 810414c:	46bd      	mov	sp, r7
 810414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104152:	4770      	bx	lr

08104154 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8104154:	b480      	push	{r7}
 8104156:	b083      	sub	sp, #12
 8104158:	af00      	add	r7, sp, #0
 810415a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 810415c:	687b      	ldr	r3, [r7, #4]
 810415e:	689b      	ldr	r3, [r3, #8]
 8104160:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8104164:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8104168:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 810416c:	687b      	ldr	r3, [r7, #4]
 810416e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8104170:	bf00      	nop
 8104172:	370c      	adds	r7, #12
 8104174:	46bd      	mov	sp, r7
 8104176:	f85d 7b04 	ldr.w	r7, [sp], #4
 810417a:	4770      	bx	lr

0810417c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 810417c:	b480      	push	{r7}
 810417e:	b083      	sub	sp, #12
 8104180:	af00      	add	r7, sp, #0
 8104182:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8104184:	687b      	ldr	r3, [r7, #4]
 8104186:	689b      	ldr	r3, [r3, #8]
 8104188:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 810418c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8104190:	d101      	bne.n	8104196 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8104192:	2301      	movs	r3, #1
 8104194:	e000      	b.n	8104198 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8104196:	2300      	movs	r3, #0
}
 8104198:	4618      	mov	r0, r3
 810419a:	370c      	adds	r7, #12
 810419c:	46bd      	mov	sp, r7
 810419e:	f85d 7b04 	ldr.w	r7, [sp], #4
 81041a2:	4770      	bx	lr

081041a4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 81041a4:	b480      	push	{r7}
 81041a6:	b083      	sub	sp, #12
 81041a8:	af00      	add	r7, sp, #0
 81041aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 81041ac:	687b      	ldr	r3, [r7, #4]
 81041ae:	689b      	ldr	r3, [r3, #8]
 81041b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 81041b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 81041b8:	f043 0201 	orr.w	r2, r3, #1
 81041bc:	687b      	ldr	r3, [r7, #4]
 81041be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 81041c0:	bf00      	nop
 81041c2:	370c      	adds	r7, #12
 81041c4:	46bd      	mov	sp, r7
 81041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81041ca:	4770      	bx	lr

081041cc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 81041cc:	b480      	push	{r7}
 81041ce:	b083      	sub	sp, #12
 81041d0:	af00      	add	r7, sp, #0
 81041d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 81041d4:	687b      	ldr	r3, [r7, #4]
 81041d6:	689b      	ldr	r3, [r3, #8]
 81041d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 81041dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 81041e0:	f043 0202 	orr.w	r2, r3, #2
 81041e4:	687b      	ldr	r3, [r7, #4]
 81041e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 81041e8:	bf00      	nop
 81041ea:	370c      	adds	r7, #12
 81041ec:	46bd      	mov	sp, r7
 81041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81041f2:	4770      	bx	lr

081041f4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 81041f4:	b480      	push	{r7}
 81041f6:	b083      	sub	sp, #12
 81041f8:	af00      	add	r7, sp, #0
 81041fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 81041fc:	687b      	ldr	r3, [r7, #4]
 81041fe:	689b      	ldr	r3, [r3, #8]
 8104200:	f003 0301 	and.w	r3, r3, #1
 8104204:	2b01      	cmp	r3, #1
 8104206:	d101      	bne.n	810420c <LL_ADC_IsEnabled+0x18>
 8104208:	2301      	movs	r3, #1
 810420a:	e000      	b.n	810420e <LL_ADC_IsEnabled+0x1a>
 810420c:	2300      	movs	r3, #0
}
 810420e:	4618      	mov	r0, r3
 8104210:	370c      	adds	r7, #12
 8104212:	46bd      	mov	sp, r7
 8104214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104218:	4770      	bx	lr

0810421a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 810421a:	b480      	push	{r7}
 810421c:	b083      	sub	sp, #12
 810421e:	af00      	add	r7, sp, #0
 8104220:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8104222:	687b      	ldr	r3, [r7, #4]
 8104224:	689b      	ldr	r3, [r3, #8]
 8104226:	f003 0302 	and.w	r3, r3, #2
 810422a:	2b02      	cmp	r3, #2
 810422c:	d101      	bne.n	8104232 <LL_ADC_IsDisableOngoing+0x18>
 810422e:	2301      	movs	r3, #1
 8104230:	e000      	b.n	8104234 <LL_ADC_IsDisableOngoing+0x1a>
 8104232:	2300      	movs	r3, #0
}
 8104234:	4618      	mov	r0, r3
 8104236:	370c      	adds	r7, #12
 8104238:	46bd      	mov	sp, r7
 810423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810423e:	4770      	bx	lr

08104240 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8104240:	b480      	push	{r7}
 8104242:	b083      	sub	sp, #12
 8104244:	af00      	add	r7, sp, #0
 8104246:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8104248:	687b      	ldr	r3, [r7, #4]
 810424a:	689b      	ldr	r3, [r3, #8]
 810424c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8104250:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8104254:	f043 0204 	orr.w	r2, r3, #4
 8104258:	687b      	ldr	r3, [r7, #4]
 810425a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 810425c:	bf00      	nop
 810425e:	370c      	adds	r7, #12
 8104260:	46bd      	mov	sp, r7
 8104262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104266:	4770      	bx	lr

08104268 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8104268:	b480      	push	{r7}
 810426a:	b083      	sub	sp, #12
 810426c:	af00      	add	r7, sp, #0
 810426e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8104270:	687b      	ldr	r3, [r7, #4]
 8104272:	689b      	ldr	r3, [r3, #8]
 8104274:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8104278:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 810427c:	f043 0210 	orr.w	r2, r3, #16
 8104280:	687b      	ldr	r3, [r7, #4]
 8104282:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8104284:	bf00      	nop
 8104286:	370c      	adds	r7, #12
 8104288:	46bd      	mov	sp, r7
 810428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810428e:	4770      	bx	lr

08104290 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8104290:	b480      	push	{r7}
 8104292:	b083      	sub	sp, #12
 8104294:	af00      	add	r7, sp, #0
 8104296:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8104298:	687b      	ldr	r3, [r7, #4]
 810429a:	689b      	ldr	r3, [r3, #8]
 810429c:	f003 0304 	and.w	r3, r3, #4
 81042a0:	2b04      	cmp	r3, #4
 81042a2:	d101      	bne.n	81042a8 <LL_ADC_REG_IsConversionOngoing+0x18>
 81042a4:	2301      	movs	r3, #1
 81042a6:	e000      	b.n	81042aa <LL_ADC_REG_IsConversionOngoing+0x1a>
 81042a8:	2300      	movs	r3, #0
}
 81042aa:	4618      	mov	r0, r3
 81042ac:	370c      	adds	r7, #12
 81042ae:	46bd      	mov	sp, r7
 81042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81042b4:	4770      	bx	lr

081042b6 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 81042b6:	b480      	push	{r7}
 81042b8:	b083      	sub	sp, #12
 81042ba:	af00      	add	r7, sp, #0
 81042bc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 81042be:	687b      	ldr	r3, [r7, #4]
 81042c0:	689b      	ldr	r3, [r3, #8]
 81042c2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 81042c6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 81042ca:	f043 0220 	orr.w	r2, r3, #32
 81042ce:	687b      	ldr	r3, [r7, #4]
 81042d0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 81042d2:	bf00      	nop
 81042d4:	370c      	adds	r7, #12
 81042d6:	46bd      	mov	sp, r7
 81042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81042dc:	4770      	bx	lr

081042de <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 81042de:	b480      	push	{r7}
 81042e0:	b083      	sub	sp, #12
 81042e2:	af00      	add	r7, sp, #0
 81042e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 81042e6:	687b      	ldr	r3, [r7, #4]
 81042e8:	689b      	ldr	r3, [r3, #8]
 81042ea:	f003 0308 	and.w	r3, r3, #8
 81042ee:	2b08      	cmp	r3, #8
 81042f0:	d101      	bne.n	81042f6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 81042f2:	2301      	movs	r3, #1
 81042f4:	e000      	b.n	81042f8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 81042f6:	2300      	movs	r3, #0
}
 81042f8:	4618      	mov	r0, r3
 81042fa:	370c      	adds	r7, #12
 81042fc:	46bd      	mov	sp, r7
 81042fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104302:	4770      	bx	lr

08104304 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8104304:	b590      	push	{r4, r7, lr}
 8104306:	b089      	sub	sp, #36	@ 0x24
 8104308:	af00      	add	r7, sp, #0
 810430a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 810430c:	2300      	movs	r3, #0
 810430e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8104310:	2300      	movs	r3, #0
 8104312:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8104314:	687b      	ldr	r3, [r7, #4]
 8104316:	2b00      	cmp	r3, #0
 8104318:	d101      	bne.n	810431e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 810431a:	2301      	movs	r3, #1
 810431c:	e18f      	b.n	810463e <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 810431e:	687b      	ldr	r3, [r7, #4]
 8104320:	68db      	ldr	r3, [r3, #12]
 8104322:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8104324:	687b      	ldr	r3, [r7, #4]
 8104326:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104328:	2b00      	cmp	r3, #0
 810432a:	d109      	bne.n	8104340 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 810432c:	6878      	ldr	r0, [r7, #4]
 810432e:	f7ff f91b 	bl	8103568 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8104332:	687b      	ldr	r3, [r7, #4]
 8104334:	2200      	movs	r2, #0
 8104336:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8104338:	687b      	ldr	r3, [r7, #4]
 810433a:	2200      	movs	r2, #0
 810433c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8104340:	687b      	ldr	r3, [r7, #4]
 8104342:	681b      	ldr	r3, [r3, #0]
 8104344:	4618      	mov	r0, r3
 8104346:	f7ff fef1 	bl	810412c <LL_ADC_IsDeepPowerDownEnabled>
 810434a:	4603      	mov	r3, r0
 810434c:	2b00      	cmp	r3, #0
 810434e:	d004      	beq.n	810435a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8104350:	687b      	ldr	r3, [r7, #4]
 8104352:	681b      	ldr	r3, [r3, #0]
 8104354:	4618      	mov	r0, r3
 8104356:	f7ff fed7 	bl	8104108 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 810435a:	687b      	ldr	r3, [r7, #4]
 810435c:	681b      	ldr	r3, [r3, #0]
 810435e:	4618      	mov	r0, r3
 8104360:	f7ff ff0c 	bl	810417c <LL_ADC_IsInternalRegulatorEnabled>
 8104364:	4603      	mov	r3, r0
 8104366:	2b00      	cmp	r3, #0
 8104368:	d114      	bne.n	8104394 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 810436a:	687b      	ldr	r3, [r7, #4]
 810436c:	681b      	ldr	r3, [r3, #0]
 810436e:	4618      	mov	r0, r3
 8104370:	f7ff fef0 	bl	8104154 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8104374:	4b88      	ldr	r3, [pc, #544]	@ (8104598 <HAL_ADC_Init+0x294>)
 8104376:	681b      	ldr	r3, [r3, #0]
 8104378:	099b      	lsrs	r3, r3, #6
 810437a:	4a88      	ldr	r2, [pc, #544]	@ (810459c <HAL_ADC_Init+0x298>)
 810437c:	fba2 2303 	umull	r2, r3, r2, r3
 8104380:	099b      	lsrs	r3, r3, #6
 8104382:	3301      	adds	r3, #1
 8104384:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8104386:	e002      	b.n	810438e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8104388:	68bb      	ldr	r3, [r7, #8]
 810438a:	3b01      	subs	r3, #1
 810438c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 810438e:	68bb      	ldr	r3, [r7, #8]
 8104390:	2b00      	cmp	r3, #0
 8104392:	d1f9      	bne.n	8104388 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8104394:	687b      	ldr	r3, [r7, #4]
 8104396:	681b      	ldr	r3, [r3, #0]
 8104398:	4618      	mov	r0, r3
 810439a:	f7ff feef 	bl	810417c <LL_ADC_IsInternalRegulatorEnabled>
 810439e:	4603      	mov	r3, r0
 81043a0:	2b00      	cmp	r3, #0
 81043a2:	d10d      	bne.n	81043c0 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 81043a4:	687b      	ldr	r3, [r7, #4]
 81043a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81043a8:	f043 0210 	orr.w	r2, r3, #16
 81043ac:	687b      	ldr	r3, [r7, #4]
 81043ae:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 81043b0:	687b      	ldr	r3, [r7, #4]
 81043b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81043b4:	f043 0201 	orr.w	r2, r3, #1
 81043b8:	687b      	ldr	r3, [r7, #4]
 81043ba:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 81043bc:	2301      	movs	r3, #1
 81043be:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 81043c0:	687b      	ldr	r3, [r7, #4]
 81043c2:	681b      	ldr	r3, [r3, #0]
 81043c4:	4618      	mov	r0, r3
 81043c6:	f7ff ff63 	bl	8104290 <LL_ADC_REG_IsConversionOngoing>
 81043ca:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 81043cc:	687b      	ldr	r3, [r7, #4]
 81043ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81043d0:	f003 0310 	and.w	r3, r3, #16
 81043d4:	2b00      	cmp	r3, #0
 81043d6:	f040 8129 	bne.w	810462c <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 81043da:	697b      	ldr	r3, [r7, #20]
 81043dc:	2b00      	cmp	r3, #0
 81043de:	f040 8125 	bne.w	810462c <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 81043e2:	687b      	ldr	r3, [r7, #4]
 81043e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81043e6:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 81043ea:	f043 0202 	orr.w	r2, r3, #2
 81043ee:	687b      	ldr	r3, [r7, #4]
 81043f0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 81043f2:	687b      	ldr	r3, [r7, #4]
 81043f4:	681b      	ldr	r3, [r3, #0]
 81043f6:	4618      	mov	r0, r3
 81043f8:	f7ff fefc 	bl	81041f4 <LL_ADC_IsEnabled>
 81043fc:	4603      	mov	r3, r0
 81043fe:	2b00      	cmp	r3, #0
 8104400:	d136      	bne.n	8104470 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8104402:	687b      	ldr	r3, [r7, #4]
 8104404:	681b      	ldr	r3, [r3, #0]
 8104406:	4a66      	ldr	r2, [pc, #408]	@ (81045a0 <HAL_ADC_Init+0x29c>)
 8104408:	4293      	cmp	r3, r2
 810440a:	d004      	beq.n	8104416 <HAL_ADC_Init+0x112>
 810440c:	687b      	ldr	r3, [r7, #4]
 810440e:	681b      	ldr	r3, [r3, #0]
 8104410:	4a64      	ldr	r2, [pc, #400]	@ (81045a4 <HAL_ADC_Init+0x2a0>)
 8104412:	4293      	cmp	r3, r2
 8104414:	d10e      	bne.n	8104434 <HAL_ADC_Init+0x130>
 8104416:	4862      	ldr	r0, [pc, #392]	@ (81045a0 <HAL_ADC_Init+0x29c>)
 8104418:	f7ff feec 	bl	81041f4 <LL_ADC_IsEnabled>
 810441c:	4604      	mov	r4, r0
 810441e:	4861      	ldr	r0, [pc, #388]	@ (81045a4 <HAL_ADC_Init+0x2a0>)
 8104420:	f7ff fee8 	bl	81041f4 <LL_ADC_IsEnabled>
 8104424:	4603      	mov	r3, r0
 8104426:	4323      	orrs	r3, r4
 8104428:	2b00      	cmp	r3, #0
 810442a:	bf0c      	ite	eq
 810442c:	2301      	moveq	r3, #1
 810442e:	2300      	movne	r3, #0
 8104430:	b2db      	uxtb	r3, r3
 8104432:	e008      	b.n	8104446 <HAL_ADC_Init+0x142>
 8104434:	485c      	ldr	r0, [pc, #368]	@ (81045a8 <HAL_ADC_Init+0x2a4>)
 8104436:	f7ff fedd 	bl	81041f4 <LL_ADC_IsEnabled>
 810443a:	4603      	mov	r3, r0
 810443c:	2b00      	cmp	r3, #0
 810443e:	bf0c      	ite	eq
 8104440:	2301      	moveq	r3, #1
 8104442:	2300      	movne	r3, #0
 8104444:	b2db      	uxtb	r3, r3
 8104446:	2b00      	cmp	r3, #0
 8104448:	d012      	beq.n	8104470 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 810444a:	687b      	ldr	r3, [r7, #4]
 810444c:	681b      	ldr	r3, [r3, #0]
 810444e:	4a54      	ldr	r2, [pc, #336]	@ (81045a0 <HAL_ADC_Init+0x29c>)
 8104450:	4293      	cmp	r3, r2
 8104452:	d004      	beq.n	810445e <HAL_ADC_Init+0x15a>
 8104454:	687b      	ldr	r3, [r7, #4]
 8104456:	681b      	ldr	r3, [r3, #0]
 8104458:	4a52      	ldr	r2, [pc, #328]	@ (81045a4 <HAL_ADC_Init+0x2a0>)
 810445a:	4293      	cmp	r3, r2
 810445c:	d101      	bne.n	8104462 <HAL_ADC_Init+0x15e>
 810445e:	4a53      	ldr	r2, [pc, #332]	@ (81045ac <HAL_ADC_Init+0x2a8>)
 8104460:	e000      	b.n	8104464 <HAL_ADC_Init+0x160>
 8104462:	4a53      	ldr	r2, [pc, #332]	@ (81045b0 <HAL_ADC_Init+0x2ac>)
 8104464:	687b      	ldr	r3, [r7, #4]
 8104466:	685b      	ldr	r3, [r3, #4]
 8104468:	4619      	mov	r1, r3
 810446a:	4610      	mov	r0, r2
 810446c:	f7ff fd1a 	bl	8103ea4 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8104470:	f7ff fd0c 	bl	8103e8c <HAL_GetREVID>
 8104474:	4603      	mov	r3, r0
 8104476:	f241 0203 	movw	r2, #4099	@ 0x1003
 810447a:	4293      	cmp	r3, r2
 810447c:	d914      	bls.n	81044a8 <HAL_ADC_Init+0x1a4>
 810447e:	687b      	ldr	r3, [r7, #4]
 8104480:	689b      	ldr	r3, [r3, #8]
 8104482:	2b10      	cmp	r3, #16
 8104484:	d110      	bne.n	81044a8 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8104486:	687b      	ldr	r3, [r7, #4]
 8104488:	7d5b      	ldrb	r3, [r3, #21]
 810448a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 810448c:	687b      	ldr	r3, [r7, #4]
 810448e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8104490:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8104492:	687b      	ldr	r3, [r7, #4]
 8104494:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8104496:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8104498:	687b      	ldr	r3, [r7, #4]
 810449a:	7f1b      	ldrb	r3, [r3, #28]
 810449c:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 810449e:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 81044a0:	f043 030c 	orr.w	r3, r3, #12
 81044a4:	61bb      	str	r3, [r7, #24]
 81044a6:	e00d      	b.n	81044c4 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 81044a8:	687b      	ldr	r3, [r7, #4]
 81044aa:	7d5b      	ldrb	r3, [r3, #21]
 81044ac:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 81044ae:	687b      	ldr	r3, [r7, #4]
 81044b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 81044b2:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 81044b4:	687b      	ldr	r3, [r7, #4]
 81044b6:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 81044b8:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 81044ba:	687b      	ldr	r3, [r7, #4]
 81044bc:	7f1b      	ldrb	r3, [r3, #28]
 81044be:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 81044c0:	4313      	orrs	r3, r2
 81044c2:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 81044c4:	687b      	ldr	r3, [r7, #4]
 81044c6:	7f1b      	ldrb	r3, [r3, #28]
 81044c8:	2b01      	cmp	r3, #1
 81044ca:	d106      	bne.n	81044da <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 81044cc:	687b      	ldr	r3, [r7, #4]
 81044ce:	6a1b      	ldr	r3, [r3, #32]
 81044d0:	3b01      	subs	r3, #1
 81044d2:	045b      	lsls	r3, r3, #17
 81044d4:	69ba      	ldr	r2, [r7, #24]
 81044d6:	4313      	orrs	r3, r2
 81044d8:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 81044da:	687b      	ldr	r3, [r7, #4]
 81044dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81044de:	2b00      	cmp	r3, #0
 81044e0:	d009      	beq.n	81044f6 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 81044e2:	687b      	ldr	r3, [r7, #4]
 81044e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81044e6:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 81044ea:	687b      	ldr	r3, [r7, #4]
 81044ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81044ee:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 81044f0:	69ba      	ldr	r2, [r7, #24]
 81044f2:	4313      	orrs	r3, r2
 81044f4:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 81044f6:	687b      	ldr	r3, [r7, #4]
 81044f8:	681b      	ldr	r3, [r3, #0]
 81044fa:	68da      	ldr	r2, [r3, #12]
 81044fc:	4b2d      	ldr	r3, [pc, #180]	@ (81045b4 <HAL_ADC_Init+0x2b0>)
 81044fe:	4013      	ands	r3, r2
 8104500:	687a      	ldr	r2, [r7, #4]
 8104502:	6812      	ldr	r2, [r2, #0]
 8104504:	69b9      	ldr	r1, [r7, #24]
 8104506:	430b      	orrs	r3, r1
 8104508:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 810450a:	687b      	ldr	r3, [r7, #4]
 810450c:	681b      	ldr	r3, [r3, #0]
 810450e:	4618      	mov	r0, r3
 8104510:	f7ff febe 	bl	8104290 <LL_ADC_REG_IsConversionOngoing>
 8104514:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8104516:	687b      	ldr	r3, [r7, #4]
 8104518:	681b      	ldr	r3, [r3, #0]
 810451a:	4618      	mov	r0, r3
 810451c:	f7ff fedf 	bl	81042de <LL_ADC_INJ_IsConversionOngoing>
 8104520:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8104522:	693b      	ldr	r3, [r7, #16]
 8104524:	2b00      	cmp	r3, #0
 8104526:	d15f      	bne.n	81045e8 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8104528:	68fb      	ldr	r3, [r7, #12]
 810452a:	2b00      	cmp	r3, #0
 810452c:	d15c      	bne.n	81045e8 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 810452e:	687b      	ldr	r3, [r7, #4]
 8104530:	7d1b      	ldrb	r3, [r3, #20]
 8104532:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8104534:	687b      	ldr	r3, [r7, #4]
 8104536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8104538:	4313      	orrs	r3, r2
 810453a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 810453c:	687b      	ldr	r3, [r7, #4]
 810453e:	681b      	ldr	r3, [r3, #0]
 8104540:	68db      	ldr	r3, [r3, #12]
 8104542:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8104546:	f023 0303 	bic.w	r3, r3, #3
 810454a:	687a      	ldr	r2, [r7, #4]
 810454c:	6812      	ldr	r2, [r2, #0]
 810454e:	69b9      	ldr	r1, [r7, #24]
 8104550:	430b      	orrs	r3, r1
 8104552:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8104554:	687b      	ldr	r3, [r7, #4]
 8104556:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 810455a:	2b01      	cmp	r3, #1
 810455c:	d12e      	bne.n	81045bc <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 810455e:	687b      	ldr	r3, [r7, #4]
 8104560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8104562:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8104564:	687b      	ldr	r3, [r7, #4]
 8104566:	681b      	ldr	r3, [r3, #0]
 8104568:	691a      	ldr	r2, [r3, #16]
 810456a:	4b13      	ldr	r3, [pc, #76]	@ (81045b8 <HAL_ADC_Init+0x2b4>)
 810456c:	4013      	ands	r3, r2
 810456e:	687a      	ldr	r2, [r7, #4]
 8104570:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8104572:	3a01      	subs	r2, #1
 8104574:	0411      	lsls	r1, r2, #16
 8104576:	687a      	ldr	r2, [r7, #4]
 8104578:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 810457a:	4311      	orrs	r1, r2
 810457c:	687a      	ldr	r2, [r7, #4]
 810457e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8104580:	4311      	orrs	r1, r2
 8104582:	687a      	ldr	r2, [r7, #4]
 8104584:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8104586:	430a      	orrs	r2, r1
 8104588:	431a      	orrs	r2, r3
 810458a:	687b      	ldr	r3, [r7, #4]
 810458c:	681b      	ldr	r3, [r3, #0]
 810458e:	f042 0201 	orr.w	r2, r2, #1
 8104592:	611a      	str	r2, [r3, #16]
 8104594:	e01a      	b.n	81045cc <HAL_ADC_Init+0x2c8>
 8104596:	bf00      	nop
 8104598:	10000000 	.word	0x10000000
 810459c:	053e2d63 	.word	0x053e2d63
 81045a0:	40022000 	.word	0x40022000
 81045a4:	40022100 	.word	0x40022100
 81045a8:	58026000 	.word	0x58026000
 81045ac:	40022300 	.word	0x40022300
 81045b0:	58026300 	.word	0x58026300
 81045b4:	fff0c003 	.word	0xfff0c003
 81045b8:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 81045bc:	687b      	ldr	r3, [r7, #4]
 81045be:	681b      	ldr	r3, [r3, #0]
 81045c0:	691a      	ldr	r2, [r3, #16]
 81045c2:	687b      	ldr	r3, [r7, #4]
 81045c4:	681b      	ldr	r3, [r3, #0]
 81045c6:	f022 0201 	bic.w	r2, r2, #1
 81045ca:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 81045cc:	687b      	ldr	r3, [r7, #4]
 81045ce:	681b      	ldr	r3, [r3, #0]
 81045d0:	691b      	ldr	r3, [r3, #16]
 81045d2:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 81045d6:	687b      	ldr	r3, [r7, #4]
 81045d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 81045da:	687b      	ldr	r3, [r7, #4]
 81045dc:	681b      	ldr	r3, [r3, #0]
 81045de:	430a      	orrs	r2, r1
 81045e0:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 81045e2:	6878      	ldr	r0, [r7, #4]
 81045e4:	f000 ff32 	bl	810544c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 81045e8:	687b      	ldr	r3, [r7, #4]
 81045ea:	68db      	ldr	r3, [r3, #12]
 81045ec:	2b01      	cmp	r3, #1
 81045ee:	d10c      	bne.n	810460a <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 81045f0:	687b      	ldr	r3, [r7, #4]
 81045f2:	681b      	ldr	r3, [r3, #0]
 81045f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81045f6:	f023 010f 	bic.w	r1, r3, #15
 81045fa:	687b      	ldr	r3, [r7, #4]
 81045fc:	699b      	ldr	r3, [r3, #24]
 81045fe:	1e5a      	subs	r2, r3, #1
 8104600:	687b      	ldr	r3, [r7, #4]
 8104602:	681b      	ldr	r3, [r3, #0]
 8104604:	430a      	orrs	r2, r1
 8104606:	631a      	str	r2, [r3, #48]	@ 0x30
 8104608:	e007      	b.n	810461a <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 810460a:	687b      	ldr	r3, [r7, #4]
 810460c:	681b      	ldr	r3, [r3, #0]
 810460e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8104610:	687b      	ldr	r3, [r7, #4]
 8104612:	681b      	ldr	r3, [r3, #0]
 8104614:	f022 020f 	bic.w	r2, r2, #15
 8104618:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 810461a:	687b      	ldr	r3, [r7, #4]
 810461c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810461e:	f023 0303 	bic.w	r3, r3, #3
 8104622:	f043 0201 	orr.w	r2, r3, #1
 8104626:	687b      	ldr	r3, [r7, #4]
 8104628:	655a      	str	r2, [r3, #84]	@ 0x54
 810462a:	e007      	b.n	810463c <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 810462c:	687b      	ldr	r3, [r7, #4]
 810462e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104630:	f043 0210 	orr.w	r2, r3, #16
 8104634:	687b      	ldr	r3, [r7, #4]
 8104636:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8104638:	2301      	movs	r3, #1
 810463a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 810463c:	7ffb      	ldrb	r3, [r7, #31]
}
 810463e:	4618      	mov	r0, r3
 8104640:	3724      	adds	r7, #36	@ 0x24
 8104642:	46bd      	mov	sp, r7
 8104644:	bd90      	pop	{r4, r7, pc}
 8104646:	bf00      	nop

08104648 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8104648:	b580      	push	{r7, lr}
 810464a:	b086      	sub	sp, #24
 810464c:	af00      	add	r7, sp, #0
 810464e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8104650:	687b      	ldr	r3, [r7, #4]
 8104652:	681b      	ldr	r3, [r3, #0]
 8104654:	4a5d      	ldr	r2, [pc, #372]	@ (81047cc <HAL_ADC_Start+0x184>)
 8104656:	4293      	cmp	r3, r2
 8104658:	d004      	beq.n	8104664 <HAL_ADC_Start+0x1c>
 810465a:	687b      	ldr	r3, [r7, #4]
 810465c:	681b      	ldr	r3, [r3, #0]
 810465e:	4a5c      	ldr	r2, [pc, #368]	@ (81047d0 <HAL_ADC_Start+0x188>)
 8104660:	4293      	cmp	r3, r2
 8104662:	d101      	bne.n	8104668 <HAL_ADC_Start+0x20>
 8104664:	4b5b      	ldr	r3, [pc, #364]	@ (81047d4 <HAL_ADC_Start+0x18c>)
 8104666:	e000      	b.n	810466a <HAL_ADC_Start+0x22>
 8104668:	4b5b      	ldr	r3, [pc, #364]	@ (81047d8 <HAL_ADC_Start+0x190>)
 810466a:	4618      	mov	r0, r3
 810466c:	f7ff fd30 	bl	81040d0 <LL_ADC_GetMultimode>
 8104670:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8104672:	687b      	ldr	r3, [r7, #4]
 8104674:	681b      	ldr	r3, [r3, #0]
 8104676:	4618      	mov	r0, r3
 8104678:	f7ff fe0a 	bl	8104290 <LL_ADC_REG_IsConversionOngoing>
 810467c:	4603      	mov	r3, r0
 810467e:	2b00      	cmp	r3, #0
 8104680:	f040 809c 	bne.w	81047bc <HAL_ADC_Start+0x174>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8104684:	687b      	ldr	r3, [r7, #4]
 8104686:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 810468a:	2b01      	cmp	r3, #1
 810468c:	d101      	bne.n	8104692 <HAL_ADC_Start+0x4a>
 810468e:	2302      	movs	r3, #2
 8104690:	e097      	b.n	81047c2 <HAL_ADC_Start+0x17a>
 8104692:	687b      	ldr	r3, [r7, #4]
 8104694:	2201      	movs	r2, #1
 8104696:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 810469a:	6878      	ldr	r0, [r7, #4]
 810469c:	f000 fdec 	bl	8105278 <ADC_Enable>
 81046a0:	4603      	mov	r3, r0
 81046a2:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 81046a4:	7dfb      	ldrb	r3, [r7, #23]
 81046a6:	2b00      	cmp	r3, #0
 81046a8:	f040 8083 	bne.w	81047b2 <HAL_ADC_Start+0x16a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 81046ac:	687b      	ldr	r3, [r7, #4]
 81046ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81046b0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 81046b4:	f023 0301 	bic.w	r3, r3, #1
 81046b8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 81046bc:	687b      	ldr	r3, [r7, #4]
 81046be:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 81046c0:	687b      	ldr	r3, [r7, #4]
 81046c2:	681b      	ldr	r3, [r3, #0]
 81046c4:	4a42      	ldr	r2, [pc, #264]	@ (81047d0 <HAL_ADC_Start+0x188>)
 81046c6:	4293      	cmp	r3, r2
 81046c8:	d002      	beq.n	81046d0 <HAL_ADC_Start+0x88>
 81046ca:	687b      	ldr	r3, [r7, #4]
 81046cc:	681b      	ldr	r3, [r3, #0]
 81046ce:	e000      	b.n	81046d2 <HAL_ADC_Start+0x8a>
 81046d0:	4b3e      	ldr	r3, [pc, #248]	@ (81047cc <HAL_ADC_Start+0x184>)
 81046d2:	687a      	ldr	r2, [r7, #4]
 81046d4:	6812      	ldr	r2, [r2, #0]
 81046d6:	4293      	cmp	r3, r2
 81046d8:	d002      	beq.n	81046e0 <HAL_ADC_Start+0x98>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 81046da:	693b      	ldr	r3, [r7, #16]
 81046dc:	2b00      	cmp	r3, #0
 81046de:	d105      	bne.n	81046ec <HAL_ADC_Start+0xa4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 81046e0:	687b      	ldr	r3, [r7, #4]
 81046e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81046e4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 81046e8:	687b      	ldr	r3, [r7, #4]
 81046ea:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 81046ec:	687b      	ldr	r3, [r7, #4]
 81046ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81046f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 81046f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 81046f8:	d106      	bne.n	8104708 <HAL_ADC_Start+0xc0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 81046fa:	687b      	ldr	r3, [r7, #4]
 81046fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81046fe:	f023 0206 	bic.w	r2, r3, #6
 8104702:	687b      	ldr	r3, [r7, #4]
 8104704:	659a      	str	r2, [r3, #88]	@ 0x58
 8104706:	e002      	b.n	810470e <HAL_ADC_Start+0xc6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8104708:	687b      	ldr	r3, [r7, #4]
 810470a:	2200      	movs	r2, #0
 810470c:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 810470e:	687b      	ldr	r3, [r7, #4]
 8104710:	681b      	ldr	r3, [r3, #0]
 8104712:	221c      	movs	r2, #28
 8104714:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8104716:	687b      	ldr	r3, [r7, #4]
 8104718:	2200      	movs	r2, #0
 810471a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 810471e:	687b      	ldr	r3, [r7, #4]
 8104720:	681b      	ldr	r3, [r3, #0]
 8104722:	4a2b      	ldr	r2, [pc, #172]	@ (81047d0 <HAL_ADC_Start+0x188>)
 8104724:	4293      	cmp	r3, r2
 8104726:	d002      	beq.n	810472e <HAL_ADC_Start+0xe6>
 8104728:	687b      	ldr	r3, [r7, #4]
 810472a:	681b      	ldr	r3, [r3, #0]
 810472c:	e000      	b.n	8104730 <HAL_ADC_Start+0xe8>
 810472e:	4b27      	ldr	r3, [pc, #156]	@ (81047cc <HAL_ADC_Start+0x184>)
 8104730:	687a      	ldr	r2, [r7, #4]
 8104732:	6812      	ldr	r2, [r2, #0]
 8104734:	4293      	cmp	r3, r2
 8104736:	d008      	beq.n	810474a <HAL_ADC_Start+0x102>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8104738:	693b      	ldr	r3, [r7, #16]
 810473a:	2b00      	cmp	r3, #0
 810473c:	d005      	beq.n	810474a <HAL_ADC_Start+0x102>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 810473e:	693b      	ldr	r3, [r7, #16]
 8104740:	2b05      	cmp	r3, #5
 8104742:	d002      	beq.n	810474a <HAL_ADC_Start+0x102>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8104744:	693b      	ldr	r3, [r7, #16]
 8104746:	2b09      	cmp	r3, #9
 8104748:	d114      	bne.n	8104774 <HAL_ADC_Start+0x12c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 810474a:	687b      	ldr	r3, [r7, #4]
 810474c:	681b      	ldr	r3, [r3, #0]
 810474e:	68db      	ldr	r3, [r3, #12]
 8104750:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8104754:	2b00      	cmp	r3, #0
 8104756:	d007      	beq.n	8104768 <HAL_ADC_Start+0x120>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8104758:	687b      	ldr	r3, [r7, #4]
 810475a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810475c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8104760:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8104764:	687b      	ldr	r3, [r7, #4]
 8104766:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8104768:	687b      	ldr	r3, [r7, #4]
 810476a:	681b      	ldr	r3, [r3, #0]
 810476c:	4618      	mov	r0, r3
 810476e:	f7ff fd67 	bl	8104240 <LL_ADC_REG_StartConversion>
 8104772:	e025      	b.n	81047c0 <HAL_ADC_Start+0x178>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8104774:	687b      	ldr	r3, [r7, #4]
 8104776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104778:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 810477c:	687b      	ldr	r3, [r7, #4]
 810477e:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8104780:	687b      	ldr	r3, [r7, #4]
 8104782:	681b      	ldr	r3, [r3, #0]
 8104784:	4a12      	ldr	r2, [pc, #72]	@ (81047d0 <HAL_ADC_Start+0x188>)
 8104786:	4293      	cmp	r3, r2
 8104788:	d002      	beq.n	8104790 <HAL_ADC_Start+0x148>
 810478a:	687b      	ldr	r3, [r7, #4]
 810478c:	681b      	ldr	r3, [r3, #0]
 810478e:	e000      	b.n	8104792 <HAL_ADC_Start+0x14a>
 8104790:	4b0e      	ldr	r3, [pc, #56]	@ (81047cc <HAL_ADC_Start+0x184>)
 8104792:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8104794:	68fb      	ldr	r3, [r7, #12]
 8104796:	68db      	ldr	r3, [r3, #12]
 8104798:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 810479c:	2b00      	cmp	r3, #0
 810479e:	d00f      	beq.n	81047c0 <HAL_ADC_Start+0x178>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 81047a0:	687b      	ldr	r3, [r7, #4]
 81047a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81047a4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 81047a8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 81047ac:	687b      	ldr	r3, [r7, #4]
 81047ae:	655a      	str	r2, [r3, #84]	@ 0x54
 81047b0:	e006      	b.n	81047c0 <HAL_ADC_Start+0x178>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 81047b2:	687b      	ldr	r3, [r7, #4]
 81047b4:	2200      	movs	r2, #0
 81047b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 81047ba:	e001      	b.n	81047c0 <HAL_ADC_Start+0x178>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 81047bc:	2302      	movs	r3, #2
 81047be:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 81047c0:	7dfb      	ldrb	r3, [r7, #23]
}
 81047c2:	4618      	mov	r0, r3
 81047c4:	3718      	adds	r7, #24
 81047c6:	46bd      	mov	sp, r7
 81047c8:	bd80      	pop	{r7, pc}
 81047ca:	bf00      	nop
 81047cc:	40022000 	.word	0x40022000
 81047d0:	40022100 	.word	0x40022100
 81047d4:	40022300 	.word	0x40022300
 81047d8:	58026300 	.word	0x58026300

081047dc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 81047dc:	b580      	push	{r7, lr}
 81047de:	b084      	sub	sp, #16
 81047e0:	af00      	add	r7, sp, #0
 81047e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 81047e4:	687b      	ldr	r3, [r7, #4]
 81047e6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 81047ea:	2b01      	cmp	r3, #1
 81047ec:	d101      	bne.n	81047f2 <HAL_ADC_Stop+0x16>
 81047ee:	2302      	movs	r3, #2
 81047f0:	e023      	b.n	810483a <HAL_ADC_Stop+0x5e>
 81047f2:	687b      	ldr	r3, [r7, #4]
 81047f4:	2201      	movs	r2, #1
 81047f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 81047fa:	2103      	movs	r1, #3
 81047fc:	6878      	ldr	r0, [r7, #4]
 81047fe:	f000 fc7f 	bl	8105100 <ADC_ConversionStop>
 8104802:	4603      	mov	r3, r0
 8104804:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8104806:	7bfb      	ldrb	r3, [r7, #15]
 8104808:	2b00      	cmp	r3, #0
 810480a:	d111      	bne.n	8104830 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 810480c:	6878      	ldr	r0, [r7, #4]
 810480e:	f000 fdbd 	bl	810538c <ADC_Disable>
 8104812:	4603      	mov	r3, r0
 8104814:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8104816:	7bfb      	ldrb	r3, [r7, #15]
 8104818:	2b00      	cmp	r3, #0
 810481a:	d109      	bne.n	8104830 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 810481c:	687b      	ldr	r3, [r7, #4]
 810481e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104820:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8104824:	f023 0301 	bic.w	r3, r3, #1
 8104828:	f043 0201 	orr.w	r2, r3, #1
 810482c:	687b      	ldr	r3, [r7, #4]
 810482e:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8104830:	687b      	ldr	r3, [r7, #4]
 8104832:	2200      	movs	r2, #0
 8104834:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8104838:	7bfb      	ldrb	r3, [r7, #15]
}
 810483a:	4618      	mov	r0, r3
 810483c:	3710      	adds	r7, #16
 810483e:	46bd      	mov	sp, r7
 8104840:	bd80      	pop	{r7, pc}
	...

08104844 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8104844:	b580      	push	{r7, lr}
 8104846:	b088      	sub	sp, #32
 8104848:	af00      	add	r7, sp, #0
 810484a:	6078      	str	r0, [r7, #4]
 810484c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 810484e:	687b      	ldr	r3, [r7, #4]
 8104850:	681b      	ldr	r3, [r3, #0]
 8104852:	4a72      	ldr	r2, [pc, #456]	@ (8104a1c <HAL_ADC_PollForConversion+0x1d8>)
 8104854:	4293      	cmp	r3, r2
 8104856:	d004      	beq.n	8104862 <HAL_ADC_PollForConversion+0x1e>
 8104858:	687b      	ldr	r3, [r7, #4]
 810485a:	681b      	ldr	r3, [r3, #0]
 810485c:	4a70      	ldr	r2, [pc, #448]	@ (8104a20 <HAL_ADC_PollForConversion+0x1dc>)
 810485e:	4293      	cmp	r3, r2
 8104860:	d101      	bne.n	8104866 <HAL_ADC_PollForConversion+0x22>
 8104862:	4b70      	ldr	r3, [pc, #448]	@ (8104a24 <HAL_ADC_PollForConversion+0x1e0>)
 8104864:	e000      	b.n	8104868 <HAL_ADC_PollForConversion+0x24>
 8104866:	4b70      	ldr	r3, [pc, #448]	@ (8104a28 <HAL_ADC_PollForConversion+0x1e4>)
 8104868:	4618      	mov	r0, r3
 810486a:	f7ff fc31 	bl	81040d0 <LL_ADC_GetMultimode>
 810486e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8104870:	687b      	ldr	r3, [r7, #4]
 8104872:	691b      	ldr	r3, [r3, #16]
 8104874:	2b08      	cmp	r3, #8
 8104876:	d102      	bne.n	810487e <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8104878:	2308      	movs	r3, #8
 810487a:	61fb      	str	r3, [r7, #28]
 810487c:	e037      	b.n	81048ee <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 810487e:	697b      	ldr	r3, [r7, #20]
 8104880:	2b00      	cmp	r3, #0
 8104882:	d005      	beq.n	8104890 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8104884:	697b      	ldr	r3, [r7, #20]
 8104886:	2b05      	cmp	r3, #5
 8104888:	d002      	beq.n	8104890 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 810488a:	697b      	ldr	r3, [r7, #20]
 810488c:	2b09      	cmp	r3, #9
 810488e:	d111      	bne.n	81048b4 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8104890:	687b      	ldr	r3, [r7, #4]
 8104892:	681b      	ldr	r3, [r3, #0]
 8104894:	68db      	ldr	r3, [r3, #12]
 8104896:	f003 0301 	and.w	r3, r3, #1
 810489a:	2b00      	cmp	r3, #0
 810489c:	d007      	beq.n	81048ae <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 810489e:	687b      	ldr	r3, [r7, #4]
 81048a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81048a2:	f043 0220 	orr.w	r2, r3, #32
 81048a6:	687b      	ldr	r3, [r7, #4]
 81048a8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 81048aa:	2301      	movs	r3, #1
 81048ac:	e0b1      	b.n	8104a12 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 81048ae:	2304      	movs	r3, #4
 81048b0:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 81048b2:	e01c      	b.n	81048ee <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 81048b4:	687b      	ldr	r3, [r7, #4]
 81048b6:	681b      	ldr	r3, [r3, #0]
 81048b8:	4a58      	ldr	r2, [pc, #352]	@ (8104a1c <HAL_ADC_PollForConversion+0x1d8>)
 81048ba:	4293      	cmp	r3, r2
 81048bc:	d004      	beq.n	81048c8 <HAL_ADC_PollForConversion+0x84>
 81048be:	687b      	ldr	r3, [r7, #4]
 81048c0:	681b      	ldr	r3, [r3, #0]
 81048c2:	4a57      	ldr	r2, [pc, #348]	@ (8104a20 <HAL_ADC_PollForConversion+0x1dc>)
 81048c4:	4293      	cmp	r3, r2
 81048c6:	d101      	bne.n	81048cc <HAL_ADC_PollForConversion+0x88>
 81048c8:	4b56      	ldr	r3, [pc, #344]	@ (8104a24 <HAL_ADC_PollForConversion+0x1e0>)
 81048ca:	e000      	b.n	81048ce <HAL_ADC_PollForConversion+0x8a>
 81048cc:	4b56      	ldr	r3, [pc, #344]	@ (8104a28 <HAL_ADC_PollForConversion+0x1e4>)
 81048ce:	4618      	mov	r0, r3
 81048d0:	f7ff fc0c 	bl	81040ec <LL_ADC_GetMultiDMATransfer>
 81048d4:	4603      	mov	r3, r0
 81048d6:	2b00      	cmp	r3, #0
 81048d8:	d007      	beq.n	81048ea <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81048da:	687b      	ldr	r3, [r7, #4]
 81048dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81048de:	f043 0220 	orr.w	r2, r3, #32
 81048e2:	687b      	ldr	r3, [r7, #4]
 81048e4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 81048e6:	2301      	movs	r3, #1
 81048e8:	e093      	b.n	8104a12 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 81048ea:	2304      	movs	r3, #4
 81048ec:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 81048ee:	f7ff fa9d 	bl	8103e2c <HAL_GetTick>
 81048f2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 81048f4:	e021      	b.n	810493a <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 81048f6:	683b      	ldr	r3, [r7, #0]
 81048f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 81048fc:	d01d      	beq.n	810493a <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 81048fe:	f7ff fa95 	bl	8103e2c <HAL_GetTick>
 8104902:	4602      	mov	r2, r0
 8104904:	693b      	ldr	r3, [r7, #16]
 8104906:	1ad3      	subs	r3, r2, r3
 8104908:	683a      	ldr	r2, [r7, #0]
 810490a:	429a      	cmp	r2, r3
 810490c:	d302      	bcc.n	8104914 <HAL_ADC_PollForConversion+0xd0>
 810490e:	683b      	ldr	r3, [r7, #0]
 8104910:	2b00      	cmp	r3, #0
 8104912:	d112      	bne.n	810493a <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8104914:	687b      	ldr	r3, [r7, #4]
 8104916:	681b      	ldr	r3, [r3, #0]
 8104918:	681a      	ldr	r2, [r3, #0]
 810491a:	69fb      	ldr	r3, [r7, #28]
 810491c:	4013      	ands	r3, r2
 810491e:	2b00      	cmp	r3, #0
 8104920:	d10b      	bne.n	810493a <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8104922:	687b      	ldr	r3, [r7, #4]
 8104924:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104926:	f043 0204 	orr.w	r2, r3, #4
 810492a:	687b      	ldr	r3, [r7, #4]
 810492c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 810492e:	687b      	ldr	r3, [r7, #4]
 8104930:	2200      	movs	r2, #0
 8104932:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8104936:	2303      	movs	r3, #3
 8104938:	e06b      	b.n	8104a12 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 810493a:	687b      	ldr	r3, [r7, #4]
 810493c:	681b      	ldr	r3, [r3, #0]
 810493e:	681a      	ldr	r2, [r3, #0]
 8104940:	69fb      	ldr	r3, [r7, #28]
 8104942:	4013      	ands	r3, r2
 8104944:	2b00      	cmp	r3, #0
 8104946:	d0d6      	beq.n	81048f6 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8104948:	687b      	ldr	r3, [r7, #4]
 810494a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810494c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8104950:	687b      	ldr	r3, [r7, #4]
 8104952:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8104954:	687b      	ldr	r3, [r7, #4]
 8104956:	681b      	ldr	r3, [r3, #0]
 8104958:	4618      	mov	r0, r3
 810495a:	f7ff fb2b 	bl	8103fb4 <LL_ADC_REG_IsTriggerSourceSWStart>
 810495e:	4603      	mov	r3, r0
 8104960:	2b00      	cmp	r3, #0
 8104962:	d01c      	beq.n	810499e <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8104964:	687b      	ldr	r3, [r7, #4]
 8104966:	7d5b      	ldrb	r3, [r3, #21]
 8104968:	2b00      	cmp	r3, #0
 810496a:	d118      	bne.n	810499e <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 810496c:	687b      	ldr	r3, [r7, #4]
 810496e:	681b      	ldr	r3, [r3, #0]
 8104970:	681b      	ldr	r3, [r3, #0]
 8104972:	f003 0308 	and.w	r3, r3, #8
 8104976:	2b08      	cmp	r3, #8
 8104978:	d111      	bne.n	810499e <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 810497a:	687b      	ldr	r3, [r7, #4]
 810497c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810497e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8104982:	687b      	ldr	r3, [r7, #4]
 8104984:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8104986:	687b      	ldr	r3, [r7, #4]
 8104988:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810498a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 810498e:	2b00      	cmp	r3, #0
 8104990:	d105      	bne.n	810499e <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8104992:	687b      	ldr	r3, [r7, #4]
 8104994:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104996:	f043 0201 	orr.w	r2, r3, #1
 810499a:	687b      	ldr	r3, [r7, #4]
 810499c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 810499e:	687b      	ldr	r3, [r7, #4]
 81049a0:	681b      	ldr	r3, [r3, #0]
 81049a2:	4a1f      	ldr	r2, [pc, #124]	@ (8104a20 <HAL_ADC_PollForConversion+0x1dc>)
 81049a4:	4293      	cmp	r3, r2
 81049a6:	d002      	beq.n	81049ae <HAL_ADC_PollForConversion+0x16a>
 81049a8:	687b      	ldr	r3, [r7, #4]
 81049aa:	681b      	ldr	r3, [r3, #0]
 81049ac:	e000      	b.n	81049b0 <HAL_ADC_PollForConversion+0x16c>
 81049ae:	4b1b      	ldr	r3, [pc, #108]	@ (8104a1c <HAL_ADC_PollForConversion+0x1d8>)
 81049b0:	687a      	ldr	r2, [r7, #4]
 81049b2:	6812      	ldr	r2, [r2, #0]
 81049b4:	4293      	cmp	r3, r2
 81049b6:	d008      	beq.n	81049ca <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 81049b8:	697b      	ldr	r3, [r7, #20]
 81049ba:	2b00      	cmp	r3, #0
 81049bc:	d005      	beq.n	81049ca <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 81049be:	697b      	ldr	r3, [r7, #20]
 81049c0:	2b05      	cmp	r3, #5
 81049c2:	d002      	beq.n	81049ca <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 81049c4:	697b      	ldr	r3, [r7, #20]
 81049c6:	2b09      	cmp	r3, #9
 81049c8:	d104      	bne.n	81049d4 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 81049ca:	687b      	ldr	r3, [r7, #4]
 81049cc:	681b      	ldr	r3, [r3, #0]
 81049ce:	68db      	ldr	r3, [r3, #12]
 81049d0:	61bb      	str	r3, [r7, #24]
 81049d2:	e00c      	b.n	81049ee <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 81049d4:	687b      	ldr	r3, [r7, #4]
 81049d6:	681b      	ldr	r3, [r3, #0]
 81049d8:	4a11      	ldr	r2, [pc, #68]	@ (8104a20 <HAL_ADC_PollForConversion+0x1dc>)
 81049da:	4293      	cmp	r3, r2
 81049dc:	d002      	beq.n	81049e4 <HAL_ADC_PollForConversion+0x1a0>
 81049de:	687b      	ldr	r3, [r7, #4]
 81049e0:	681b      	ldr	r3, [r3, #0]
 81049e2:	e000      	b.n	81049e6 <HAL_ADC_PollForConversion+0x1a2>
 81049e4:	4b0d      	ldr	r3, [pc, #52]	@ (8104a1c <HAL_ADC_PollForConversion+0x1d8>)
 81049e6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 81049e8:	68fb      	ldr	r3, [r7, #12]
 81049ea:	68db      	ldr	r3, [r3, #12]
 81049ec:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 81049ee:	69fb      	ldr	r3, [r7, #28]
 81049f0:	2b08      	cmp	r3, #8
 81049f2:	d104      	bne.n	81049fe <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 81049f4:	687b      	ldr	r3, [r7, #4]
 81049f6:	681b      	ldr	r3, [r3, #0]
 81049f8:	2208      	movs	r2, #8
 81049fa:	601a      	str	r2, [r3, #0]
 81049fc:	e008      	b.n	8104a10 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 81049fe:	69bb      	ldr	r3, [r7, #24]
 8104a00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8104a04:	2b00      	cmp	r3, #0
 8104a06:	d103      	bne.n	8104a10 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8104a08:	687b      	ldr	r3, [r7, #4]
 8104a0a:	681b      	ldr	r3, [r3, #0]
 8104a0c:	220c      	movs	r2, #12
 8104a0e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8104a10:	2300      	movs	r3, #0
}
 8104a12:	4618      	mov	r0, r3
 8104a14:	3720      	adds	r7, #32
 8104a16:	46bd      	mov	sp, r7
 8104a18:	bd80      	pop	{r7, pc}
 8104a1a:	bf00      	nop
 8104a1c:	40022000 	.word	0x40022000
 8104a20:	40022100 	.word	0x40022100
 8104a24:	40022300 	.word	0x40022300
 8104a28:	58026300 	.word	0x58026300

08104a2c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8104a2c:	b480      	push	{r7}
 8104a2e:	b083      	sub	sp, #12
 8104a30:	af00      	add	r7, sp, #0
 8104a32:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8104a34:	687b      	ldr	r3, [r7, #4]
 8104a36:	681b      	ldr	r3, [r3, #0]
 8104a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8104a3a:	4618      	mov	r0, r3
 8104a3c:	370c      	adds	r7, #12
 8104a3e:	46bd      	mov	sp, r7
 8104a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104a44:	4770      	bx	lr
	...

08104a48 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8104a48:	b590      	push	{r4, r7, lr}
 8104a4a:	b0a1      	sub	sp, #132	@ 0x84
 8104a4c:	af00      	add	r7, sp, #0
 8104a4e:	6078      	str	r0, [r7, #4]
 8104a50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8104a52:	2300      	movs	r3, #0
 8104a54:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8104a58:	2300      	movs	r3, #0
 8104a5a:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8104a5c:	683b      	ldr	r3, [r7, #0]
 8104a5e:	68db      	ldr	r3, [r3, #12]
 8104a60:	4a65      	ldr	r2, [pc, #404]	@ (8104bf8 <HAL_ADC_ConfigChannel+0x1b0>)
 8104a62:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8104a64:	687b      	ldr	r3, [r7, #4]
 8104a66:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8104a6a:	2b01      	cmp	r3, #1
 8104a6c:	d101      	bne.n	8104a72 <HAL_ADC_ConfigChannel+0x2a>
 8104a6e:	2302      	movs	r3, #2
 8104a70:	e32e      	b.n	81050d0 <HAL_ADC_ConfigChannel+0x688>
 8104a72:	687b      	ldr	r3, [r7, #4]
 8104a74:	2201      	movs	r2, #1
 8104a76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8104a7a:	687b      	ldr	r3, [r7, #4]
 8104a7c:	681b      	ldr	r3, [r3, #0]
 8104a7e:	4618      	mov	r0, r3
 8104a80:	f7ff fc06 	bl	8104290 <LL_ADC_REG_IsConversionOngoing>
 8104a84:	4603      	mov	r3, r0
 8104a86:	2b00      	cmp	r3, #0
 8104a88:	f040 8313 	bne.w	81050b2 <HAL_ADC_ConfigChannel+0x66a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8104a8c:	683b      	ldr	r3, [r7, #0]
 8104a8e:	681b      	ldr	r3, [r3, #0]
 8104a90:	2b00      	cmp	r3, #0
 8104a92:	db2c      	blt.n	8104aee <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8104a94:	683b      	ldr	r3, [r7, #0]
 8104a96:	681b      	ldr	r3, [r3, #0]
 8104a98:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8104a9c:	2b00      	cmp	r3, #0
 8104a9e:	d108      	bne.n	8104ab2 <HAL_ADC_ConfigChannel+0x6a>
 8104aa0:	683b      	ldr	r3, [r7, #0]
 8104aa2:	681b      	ldr	r3, [r3, #0]
 8104aa4:	0e9b      	lsrs	r3, r3, #26
 8104aa6:	f003 031f 	and.w	r3, r3, #31
 8104aaa:	2201      	movs	r2, #1
 8104aac:	fa02 f303 	lsl.w	r3, r2, r3
 8104ab0:	e016      	b.n	8104ae0 <HAL_ADC_ConfigChannel+0x98>
 8104ab2:	683b      	ldr	r3, [r7, #0]
 8104ab4:	681b      	ldr	r3, [r3, #0]
 8104ab6:	667b      	str	r3, [r7, #100]	@ 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8104ab8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8104aba:	fa93 f3a3 	rbit	r3, r3
 8104abe:	663b      	str	r3, [r7, #96]	@ 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8104ac0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8104ac2:	66bb      	str	r3, [r7, #104]	@ 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8104ac4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8104ac6:	2b00      	cmp	r3, #0
 8104ac8:	d101      	bne.n	8104ace <HAL_ADC_ConfigChannel+0x86>
  {
    return 32U;
 8104aca:	2320      	movs	r3, #32
 8104acc:	e003      	b.n	8104ad6 <HAL_ADC_ConfigChannel+0x8e>
  }
  return __builtin_clz(value);
 8104ace:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8104ad0:	fab3 f383 	clz	r3, r3
 8104ad4:	b2db      	uxtb	r3, r3
 8104ad6:	f003 031f 	and.w	r3, r3, #31
 8104ada:	2201      	movs	r2, #1
 8104adc:	fa02 f303 	lsl.w	r3, r2, r3
 8104ae0:	687a      	ldr	r2, [r7, #4]
 8104ae2:	6812      	ldr	r2, [r2, #0]
 8104ae4:	69d1      	ldr	r1, [r2, #28]
 8104ae6:	687a      	ldr	r2, [r7, #4]
 8104ae8:	6812      	ldr	r2, [r2, #0]
 8104aea:	430b      	orrs	r3, r1
 8104aec:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8104aee:	687b      	ldr	r3, [r7, #4]
 8104af0:	6818      	ldr	r0, [r3, #0]
 8104af2:	683b      	ldr	r3, [r7, #0]
 8104af4:	6859      	ldr	r1, [r3, #4]
 8104af6:	683b      	ldr	r3, [r7, #0]
 8104af8:	681b      	ldr	r3, [r3, #0]
 8104afa:	461a      	mov	r2, r3
 8104afc:	f7ff fa6d 	bl	8103fda <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8104b00:	687b      	ldr	r3, [r7, #4]
 8104b02:	681b      	ldr	r3, [r3, #0]
 8104b04:	4618      	mov	r0, r3
 8104b06:	f7ff fbc3 	bl	8104290 <LL_ADC_REG_IsConversionOngoing>
 8104b0a:	67b8      	str	r0, [r7, #120]	@ 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8104b0c:	687b      	ldr	r3, [r7, #4]
 8104b0e:	681b      	ldr	r3, [r3, #0]
 8104b10:	4618      	mov	r0, r3
 8104b12:	f7ff fbe4 	bl	81042de <LL_ADC_INJ_IsConversionOngoing>
 8104b16:	6778      	str	r0, [r7, #116]	@ 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8104b18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8104b1a:	2b00      	cmp	r3, #0
 8104b1c:	f040 80b8 	bne.w	8104c90 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8104b20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8104b22:	2b00      	cmp	r3, #0
 8104b24:	f040 80b4 	bne.w	8104c90 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8104b28:	687b      	ldr	r3, [r7, #4]
 8104b2a:	6818      	ldr	r0, [r3, #0]
 8104b2c:	683b      	ldr	r3, [r7, #0]
 8104b2e:	6819      	ldr	r1, [r3, #0]
 8104b30:	683b      	ldr	r3, [r7, #0]
 8104b32:	689b      	ldr	r3, [r3, #8]
 8104b34:	461a      	mov	r2, r3
 8104b36:	f7ff fa7c 	bl	8104032 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8104b3a:	4b30      	ldr	r3, [pc, #192]	@ (8104bfc <HAL_ADC_ConfigChannel+0x1b4>)
 8104b3c:	681b      	ldr	r3, [r3, #0]
 8104b3e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8104b42:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8104b46:	d10b      	bne.n	8104b60 <HAL_ADC_ConfigChannel+0x118>
 8104b48:	683b      	ldr	r3, [r7, #0]
 8104b4a:	695a      	ldr	r2, [r3, #20]
 8104b4c:	687b      	ldr	r3, [r7, #4]
 8104b4e:	681b      	ldr	r3, [r3, #0]
 8104b50:	68db      	ldr	r3, [r3, #12]
 8104b52:	089b      	lsrs	r3, r3, #2
 8104b54:	f003 0307 	and.w	r3, r3, #7
 8104b58:	005b      	lsls	r3, r3, #1
 8104b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8104b5e:	e01d      	b.n	8104b9c <HAL_ADC_ConfigChannel+0x154>
 8104b60:	687b      	ldr	r3, [r7, #4]
 8104b62:	681b      	ldr	r3, [r3, #0]
 8104b64:	68db      	ldr	r3, [r3, #12]
 8104b66:	f003 0310 	and.w	r3, r3, #16
 8104b6a:	2b00      	cmp	r3, #0
 8104b6c:	d10b      	bne.n	8104b86 <HAL_ADC_ConfigChannel+0x13e>
 8104b6e:	683b      	ldr	r3, [r7, #0]
 8104b70:	695a      	ldr	r2, [r3, #20]
 8104b72:	687b      	ldr	r3, [r7, #4]
 8104b74:	681b      	ldr	r3, [r3, #0]
 8104b76:	68db      	ldr	r3, [r3, #12]
 8104b78:	089b      	lsrs	r3, r3, #2
 8104b7a:	f003 0307 	and.w	r3, r3, #7
 8104b7e:	005b      	lsls	r3, r3, #1
 8104b80:	fa02 f303 	lsl.w	r3, r2, r3
 8104b84:	e00a      	b.n	8104b9c <HAL_ADC_ConfigChannel+0x154>
 8104b86:	683b      	ldr	r3, [r7, #0]
 8104b88:	695a      	ldr	r2, [r3, #20]
 8104b8a:	687b      	ldr	r3, [r7, #4]
 8104b8c:	681b      	ldr	r3, [r3, #0]
 8104b8e:	68db      	ldr	r3, [r3, #12]
 8104b90:	089b      	lsrs	r3, r3, #2
 8104b92:	f003 0304 	and.w	r3, r3, #4
 8104b96:	005b      	lsls	r3, r3, #1
 8104b98:	fa02 f303 	lsl.w	r3, r2, r3
 8104b9c:	673b      	str	r3, [r7, #112]	@ 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8104b9e:	683b      	ldr	r3, [r7, #0]
 8104ba0:	691b      	ldr	r3, [r3, #16]
 8104ba2:	2b04      	cmp	r3, #4
 8104ba4:	d02c      	beq.n	8104c00 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8104ba6:	687b      	ldr	r3, [r7, #4]
 8104ba8:	6818      	ldr	r0, [r3, #0]
 8104baa:	683b      	ldr	r3, [r7, #0]
 8104bac:	6919      	ldr	r1, [r3, #16]
 8104bae:	683b      	ldr	r3, [r7, #0]
 8104bb0:	681a      	ldr	r2, [r3, #0]
 8104bb2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8104bb4:	f7ff f9aa 	bl	8103f0c <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8104bb8:	687b      	ldr	r3, [r7, #4]
 8104bba:	6818      	ldr	r0, [r3, #0]
 8104bbc:	683b      	ldr	r3, [r7, #0]
 8104bbe:	6919      	ldr	r1, [r3, #16]
 8104bc0:	683b      	ldr	r3, [r7, #0]
 8104bc2:	7e5b      	ldrb	r3, [r3, #25]
 8104bc4:	2b01      	cmp	r3, #1
 8104bc6:	d102      	bne.n	8104bce <HAL_ADC_ConfigChannel+0x186>
 8104bc8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8104bcc:	e000      	b.n	8104bd0 <HAL_ADC_ConfigChannel+0x188>
 8104bce:	2300      	movs	r3, #0
 8104bd0:	461a      	mov	r2, r3
 8104bd2:	f7ff f9d4 	bl	8103f7e <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8104bd6:	687b      	ldr	r3, [r7, #4]
 8104bd8:	6818      	ldr	r0, [r3, #0]
 8104bda:	683b      	ldr	r3, [r7, #0]
 8104bdc:	6919      	ldr	r1, [r3, #16]
 8104bde:	683b      	ldr	r3, [r7, #0]
 8104be0:	7e1b      	ldrb	r3, [r3, #24]
 8104be2:	2b01      	cmp	r3, #1
 8104be4:	d102      	bne.n	8104bec <HAL_ADC_ConfigChannel+0x1a4>
 8104be6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8104bea:	e000      	b.n	8104bee <HAL_ADC_ConfigChannel+0x1a6>
 8104bec:	2300      	movs	r3, #0
 8104bee:	461a      	mov	r2, r3
 8104bf0:	f7ff f9ac 	bl	8103f4c <LL_ADC_SetDataRightShift>
 8104bf4:	e04c      	b.n	8104c90 <HAL_ADC_ConfigChannel+0x248>
 8104bf6:	bf00      	nop
 8104bf8:	47ff0000 	.word	0x47ff0000
 8104bfc:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8104c00:	687b      	ldr	r3, [r7, #4]
 8104c02:	681b      	ldr	r3, [r3, #0]
 8104c04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8104c06:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8104c0a:	683b      	ldr	r3, [r7, #0]
 8104c0c:	681b      	ldr	r3, [r3, #0]
 8104c0e:	069b      	lsls	r3, r3, #26
 8104c10:	429a      	cmp	r2, r3
 8104c12:	d107      	bne.n	8104c24 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8104c14:	687b      	ldr	r3, [r7, #4]
 8104c16:	681b      	ldr	r3, [r3, #0]
 8104c18:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8104c1a:	687b      	ldr	r3, [r7, #4]
 8104c1c:	681b      	ldr	r3, [r3, #0]
 8104c1e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8104c22:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8104c24:	687b      	ldr	r3, [r7, #4]
 8104c26:	681b      	ldr	r3, [r3, #0]
 8104c28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104c2a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8104c2e:	683b      	ldr	r3, [r7, #0]
 8104c30:	681b      	ldr	r3, [r3, #0]
 8104c32:	069b      	lsls	r3, r3, #26
 8104c34:	429a      	cmp	r2, r3
 8104c36:	d107      	bne.n	8104c48 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8104c38:	687b      	ldr	r3, [r7, #4]
 8104c3a:	681b      	ldr	r3, [r3, #0]
 8104c3c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8104c3e:	687b      	ldr	r3, [r7, #4]
 8104c40:	681b      	ldr	r3, [r3, #0]
 8104c42:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8104c46:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8104c48:	687b      	ldr	r3, [r7, #4]
 8104c4a:	681b      	ldr	r3, [r3, #0]
 8104c4c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8104c4e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8104c52:	683b      	ldr	r3, [r7, #0]
 8104c54:	681b      	ldr	r3, [r3, #0]
 8104c56:	069b      	lsls	r3, r3, #26
 8104c58:	429a      	cmp	r2, r3
 8104c5a:	d107      	bne.n	8104c6c <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8104c5c:	687b      	ldr	r3, [r7, #4]
 8104c5e:	681b      	ldr	r3, [r3, #0]
 8104c60:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8104c62:	687b      	ldr	r3, [r7, #4]
 8104c64:	681b      	ldr	r3, [r3, #0]
 8104c66:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8104c6a:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8104c6c:	687b      	ldr	r3, [r7, #4]
 8104c6e:	681b      	ldr	r3, [r3, #0]
 8104c70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8104c72:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8104c76:	683b      	ldr	r3, [r7, #0]
 8104c78:	681b      	ldr	r3, [r3, #0]
 8104c7a:	069b      	lsls	r3, r3, #26
 8104c7c:	429a      	cmp	r2, r3
 8104c7e:	d107      	bne.n	8104c90 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8104c80:	687b      	ldr	r3, [r7, #4]
 8104c82:	681b      	ldr	r3, [r3, #0]
 8104c84:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8104c86:	687b      	ldr	r3, [r7, #4]
 8104c88:	681b      	ldr	r3, [r3, #0]
 8104c8a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8104c8e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8104c90:	687b      	ldr	r3, [r7, #4]
 8104c92:	681b      	ldr	r3, [r3, #0]
 8104c94:	4618      	mov	r0, r3
 8104c96:	f7ff faad 	bl	81041f4 <LL_ADC_IsEnabled>
 8104c9a:	4603      	mov	r3, r0
 8104c9c:	2b00      	cmp	r3, #0
 8104c9e:	f040 8211 	bne.w	81050c4 <HAL_ADC_ConfigChannel+0x67c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8104ca2:	687b      	ldr	r3, [r7, #4]
 8104ca4:	6818      	ldr	r0, [r3, #0]
 8104ca6:	683b      	ldr	r3, [r7, #0]
 8104ca8:	6819      	ldr	r1, [r3, #0]
 8104caa:	683b      	ldr	r3, [r7, #0]
 8104cac:	68db      	ldr	r3, [r3, #12]
 8104cae:	461a      	mov	r2, r3
 8104cb0:	f7ff f9ea 	bl	8104088 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8104cb4:	683b      	ldr	r3, [r7, #0]
 8104cb6:	68db      	ldr	r3, [r3, #12]
 8104cb8:	4aa1      	ldr	r2, [pc, #644]	@ (8104f40 <HAL_ADC_ConfigChannel+0x4f8>)
 8104cba:	4293      	cmp	r3, r2
 8104cbc:	f040 812e 	bne.w	8104f1c <HAL_ADC_ConfigChannel+0x4d4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8104cc0:	687b      	ldr	r3, [r7, #4]
 8104cc2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8104cc4:	683b      	ldr	r3, [r7, #0]
 8104cc6:	681b      	ldr	r3, [r3, #0]
 8104cc8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8104ccc:	2b00      	cmp	r3, #0
 8104cce:	d10b      	bne.n	8104ce8 <HAL_ADC_ConfigChannel+0x2a0>
 8104cd0:	683b      	ldr	r3, [r7, #0]
 8104cd2:	681b      	ldr	r3, [r3, #0]
 8104cd4:	0e9b      	lsrs	r3, r3, #26
 8104cd6:	3301      	adds	r3, #1
 8104cd8:	f003 031f 	and.w	r3, r3, #31
 8104cdc:	2b09      	cmp	r3, #9
 8104cde:	bf94      	ite	ls
 8104ce0:	2301      	movls	r3, #1
 8104ce2:	2300      	movhi	r3, #0
 8104ce4:	b2db      	uxtb	r3, r3
 8104ce6:	e019      	b.n	8104d1c <HAL_ADC_ConfigChannel+0x2d4>
 8104ce8:	683b      	ldr	r3, [r7, #0]
 8104cea:	681b      	ldr	r3, [r3, #0]
 8104cec:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8104cee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8104cf0:	fa93 f3a3 	rbit	r3, r3
 8104cf4:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8104cf6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8104cf8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8104cfa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8104cfc:	2b00      	cmp	r3, #0
 8104cfe:	d101      	bne.n	8104d04 <HAL_ADC_ConfigChannel+0x2bc>
    return 32U;
 8104d00:	2320      	movs	r3, #32
 8104d02:	e003      	b.n	8104d0c <HAL_ADC_ConfigChannel+0x2c4>
  return __builtin_clz(value);
 8104d04:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8104d06:	fab3 f383 	clz	r3, r3
 8104d0a:	b2db      	uxtb	r3, r3
 8104d0c:	3301      	adds	r3, #1
 8104d0e:	f003 031f 	and.w	r3, r3, #31
 8104d12:	2b09      	cmp	r3, #9
 8104d14:	bf94      	ite	ls
 8104d16:	2301      	movls	r3, #1
 8104d18:	2300      	movhi	r3, #0
 8104d1a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8104d1c:	2b00      	cmp	r3, #0
 8104d1e:	d079      	beq.n	8104e14 <HAL_ADC_ConfigChannel+0x3cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8104d20:	683b      	ldr	r3, [r7, #0]
 8104d22:	681b      	ldr	r3, [r3, #0]
 8104d24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8104d28:	2b00      	cmp	r3, #0
 8104d2a:	d107      	bne.n	8104d3c <HAL_ADC_ConfigChannel+0x2f4>
 8104d2c:	683b      	ldr	r3, [r7, #0]
 8104d2e:	681b      	ldr	r3, [r3, #0]
 8104d30:	0e9b      	lsrs	r3, r3, #26
 8104d32:	3301      	adds	r3, #1
 8104d34:	069b      	lsls	r3, r3, #26
 8104d36:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8104d3a:	e015      	b.n	8104d68 <HAL_ADC_ConfigChannel+0x320>
 8104d3c:	683b      	ldr	r3, [r7, #0]
 8104d3e:	681b      	ldr	r3, [r3, #0]
 8104d40:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8104d42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8104d44:	fa93 f3a3 	rbit	r3, r3
 8104d48:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8104d4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8104d4c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8104d4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8104d50:	2b00      	cmp	r3, #0
 8104d52:	d101      	bne.n	8104d58 <HAL_ADC_ConfigChannel+0x310>
    return 32U;
 8104d54:	2320      	movs	r3, #32
 8104d56:	e003      	b.n	8104d60 <HAL_ADC_ConfigChannel+0x318>
  return __builtin_clz(value);
 8104d58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8104d5a:	fab3 f383 	clz	r3, r3
 8104d5e:	b2db      	uxtb	r3, r3
 8104d60:	3301      	adds	r3, #1
 8104d62:	069b      	lsls	r3, r3, #26
 8104d64:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8104d68:	683b      	ldr	r3, [r7, #0]
 8104d6a:	681b      	ldr	r3, [r3, #0]
 8104d6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8104d70:	2b00      	cmp	r3, #0
 8104d72:	d109      	bne.n	8104d88 <HAL_ADC_ConfigChannel+0x340>
 8104d74:	683b      	ldr	r3, [r7, #0]
 8104d76:	681b      	ldr	r3, [r3, #0]
 8104d78:	0e9b      	lsrs	r3, r3, #26
 8104d7a:	3301      	adds	r3, #1
 8104d7c:	f003 031f 	and.w	r3, r3, #31
 8104d80:	2101      	movs	r1, #1
 8104d82:	fa01 f303 	lsl.w	r3, r1, r3
 8104d86:	e017      	b.n	8104db8 <HAL_ADC_ConfigChannel+0x370>
 8104d88:	683b      	ldr	r3, [r7, #0]
 8104d8a:	681b      	ldr	r3, [r3, #0]
 8104d8c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8104d8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8104d90:	fa93 f3a3 	rbit	r3, r3
 8104d94:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8104d96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8104d98:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8104d9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8104d9c:	2b00      	cmp	r3, #0
 8104d9e:	d101      	bne.n	8104da4 <HAL_ADC_ConfigChannel+0x35c>
    return 32U;
 8104da0:	2320      	movs	r3, #32
 8104da2:	e003      	b.n	8104dac <HAL_ADC_ConfigChannel+0x364>
  return __builtin_clz(value);
 8104da4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8104da6:	fab3 f383 	clz	r3, r3
 8104daa:	b2db      	uxtb	r3, r3
 8104dac:	3301      	adds	r3, #1
 8104dae:	f003 031f 	and.w	r3, r3, #31
 8104db2:	2101      	movs	r1, #1
 8104db4:	fa01 f303 	lsl.w	r3, r1, r3
 8104db8:	ea42 0103 	orr.w	r1, r2, r3
 8104dbc:	683b      	ldr	r3, [r7, #0]
 8104dbe:	681b      	ldr	r3, [r3, #0]
 8104dc0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8104dc4:	2b00      	cmp	r3, #0
 8104dc6:	d10a      	bne.n	8104dde <HAL_ADC_ConfigChannel+0x396>
 8104dc8:	683b      	ldr	r3, [r7, #0]
 8104dca:	681b      	ldr	r3, [r3, #0]
 8104dcc:	0e9b      	lsrs	r3, r3, #26
 8104dce:	3301      	adds	r3, #1
 8104dd0:	f003 021f 	and.w	r2, r3, #31
 8104dd4:	4613      	mov	r3, r2
 8104dd6:	005b      	lsls	r3, r3, #1
 8104dd8:	4413      	add	r3, r2
 8104dda:	051b      	lsls	r3, r3, #20
 8104ddc:	e018      	b.n	8104e10 <HAL_ADC_ConfigChannel+0x3c8>
 8104dde:	683b      	ldr	r3, [r7, #0]
 8104de0:	681b      	ldr	r3, [r3, #0]
 8104de2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8104de4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104de6:	fa93 f3a3 	rbit	r3, r3
 8104dea:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8104dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104dee:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8104df0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104df2:	2b00      	cmp	r3, #0
 8104df4:	d101      	bne.n	8104dfa <HAL_ADC_ConfigChannel+0x3b2>
    return 32U;
 8104df6:	2320      	movs	r3, #32
 8104df8:	e003      	b.n	8104e02 <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 8104dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104dfc:	fab3 f383 	clz	r3, r3
 8104e00:	b2db      	uxtb	r3, r3
 8104e02:	3301      	adds	r3, #1
 8104e04:	f003 021f 	and.w	r2, r3, #31
 8104e08:	4613      	mov	r3, r2
 8104e0a:	005b      	lsls	r3, r3, #1
 8104e0c:	4413      	add	r3, r2
 8104e0e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8104e10:	430b      	orrs	r3, r1
 8104e12:	e07e      	b.n	8104f12 <HAL_ADC_ConfigChannel+0x4ca>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8104e14:	683b      	ldr	r3, [r7, #0]
 8104e16:	681b      	ldr	r3, [r3, #0]
 8104e18:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8104e1c:	2b00      	cmp	r3, #0
 8104e1e:	d107      	bne.n	8104e30 <HAL_ADC_ConfigChannel+0x3e8>
 8104e20:	683b      	ldr	r3, [r7, #0]
 8104e22:	681b      	ldr	r3, [r3, #0]
 8104e24:	0e9b      	lsrs	r3, r3, #26
 8104e26:	3301      	adds	r3, #1
 8104e28:	069b      	lsls	r3, r3, #26
 8104e2a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8104e2e:	e015      	b.n	8104e5c <HAL_ADC_ConfigChannel+0x414>
 8104e30:	683b      	ldr	r3, [r7, #0]
 8104e32:	681b      	ldr	r3, [r3, #0]
 8104e34:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8104e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104e38:	fa93 f3a3 	rbit	r3, r3
 8104e3c:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8104e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8104e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8104e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8104e44:	2b00      	cmp	r3, #0
 8104e46:	d101      	bne.n	8104e4c <HAL_ADC_ConfigChannel+0x404>
    return 32U;
 8104e48:	2320      	movs	r3, #32
 8104e4a:	e003      	b.n	8104e54 <HAL_ADC_ConfigChannel+0x40c>
  return __builtin_clz(value);
 8104e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8104e4e:	fab3 f383 	clz	r3, r3
 8104e52:	b2db      	uxtb	r3, r3
 8104e54:	3301      	adds	r3, #1
 8104e56:	069b      	lsls	r3, r3, #26
 8104e58:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8104e5c:	683b      	ldr	r3, [r7, #0]
 8104e5e:	681b      	ldr	r3, [r3, #0]
 8104e60:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8104e64:	2b00      	cmp	r3, #0
 8104e66:	d109      	bne.n	8104e7c <HAL_ADC_ConfigChannel+0x434>
 8104e68:	683b      	ldr	r3, [r7, #0]
 8104e6a:	681b      	ldr	r3, [r3, #0]
 8104e6c:	0e9b      	lsrs	r3, r3, #26
 8104e6e:	3301      	adds	r3, #1
 8104e70:	f003 031f 	and.w	r3, r3, #31
 8104e74:	2101      	movs	r1, #1
 8104e76:	fa01 f303 	lsl.w	r3, r1, r3
 8104e7a:	e017      	b.n	8104eac <HAL_ADC_ConfigChannel+0x464>
 8104e7c:	683b      	ldr	r3, [r7, #0]
 8104e7e:	681b      	ldr	r3, [r3, #0]
 8104e80:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8104e82:	69fb      	ldr	r3, [r7, #28]
 8104e84:	fa93 f3a3 	rbit	r3, r3
 8104e88:	61bb      	str	r3, [r7, #24]
  return result;
 8104e8a:	69bb      	ldr	r3, [r7, #24]
 8104e8c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8104e8e:	6a3b      	ldr	r3, [r7, #32]
 8104e90:	2b00      	cmp	r3, #0
 8104e92:	d101      	bne.n	8104e98 <HAL_ADC_ConfigChannel+0x450>
    return 32U;
 8104e94:	2320      	movs	r3, #32
 8104e96:	e003      	b.n	8104ea0 <HAL_ADC_ConfigChannel+0x458>
  return __builtin_clz(value);
 8104e98:	6a3b      	ldr	r3, [r7, #32]
 8104e9a:	fab3 f383 	clz	r3, r3
 8104e9e:	b2db      	uxtb	r3, r3
 8104ea0:	3301      	adds	r3, #1
 8104ea2:	f003 031f 	and.w	r3, r3, #31
 8104ea6:	2101      	movs	r1, #1
 8104ea8:	fa01 f303 	lsl.w	r3, r1, r3
 8104eac:	ea42 0103 	orr.w	r1, r2, r3
 8104eb0:	683b      	ldr	r3, [r7, #0]
 8104eb2:	681b      	ldr	r3, [r3, #0]
 8104eb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8104eb8:	2b00      	cmp	r3, #0
 8104eba:	d10d      	bne.n	8104ed8 <HAL_ADC_ConfigChannel+0x490>
 8104ebc:	683b      	ldr	r3, [r7, #0]
 8104ebe:	681b      	ldr	r3, [r3, #0]
 8104ec0:	0e9b      	lsrs	r3, r3, #26
 8104ec2:	3301      	adds	r3, #1
 8104ec4:	f003 021f 	and.w	r2, r3, #31
 8104ec8:	4613      	mov	r3, r2
 8104eca:	005b      	lsls	r3, r3, #1
 8104ecc:	4413      	add	r3, r2
 8104ece:	3b1e      	subs	r3, #30
 8104ed0:	051b      	lsls	r3, r3, #20
 8104ed2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8104ed6:	e01b      	b.n	8104f10 <HAL_ADC_ConfigChannel+0x4c8>
 8104ed8:	683b      	ldr	r3, [r7, #0]
 8104eda:	681b      	ldr	r3, [r3, #0]
 8104edc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8104ede:	693b      	ldr	r3, [r7, #16]
 8104ee0:	fa93 f3a3 	rbit	r3, r3
 8104ee4:	60fb      	str	r3, [r7, #12]
  return result;
 8104ee6:	68fb      	ldr	r3, [r7, #12]
 8104ee8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8104eea:	697b      	ldr	r3, [r7, #20]
 8104eec:	2b00      	cmp	r3, #0
 8104eee:	d101      	bne.n	8104ef4 <HAL_ADC_ConfigChannel+0x4ac>
    return 32U;
 8104ef0:	2320      	movs	r3, #32
 8104ef2:	e003      	b.n	8104efc <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 8104ef4:	697b      	ldr	r3, [r7, #20]
 8104ef6:	fab3 f383 	clz	r3, r3
 8104efa:	b2db      	uxtb	r3, r3
 8104efc:	3301      	adds	r3, #1
 8104efe:	f003 021f 	and.w	r2, r3, #31
 8104f02:	4613      	mov	r3, r2
 8104f04:	005b      	lsls	r3, r3, #1
 8104f06:	4413      	add	r3, r2
 8104f08:	3b1e      	subs	r3, #30
 8104f0a:	051b      	lsls	r3, r3, #20
 8104f0c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8104f10:	430b      	orrs	r3, r1
 8104f12:	683a      	ldr	r2, [r7, #0]
 8104f14:	6892      	ldr	r2, [r2, #8]
 8104f16:	4619      	mov	r1, r3
 8104f18:	f7ff f88b 	bl	8104032 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8104f1c:	683b      	ldr	r3, [r7, #0]
 8104f1e:	681b      	ldr	r3, [r3, #0]
 8104f20:	2b00      	cmp	r3, #0
 8104f22:	f280 80cf 	bge.w	81050c4 <HAL_ADC_ConfigChannel+0x67c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8104f26:	687b      	ldr	r3, [r7, #4]
 8104f28:	681b      	ldr	r3, [r3, #0]
 8104f2a:	4a06      	ldr	r2, [pc, #24]	@ (8104f44 <HAL_ADC_ConfigChannel+0x4fc>)
 8104f2c:	4293      	cmp	r3, r2
 8104f2e:	d004      	beq.n	8104f3a <HAL_ADC_ConfigChannel+0x4f2>
 8104f30:	687b      	ldr	r3, [r7, #4]
 8104f32:	681b      	ldr	r3, [r3, #0]
 8104f34:	4a04      	ldr	r2, [pc, #16]	@ (8104f48 <HAL_ADC_ConfigChannel+0x500>)
 8104f36:	4293      	cmp	r3, r2
 8104f38:	d10a      	bne.n	8104f50 <HAL_ADC_ConfigChannel+0x508>
 8104f3a:	4b04      	ldr	r3, [pc, #16]	@ (8104f4c <HAL_ADC_ConfigChannel+0x504>)
 8104f3c:	e009      	b.n	8104f52 <HAL_ADC_ConfigChannel+0x50a>
 8104f3e:	bf00      	nop
 8104f40:	47ff0000 	.word	0x47ff0000
 8104f44:	40022000 	.word	0x40022000
 8104f48:	40022100 	.word	0x40022100
 8104f4c:	40022300 	.word	0x40022300
 8104f50:	4b61      	ldr	r3, [pc, #388]	@ (81050d8 <HAL_ADC_ConfigChannel+0x690>)
 8104f52:	4618      	mov	r0, r3
 8104f54:	f7fe ffcc 	bl	8103ef0 <LL_ADC_GetCommonPathInternalCh>
 8104f58:	66f8      	str	r0, [r7, #108]	@ 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8104f5a:	687b      	ldr	r3, [r7, #4]
 8104f5c:	681b      	ldr	r3, [r3, #0]
 8104f5e:	4a5f      	ldr	r2, [pc, #380]	@ (81050dc <HAL_ADC_ConfigChannel+0x694>)
 8104f60:	4293      	cmp	r3, r2
 8104f62:	d004      	beq.n	8104f6e <HAL_ADC_ConfigChannel+0x526>
 8104f64:	687b      	ldr	r3, [r7, #4]
 8104f66:	681b      	ldr	r3, [r3, #0]
 8104f68:	4a5d      	ldr	r2, [pc, #372]	@ (81050e0 <HAL_ADC_ConfigChannel+0x698>)
 8104f6a:	4293      	cmp	r3, r2
 8104f6c:	d10e      	bne.n	8104f8c <HAL_ADC_ConfigChannel+0x544>
 8104f6e:	485b      	ldr	r0, [pc, #364]	@ (81050dc <HAL_ADC_ConfigChannel+0x694>)
 8104f70:	f7ff f940 	bl	81041f4 <LL_ADC_IsEnabled>
 8104f74:	4604      	mov	r4, r0
 8104f76:	485a      	ldr	r0, [pc, #360]	@ (81050e0 <HAL_ADC_ConfigChannel+0x698>)
 8104f78:	f7ff f93c 	bl	81041f4 <LL_ADC_IsEnabled>
 8104f7c:	4603      	mov	r3, r0
 8104f7e:	4323      	orrs	r3, r4
 8104f80:	2b00      	cmp	r3, #0
 8104f82:	bf0c      	ite	eq
 8104f84:	2301      	moveq	r3, #1
 8104f86:	2300      	movne	r3, #0
 8104f88:	b2db      	uxtb	r3, r3
 8104f8a:	e008      	b.n	8104f9e <HAL_ADC_ConfigChannel+0x556>
 8104f8c:	4855      	ldr	r0, [pc, #340]	@ (81050e4 <HAL_ADC_ConfigChannel+0x69c>)
 8104f8e:	f7ff f931 	bl	81041f4 <LL_ADC_IsEnabled>
 8104f92:	4603      	mov	r3, r0
 8104f94:	2b00      	cmp	r3, #0
 8104f96:	bf0c      	ite	eq
 8104f98:	2301      	moveq	r3, #1
 8104f9a:	2300      	movne	r3, #0
 8104f9c:	b2db      	uxtb	r3, r3
 8104f9e:	2b00      	cmp	r3, #0
 8104fa0:	d07d      	beq.n	810509e <HAL_ADC_ConfigChannel+0x656>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8104fa2:	683b      	ldr	r3, [r7, #0]
 8104fa4:	681b      	ldr	r3, [r3, #0]
 8104fa6:	4a50      	ldr	r2, [pc, #320]	@ (81050e8 <HAL_ADC_ConfigChannel+0x6a0>)
 8104fa8:	4293      	cmp	r3, r2
 8104faa:	d130      	bne.n	810500e <HAL_ADC_ConfigChannel+0x5c6>
 8104fac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8104fae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8104fb2:	2b00      	cmp	r3, #0
 8104fb4:	d12b      	bne.n	810500e <HAL_ADC_ConfigChannel+0x5c6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8104fb6:	687b      	ldr	r3, [r7, #4]
 8104fb8:	681b      	ldr	r3, [r3, #0]
 8104fba:	4a4a      	ldr	r2, [pc, #296]	@ (81050e4 <HAL_ADC_ConfigChannel+0x69c>)
 8104fbc:	4293      	cmp	r3, r2
 8104fbe:	f040 8081 	bne.w	81050c4 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8104fc2:	687b      	ldr	r3, [r7, #4]
 8104fc4:	681b      	ldr	r3, [r3, #0]
 8104fc6:	4a45      	ldr	r2, [pc, #276]	@ (81050dc <HAL_ADC_ConfigChannel+0x694>)
 8104fc8:	4293      	cmp	r3, r2
 8104fca:	d004      	beq.n	8104fd6 <HAL_ADC_ConfigChannel+0x58e>
 8104fcc:	687b      	ldr	r3, [r7, #4]
 8104fce:	681b      	ldr	r3, [r3, #0]
 8104fd0:	4a43      	ldr	r2, [pc, #268]	@ (81050e0 <HAL_ADC_ConfigChannel+0x698>)
 8104fd2:	4293      	cmp	r3, r2
 8104fd4:	d101      	bne.n	8104fda <HAL_ADC_ConfigChannel+0x592>
 8104fd6:	4a45      	ldr	r2, [pc, #276]	@ (81050ec <HAL_ADC_ConfigChannel+0x6a4>)
 8104fd8:	e000      	b.n	8104fdc <HAL_ADC_ConfigChannel+0x594>
 8104fda:	4a3f      	ldr	r2, [pc, #252]	@ (81050d8 <HAL_ADC_ConfigChannel+0x690>)
 8104fdc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8104fde:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8104fe2:	4619      	mov	r1, r3
 8104fe4:	4610      	mov	r0, r2
 8104fe6:	f7fe ff70 	bl	8103eca <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8104fea:	4b41      	ldr	r3, [pc, #260]	@ (81050f0 <HAL_ADC_ConfigChannel+0x6a8>)
 8104fec:	681b      	ldr	r3, [r3, #0]
 8104fee:	099b      	lsrs	r3, r3, #6
 8104ff0:	4a40      	ldr	r2, [pc, #256]	@ (81050f4 <HAL_ADC_ConfigChannel+0x6ac>)
 8104ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8104ff6:	099b      	lsrs	r3, r3, #6
 8104ff8:	3301      	adds	r3, #1
 8104ffa:	005b      	lsls	r3, r3, #1
 8104ffc:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8104ffe:	e002      	b.n	8105006 <HAL_ADC_ConfigChannel+0x5be>
              {
                wait_loop_index--;
 8105000:	68bb      	ldr	r3, [r7, #8]
 8105002:	3b01      	subs	r3, #1
 8105004:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8105006:	68bb      	ldr	r3, [r7, #8]
 8105008:	2b00      	cmp	r3, #0
 810500a:	d1f9      	bne.n	8105000 <HAL_ADC_ConfigChannel+0x5b8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 810500c:	e05a      	b.n	81050c4 <HAL_ADC_ConfigChannel+0x67c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 810500e:	683b      	ldr	r3, [r7, #0]
 8105010:	681b      	ldr	r3, [r3, #0]
 8105012:	4a39      	ldr	r2, [pc, #228]	@ (81050f8 <HAL_ADC_ConfigChannel+0x6b0>)
 8105014:	4293      	cmp	r3, r2
 8105016:	d11e      	bne.n	8105056 <HAL_ADC_ConfigChannel+0x60e>
 8105018:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 810501a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 810501e:	2b00      	cmp	r3, #0
 8105020:	d119      	bne.n	8105056 <HAL_ADC_ConfigChannel+0x60e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8105022:	687b      	ldr	r3, [r7, #4]
 8105024:	681b      	ldr	r3, [r3, #0]
 8105026:	4a2f      	ldr	r2, [pc, #188]	@ (81050e4 <HAL_ADC_ConfigChannel+0x69c>)
 8105028:	4293      	cmp	r3, r2
 810502a:	d14b      	bne.n	81050c4 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 810502c:	687b      	ldr	r3, [r7, #4]
 810502e:	681b      	ldr	r3, [r3, #0]
 8105030:	4a2a      	ldr	r2, [pc, #168]	@ (81050dc <HAL_ADC_ConfigChannel+0x694>)
 8105032:	4293      	cmp	r3, r2
 8105034:	d004      	beq.n	8105040 <HAL_ADC_ConfigChannel+0x5f8>
 8105036:	687b      	ldr	r3, [r7, #4]
 8105038:	681b      	ldr	r3, [r3, #0]
 810503a:	4a29      	ldr	r2, [pc, #164]	@ (81050e0 <HAL_ADC_ConfigChannel+0x698>)
 810503c:	4293      	cmp	r3, r2
 810503e:	d101      	bne.n	8105044 <HAL_ADC_ConfigChannel+0x5fc>
 8105040:	4a2a      	ldr	r2, [pc, #168]	@ (81050ec <HAL_ADC_ConfigChannel+0x6a4>)
 8105042:	e000      	b.n	8105046 <HAL_ADC_ConfigChannel+0x5fe>
 8105044:	4a24      	ldr	r2, [pc, #144]	@ (81050d8 <HAL_ADC_ConfigChannel+0x690>)
 8105046:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8105048:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 810504c:	4619      	mov	r1, r3
 810504e:	4610      	mov	r0, r2
 8105050:	f7fe ff3b 	bl	8103eca <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8105054:	e036      	b.n	81050c4 <HAL_ADC_ConfigChannel+0x67c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8105056:	683b      	ldr	r3, [r7, #0]
 8105058:	681b      	ldr	r3, [r3, #0]
 810505a:	4a28      	ldr	r2, [pc, #160]	@ (81050fc <HAL_ADC_ConfigChannel+0x6b4>)
 810505c:	4293      	cmp	r3, r2
 810505e:	d131      	bne.n	81050c4 <HAL_ADC_ConfigChannel+0x67c>
 8105060:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8105062:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8105066:	2b00      	cmp	r3, #0
 8105068:	d12c      	bne.n	81050c4 <HAL_ADC_ConfigChannel+0x67c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 810506a:	687b      	ldr	r3, [r7, #4]
 810506c:	681b      	ldr	r3, [r3, #0]
 810506e:	4a1d      	ldr	r2, [pc, #116]	@ (81050e4 <HAL_ADC_ConfigChannel+0x69c>)
 8105070:	4293      	cmp	r3, r2
 8105072:	d127      	bne.n	81050c4 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8105074:	687b      	ldr	r3, [r7, #4]
 8105076:	681b      	ldr	r3, [r3, #0]
 8105078:	4a18      	ldr	r2, [pc, #96]	@ (81050dc <HAL_ADC_ConfigChannel+0x694>)
 810507a:	4293      	cmp	r3, r2
 810507c:	d004      	beq.n	8105088 <HAL_ADC_ConfigChannel+0x640>
 810507e:	687b      	ldr	r3, [r7, #4]
 8105080:	681b      	ldr	r3, [r3, #0]
 8105082:	4a17      	ldr	r2, [pc, #92]	@ (81050e0 <HAL_ADC_ConfigChannel+0x698>)
 8105084:	4293      	cmp	r3, r2
 8105086:	d101      	bne.n	810508c <HAL_ADC_ConfigChannel+0x644>
 8105088:	4a18      	ldr	r2, [pc, #96]	@ (81050ec <HAL_ADC_ConfigChannel+0x6a4>)
 810508a:	e000      	b.n	810508e <HAL_ADC_ConfigChannel+0x646>
 810508c:	4a12      	ldr	r2, [pc, #72]	@ (81050d8 <HAL_ADC_ConfigChannel+0x690>)
 810508e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8105090:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8105094:	4619      	mov	r1, r3
 8105096:	4610      	mov	r0, r2
 8105098:	f7fe ff17 	bl	8103eca <LL_ADC_SetCommonPathInternalCh>
 810509c:	e012      	b.n	81050c4 <HAL_ADC_ConfigChannel+0x67c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 810509e:	687b      	ldr	r3, [r7, #4]
 81050a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81050a2:	f043 0220 	orr.w	r2, r3, #32
 81050a6:	687b      	ldr	r3, [r7, #4]
 81050a8:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 81050aa:	2301      	movs	r3, #1
 81050ac:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 81050b0:	e008      	b.n	81050c4 <HAL_ADC_ConfigChannel+0x67c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81050b2:	687b      	ldr	r3, [r7, #4]
 81050b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81050b6:	f043 0220 	orr.w	r2, r3, #32
 81050ba:	687b      	ldr	r3, [r7, #4]
 81050bc:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 81050be:	2301      	movs	r3, #1
 81050c0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 81050c4:	687b      	ldr	r3, [r7, #4]
 81050c6:	2200      	movs	r2, #0
 81050c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 81050cc:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 81050d0:	4618      	mov	r0, r3
 81050d2:	3784      	adds	r7, #132	@ 0x84
 81050d4:	46bd      	mov	sp, r7
 81050d6:	bd90      	pop	{r4, r7, pc}
 81050d8:	58026300 	.word	0x58026300
 81050dc:	40022000 	.word	0x40022000
 81050e0:	40022100 	.word	0x40022100
 81050e4:	58026000 	.word	0x58026000
 81050e8:	cb840000 	.word	0xcb840000
 81050ec:	40022300 	.word	0x40022300
 81050f0:	10000000 	.word	0x10000000
 81050f4:	053e2d63 	.word	0x053e2d63
 81050f8:	c7520000 	.word	0xc7520000
 81050fc:	cfb80000 	.word	0xcfb80000

08105100 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8105100:	b580      	push	{r7, lr}
 8105102:	b088      	sub	sp, #32
 8105104:	af00      	add	r7, sp, #0
 8105106:	6078      	str	r0, [r7, #4]
 8105108:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 810510a:	2300      	movs	r3, #0
 810510c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 810510e:	683b      	ldr	r3, [r7, #0]
 8105110:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8105112:	687b      	ldr	r3, [r7, #4]
 8105114:	681b      	ldr	r3, [r3, #0]
 8105116:	4618      	mov	r0, r3
 8105118:	f7ff f8ba 	bl	8104290 <LL_ADC_REG_IsConversionOngoing>
 810511c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 810511e:	687b      	ldr	r3, [r7, #4]
 8105120:	681b      	ldr	r3, [r3, #0]
 8105122:	4618      	mov	r0, r3
 8105124:	f7ff f8db 	bl	81042de <LL_ADC_INJ_IsConversionOngoing>
 8105128:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 810512a:	693b      	ldr	r3, [r7, #16]
 810512c:	2b00      	cmp	r3, #0
 810512e:	d103      	bne.n	8105138 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8105130:	68fb      	ldr	r3, [r7, #12]
 8105132:	2b00      	cmp	r3, #0
 8105134:	f000 8098 	beq.w	8105268 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8105138:	687b      	ldr	r3, [r7, #4]
 810513a:	681b      	ldr	r3, [r3, #0]
 810513c:	68db      	ldr	r3, [r3, #12]
 810513e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8105142:	2b00      	cmp	r3, #0
 8105144:	d02a      	beq.n	810519c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8105146:	687b      	ldr	r3, [r7, #4]
 8105148:	7d5b      	ldrb	r3, [r3, #21]
 810514a:	2b01      	cmp	r3, #1
 810514c:	d126      	bne.n	810519c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 810514e:	687b      	ldr	r3, [r7, #4]
 8105150:	7d1b      	ldrb	r3, [r3, #20]
 8105152:	2b01      	cmp	r3, #1
 8105154:	d122      	bne.n	810519c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8105156:	2301      	movs	r3, #1
 8105158:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 810515a:	e014      	b.n	8105186 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 810515c:	69fb      	ldr	r3, [r7, #28]
 810515e:	4a45      	ldr	r2, [pc, #276]	@ (8105274 <ADC_ConversionStop+0x174>)
 8105160:	4293      	cmp	r3, r2
 8105162:	d90d      	bls.n	8105180 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8105164:	687b      	ldr	r3, [r7, #4]
 8105166:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105168:	f043 0210 	orr.w	r2, r3, #16
 810516c:	687b      	ldr	r3, [r7, #4]
 810516e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8105170:	687b      	ldr	r3, [r7, #4]
 8105172:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105174:	f043 0201 	orr.w	r2, r3, #1
 8105178:	687b      	ldr	r3, [r7, #4]
 810517a:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 810517c:	2301      	movs	r3, #1
 810517e:	e074      	b.n	810526a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8105180:	69fb      	ldr	r3, [r7, #28]
 8105182:	3301      	adds	r3, #1
 8105184:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8105186:	687b      	ldr	r3, [r7, #4]
 8105188:	681b      	ldr	r3, [r3, #0]
 810518a:	681b      	ldr	r3, [r3, #0]
 810518c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8105190:	2b40      	cmp	r3, #64	@ 0x40
 8105192:	d1e3      	bne.n	810515c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8105194:	687b      	ldr	r3, [r7, #4]
 8105196:	681b      	ldr	r3, [r3, #0]
 8105198:	2240      	movs	r2, #64	@ 0x40
 810519a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 810519c:	69bb      	ldr	r3, [r7, #24]
 810519e:	2b02      	cmp	r3, #2
 81051a0:	d014      	beq.n	81051cc <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 81051a2:	687b      	ldr	r3, [r7, #4]
 81051a4:	681b      	ldr	r3, [r3, #0]
 81051a6:	4618      	mov	r0, r3
 81051a8:	f7ff f872 	bl	8104290 <LL_ADC_REG_IsConversionOngoing>
 81051ac:	4603      	mov	r3, r0
 81051ae:	2b00      	cmp	r3, #0
 81051b0:	d00c      	beq.n	81051cc <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 81051b2:	687b      	ldr	r3, [r7, #4]
 81051b4:	681b      	ldr	r3, [r3, #0]
 81051b6:	4618      	mov	r0, r3
 81051b8:	f7ff f82f 	bl	810421a <LL_ADC_IsDisableOngoing>
 81051bc:	4603      	mov	r3, r0
 81051be:	2b00      	cmp	r3, #0
 81051c0:	d104      	bne.n	81051cc <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 81051c2:	687b      	ldr	r3, [r7, #4]
 81051c4:	681b      	ldr	r3, [r3, #0]
 81051c6:	4618      	mov	r0, r3
 81051c8:	f7ff f84e 	bl	8104268 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 81051cc:	69bb      	ldr	r3, [r7, #24]
 81051ce:	2b01      	cmp	r3, #1
 81051d0:	d014      	beq.n	81051fc <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 81051d2:	687b      	ldr	r3, [r7, #4]
 81051d4:	681b      	ldr	r3, [r3, #0]
 81051d6:	4618      	mov	r0, r3
 81051d8:	f7ff f881 	bl	81042de <LL_ADC_INJ_IsConversionOngoing>
 81051dc:	4603      	mov	r3, r0
 81051de:	2b00      	cmp	r3, #0
 81051e0:	d00c      	beq.n	81051fc <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 81051e2:	687b      	ldr	r3, [r7, #4]
 81051e4:	681b      	ldr	r3, [r3, #0]
 81051e6:	4618      	mov	r0, r3
 81051e8:	f7ff f817 	bl	810421a <LL_ADC_IsDisableOngoing>
 81051ec:	4603      	mov	r3, r0
 81051ee:	2b00      	cmp	r3, #0
 81051f0:	d104      	bne.n	81051fc <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 81051f2:	687b      	ldr	r3, [r7, #4]
 81051f4:	681b      	ldr	r3, [r3, #0]
 81051f6:	4618      	mov	r0, r3
 81051f8:	f7ff f85d 	bl	81042b6 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 81051fc:	69bb      	ldr	r3, [r7, #24]
 81051fe:	2b02      	cmp	r3, #2
 8105200:	d005      	beq.n	810520e <ADC_ConversionStop+0x10e>
 8105202:	69bb      	ldr	r3, [r7, #24]
 8105204:	2b03      	cmp	r3, #3
 8105206:	d105      	bne.n	8105214 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8105208:	230c      	movs	r3, #12
 810520a:	617b      	str	r3, [r7, #20]
        break;
 810520c:	e005      	b.n	810521a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 810520e:	2308      	movs	r3, #8
 8105210:	617b      	str	r3, [r7, #20]
        break;
 8105212:	e002      	b.n	810521a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8105214:	2304      	movs	r3, #4
 8105216:	617b      	str	r3, [r7, #20]
        break;
 8105218:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 810521a:	f7fe fe07 	bl	8103e2c <HAL_GetTick>
 810521e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8105220:	e01b      	b.n	810525a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8105222:	f7fe fe03 	bl	8103e2c <HAL_GetTick>
 8105226:	4602      	mov	r2, r0
 8105228:	68bb      	ldr	r3, [r7, #8]
 810522a:	1ad3      	subs	r3, r2, r3
 810522c:	2b05      	cmp	r3, #5
 810522e:	d914      	bls.n	810525a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8105230:	687b      	ldr	r3, [r7, #4]
 8105232:	681b      	ldr	r3, [r3, #0]
 8105234:	689a      	ldr	r2, [r3, #8]
 8105236:	697b      	ldr	r3, [r7, #20]
 8105238:	4013      	ands	r3, r2
 810523a:	2b00      	cmp	r3, #0
 810523c:	d00d      	beq.n	810525a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 810523e:	687b      	ldr	r3, [r7, #4]
 8105240:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105242:	f043 0210 	orr.w	r2, r3, #16
 8105246:	687b      	ldr	r3, [r7, #4]
 8105248:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 810524a:	687b      	ldr	r3, [r7, #4]
 810524c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810524e:	f043 0201 	orr.w	r2, r3, #1
 8105252:	687b      	ldr	r3, [r7, #4]
 8105254:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8105256:	2301      	movs	r3, #1
 8105258:	e007      	b.n	810526a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 810525a:	687b      	ldr	r3, [r7, #4]
 810525c:	681b      	ldr	r3, [r3, #0]
 810525e:	689a      	ldr	r2, [r3, #8]
 8105260:	697b      	ldr	r3, [r7, #20]
 8105262:	4013      	ands	r3, r2
 8105264:	2b00      	cmp	r3, #0
 8105266:	d1dc      	bne.n	8105222 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8105268:	2300      	movs	r3, #0
}
 810526a:	4618      	mov	r0, r3
 810526c:	3720      	adds	r7, #32
 810526e:	46bd      	mov	sp, r7
 8105270:	bd80      	pop	{r7, pc}
 8105272:	bf00      	nop
 8105274:	000cdbff 	.word	0x000cdbff

08105278 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8105278:	b580      	push	{r7, lr}
 810527a:	b084      	sub	sp, #16
 810527c:	af00      	add	r7, sp, #0
 810527e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8105280:	687b      	ldr	r3, [r7, #4]
 8105282:	681b      	ldr	r3, [r3, #0]
 8105284:	4618      	mov	r0, r3
 8105286:	f7fe ffb5 	bl	81041f4 <LL_ADC_IsEnabled>
 810528a:	4603      	mov	r3, r0
 810528c:	2b00      	cmp	r3, #0
 810528e:	d16e      	bne.n	810536e <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8105290:	687b      	ldr	r3, [r7, #4]
 8105292:	681b      	ldr	r3, [r3, #0]
 8105294:	689a      	ldr	r2, [r3, #8]
 8105296:	4b38      	ldr	r3, [pc, #224]	@ (8105378 <ADC_Enable+0x100>)
 8105298:	4013      	ands	r3, r2
 810529a:	2b00      	cmp	r3, #0
 810529c:	d00d      	beq.n	81052ba <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 810529e:	687b      	ldr	r3, [r7, #4]
 81052a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81052a2:	f043 0210 	orr.w	r2, r3, #16
 81052a6:	687b      	ldr	r3, [r7, #4]
 81052a8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 81052aa:	687b      	ldr	r3, [r7, #4]
 81052ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81052ae:	f043 0201 	orr.w	r2, r3, #1
 81052b2:	687b      	ldr	r3, [r7, #4]
 81052b4:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 81052b6:	2301      	movs	r3, #1
 81052b8:	e05a      	b.n	8105370 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 81052ba:	687b      	ldr	r3, [r7, #4]
 81052bc:	681b      	ldr	r3, [r3, #0]
 81052be:	4618      	mov	r0, r3
 81052c0:	f7fe ff70 	bl	81041a4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 81052c4:	f7fe fdb2 	bl	8103e2c <HAL_GetTick>
 81052c8:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 81052ca:	687b      	ldr	r3, [r7, #4]
 81052cc:	681b      	ldr	r3, [r3, #0]
 81052ce:	4a2b      	ldr	r2, [pc, #172]	@ (810537c <ADC_Enable+0x104>)
 81052d0:	4293      	cmp	r3, r2
 81052d2:	d004      	beq.n	81052de <ADC_Enable+0x66>
 81052d4:	687b      	ldr	r3, [r7, #4]
 81052d6:	681b      	ldr	r3, [r3, #0]
 81052d8:	4a29      	ldr	r2, [pc, #164]	@ (8105380 <ADC_Enable+0x108>)
 81052da:	4293      	cmp	r3, r2
 81052dc:	d101      	bne.n	81052e2 <ADC_Enable+0x6a>
 81052de:	4b29      	ldr	r3, [pc, #164]	@ (8105384 <ADC_Enable+0x10c>)
 81052e0:	e000      	b.n	81052e4 <ADC_Enable+0x6c>
 81052e2:	4b29      	ldr	r3, [pc, #164]	@ (8105388 <ADC_Enable+0x110>)
 81052e4:	4618      	mov	r0, r3
 81052e6:	f7fe fef3 	bl	81040d0 <LL_ADC_GetMultimode>
 81052ea:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 81052ec:	687b      	ldr	r3, [r7, #4]
 81052ee:	681b      	ldr	r3, [r3, #0]
 81052f0:	4a23      	ldr	r2, [pc, #140]	@ (8105380 <ADC_Enable+0x108>)
 81052f2:	4293      	cmp	r3, r2
 81052f4:	d002      	beq.n	81052fc <ADC_Enable+0x84>
 81052f6:	687b      	ldr	r3, [r7, #4]
 81052f8:	681b      	ldr	r3, [r3, #0]
 81052fa:	e000      	b.n	81052fe <ADC_Enable+0x86>
 81052fc:	4b1f      	ldr	r3, [pc, #124]	@ (810537c <ADC_Enable+0x104>)
 81052fe:	687a      	ldr	r2, [r7, #4]
 8105300:	6812      	ldr	r2, [r2, #0]
 8105302:	4293      	cmp	r3, r2
 8105304:	d02c      	beq.n	8105360 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8105306:	68bb      	ldr	r3, [r7, #8]
 8105308:	2b00      	cmp	r3, #0
 810530a:	d130      	bne.n	810536e <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 810530c:	e028      	b.n	8105360 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 810530e:	687b      	ldr	r3, [r7, #4]
 8105310:	681b      	ldr	r3, [r3, #0]
 8105312:	4618      	mov	r0, r3
 8105314:	f7fe ff6e 	bl	81041f4 <LL_ADC_IsEnabled>
 8105318:	4603      	mov	r3, r0
 810531a:	2b00      	cmp	r3, #0
 810531c:	d104      	bne.n	8105328 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 810531e:	687b      	ldr	r3, [r7, #4]
 8105320:	681b      	ldr	r3, [r3, #0]
 8105322:	4618      	mov	r0, r3
 8105324:	f7fe ff3e 	bl	81041a4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8105328:	f7fe fd80 	bl	8103e2c <HAL_GetTick>
 810532c:	4602      	mov	r2, r0
 810532e:	68fb      	ldr	r3, [r7, #12]
 8105330:	1ad3      	subs	r3, r2, r3
 8105332:	2b02      	cmp	r3, #2
 8105334:	d914      	bls.n	8105360 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8105336:	687b      	ldr	r3, [r7, #4]
 8105338:	681b      	ldr	r3, [r3, #0]
 810533a:	681b      	ldr	r3, [r3, #0]
 810533c:	f003 0301 	and.w	r3, r3, #1
 8105340:	2b01      	cmp	r3, #1
 8105342:	d00d      	beq.n	8105360 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8105344:	687b      	ldr	r3, [r7, #4]
 8105346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105348:	f043 0210 	orr.w	r2, r3, #16
 810534c:	687b      	ldr	r3, [r7, #4]
 810534e:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8105350:	687b      	ldr	r3, [r7, #4]
 8105352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105354:	f043 0201 	orr.w	r2, r3, #1
 8105358:	687b      	ldr	r3, [r7, #4]
 810535a:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 810535c:	2301      	movs	r3, #1
 810535e:	e007      	b.n	8105370 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8105360:	687b      	ldr	r3, [r7, #4]
 8105362:	681b      	ldr	r3, [r3, #0]
 8105364:	681b      	ldr	r3, [r3, #0]
 8105366:	f003 0301 	and.w	r3, r3, #1
 810536a:	2b01      	cmp	r3, #1
 810536c:	d1cf      	bne.n	810530e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 810536e:	2300      	movs	r3, #0
}
 8105370:	4618      	mov	r0, r3
 8105372:	3710      	adds	r7, #16
 8105374:	46bd      	mov	sp, r7
 8105376:	bd80      	pop	{r7, pc}
 8105378:	8000003f 	.word	0x8000003f
 810537c:	40022000 	.word	0x40022000
 8105380:	40022100 	.word	0x40022100
 8105384:	40022300 	.word	0x40022300
 8105388:	58026300 	.word	0x58026300

0810538c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 810538c:	b580      	push	{r7, lr}
 810538e:	b084      	sub	sp, #16
 8105390:	af00      	add	r7, sp, #0
 8105392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8105394:	687b      	ldr	r3, [r7, #4]
 8105396:	681b      	ldr	r3, [r3, #0]
 8105398:	4618      	mov	r0, r3
 810539a:	f7fe ff3e 	bl	810421a <LL_ADC_IsDisableOngoing>
 810539e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 81053a0:	687b      	ldr	r3, [r7, #4]
 81053a2:	681b      	ldr	r3, [r3, #0]
 81053a4:	4618      	mov	r0, r3
 81053a6:	f7fe ff25 	bl	81041f4 <LL_ADC_IsEnabled>
 81053aa:	4603      	mov	r3, r0
 81053ac:	2b00      	cmp	r3, #0
 81053ae:	d047      	beq.n	8105440 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 81053b0:	68fb      	ldr	r3, [r7, #12]
 81053b2:	2b00      	cmp	r3, #0
 81053b4:	d144      	bne.n	8105440 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 81053b6:	687b      	ldr	r3, [r7, #4]
 81053b8:	681b      	ldr	r3, [r3, #0]
 81053ba:	689b      	ldr	r3, [r3, #8]
 81053bc:	f003 030d 	and.w	r3, r3, #13
 81053c0:	2b01      	cmp	r3, #1
 81053c2:	d10c      	bne.n	81053de <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 81053c4:	687b      	ldr	r3, [r7, #4]
 81053c6:	681b      	ldr	r3, [r3, #0]
 81053c8:	4618      	mov	r0, r3
 81053ca:	f7fe feff 	bl	81041cc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 81053ce:	687b      	ldr	r3, [r7, #4]
 81053d0:	681b      	ldr	r3, [r3, #0]
 81053d2:	2203      	movs	r2, #3
 81053d4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 81053d6:	f7fe fd29 	bl	8103e2c <HAL_GetTick>
 81053da:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 81053dc:	e029      	b.n	8105432 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 81053de:	687b      	ldr	r3, [r7, #4]
 81053e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81053e2:	f043 0210 	orr.w	r2, r3, #16
 81053e6:	687b      	ldr	r3, [r7, #4]
 81053e8:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 81053ea:	687b      	ldr	r3, [r7, #4]
 81053ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81053ee:	f043 0201 	orr.w	r2, r3, #1
 81053f2:	687b      	ldr	r3, [r7, #4]
 81053f4:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 81053f6:	2301      	movs	r3, #1
 81053f8:	e023      	b.n	8105442 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 81053fa:	f7fe fd17 	bl	8103e2c <HAL_GetTick>
 81053fe:	4602      	mov	r2, r0
 8105400:	68bb      	ldr	r3, [r7, #8]
 8105402:	1ad3      	subs	r3, r2, r3
 8105404:	2b02      	cmp	r3, #2
 8105406:	d914      	bls.n	8105432 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8105408:	687b      	ldr	r3, [r7, #4]
 810540a:	681b      	ldr	r3, [r3, #0]
 810540c:	689b      	ldr	r3, [r3, #8]
 810540e:	f003 0301 	and.w	r3, r3, #1
 8105412:	2b00      	cmp	r3, #0
 8105414:	d00d      	beq.n	8105432 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8105416:	687b      	ldr	r3, [r7, #4]
 8105418:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810541a:	f043 0210 	orr.w	r2, r3, #16
 810541e:	687b      	ldr	r3, [r7, #4]
 8105420:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8105422:	687b      	ldr	r3, [r7, #4]
 8105424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105426:	f043 0201 	orr.w	r2, r3, #1
 810542a:	687b      	ldr	r3, [r7, #4]
 810542c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 810542e:	2301      	movs	r3, #1
 8105430:	e007      	b.n	8105442 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8105432:	687b      	ldr	r3, [r7, #4]
 8105434:	681b      	ldr	r3, [r3, #0]
 8105436:	689b      	ldr	r3, [r3, #8]
 8105438:	f003 0301 	and.w	r3, r3, #1
 810543c:	2b00      	cmp	r3, #0
 810543e:	d1dc      	bne.n	81053fa <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8105440:	2300      	movs	r3, #0
}
 8105442:	4618      	mov	r0, r3
 8105444:	3710      	adds	r7, #16
 8105446:	46bd      	mov	sp, r7
 8105448:	bd80      	pop	{r7, pc}
	...

0810544c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 810544c:	b580      	push	{r7, lr}
 810544e:	b084      	sub	sp, #16
 8105450:	af00      	add	r7, sp, #0
 8105452:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8105454:	687b      	ldr	r3, [r7, #4]
 8105456:	681b      	ldr	r3, [r3, #0]
 8105458:	4a7a      	ldr	r2, [pc, #488]	@ (8105644 <ADC_ConfigureBoostMode+0x1f8>)
 810545a:	4293      	cmp	r3, r2
 810545c:	d004      	beq.n	8105468 <ADC_ConfigureBoostMode+0x1c>
 810545e:	687b      	ldr	r3, [r7, #4]
 8105460:	681b      	ldr	r3, [r3, #0]
 8105462:	4a79      	ldr	r2, [pc, #484]	@ (8105648 <ADC_ConfigureBoostMode+0x1fc>)
 8105464:	4293      	cmp	r3, r2
 8105466:	d109      	bne.n	810547c <ADC_ConfigureBoostMode+0x30>
 8105468:	4b78      	ldr	r3, [pc, #480]	@ (810564c <ADC_ConfigureBoostMode+0x200>)
 810546a:	689b      	ldr	r3, [r3, #8]
 810546c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8105470:	2b00      	cmp	r3, #0
 8105472:	bf14      	ite	ne
 8105474:	2301      	movne	r3, #1
 8105476:	2300      	moveq	r3, #0
 8105478:	b2db      	uxtb	r3, r3
 810547a:	e008      	b.n	810548e <ADC_ConfigureBoostMode+0x42>
 810547c:	4b74      	ldr	r3, [pc, #464]	@ (8105650 <ADC_ConfigureBoostMode+0x204>)
 810547e:	689b      	ldr	r3, [r3, #8]
 8105480:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8105484:	2b00      	cmp	r3, #0
 8105486:	bf14      	ite	ne
 8105488:	2301      	movne	r3, #1
 810548a:	2300      	moveq	r3, #0
 810548c:	b2db      	uxtb	r3, r3
 810548e:	2b00      	cmp	r3, #0
 8105490:	d01c      	beq.n	81054cc <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8105492:	f001 fd0d 	bl	8106eb0 <HAL_RCC_GetHCLKFreq>
 8105496:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8105498:	687b      	ldr	r3, [r7, #4]
 810549a:	685b      	ldr	r3, [r3, #4]
 810549c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 81054a0:	d010      	beq.n	81054c4 <ADC_ConfigureBoostMode+0x78>
 81054a2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 81054a6:	d873      	bhi.n	8105590 <ADC_ConfigureBoostMode+0x144>
 81054a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81054ac:	d002      	beq.n	81054b4 <ADC_ConfigureBoostMode+0x68>
 81054ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81054b2:	d16d      	bne.n	8105590 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 81054b4:	687b      	ldr	r3, [r7, #4]
 81054b6:	685b      	ldr	r3, [r3, #4]
 81054b8:	0c1b      	lsrs	r3, r3, #16
 81054ba:	68fa      	ldr	r2, [r7, #12]
 81054bc:	fbb2 f3f3 	udiv	r3, r2, r3
 81054c0:	60fb      	str	r3, [r7, #12]
        break;
 81054c2:	e068      	b.n	8105596 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 81054c4:	68fb      	ldr	r3, [r7, #12]
 81054c6:	089b      	lsrs	r3, r3, #2
 81054c8:	60fb      	str	r3, [r7, #12]
        break;
 81054ca:	e064      	b.n	8105596 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 81054cc:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 81054d0:	f04f 0100 	mov.w	r1, #0
 81054d4:	f002 ff54 	bl	8108380 <HAL_RCCEx_GetPeriphCLKFreq>
 81054d8:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 81054da:	687b      	ldr	r3, [r7, #4]
 81054dc:	685b      	ldr	r3, [r3, #4]
 81054de:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 81054e2:	d051      	beq.n	8105588 <ADC_ConfigureBoostMode+0x13c>
 81054e4:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 81054e8:	d854      	bhi.n	8105594 <ADC_ConfigureBoostMode+0x148>
 81054ea:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 81054ee:	d047      	beq.n	8105580 <ADC_ConfigureBoostMode+0x134>
 81054f0:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 81054f4:	d84e      	bhi.n	8105594 <ADC_ConfigureBoostMode+0x148>
 81054f6:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 81054fa:	d03d      	beq.n	8105578 <ADC_ConfigureBoostMode+0x12c>
 81054fc:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8105500:	d848      	bhi.n	8105594 <ADC_ConfigureBoostMode+0x148>
 8105502:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8105506:	d033      	beq.n	8105570 <ADC_ConfigureBoostMode+0x124>
 8105508:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 810550c:	d842      	bhi.n	8105594 <ADC_ConfigureBoostMode+0x148>
 810550e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8105512:	d029      	beq.n	8105568 <ADC_ConfigureBoostMode+0x11c>
 8105514:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8105518:	d83c      	bhi.n	8105594 <ADC_ConfigureBoostMode+0x148>
 810551a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 810551e:	d01a      	beq.n	8105556 <ADC_ConfigureBoostMode+0x10a>
 8105520:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8105524:	d836      	bhi.n	8105594 <ADC_ConfigureBoostMode+0x148>
 8105526:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 810552a:	d014      	beq.n	8105556 <ADC_ConfigureBoostMode+0x10a>
 810552c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8105530:	d830      	bhi.n	8105594 <ADC_ConfigureBoostMode+0x148>
 8105532:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8105536:	d00e      	beq.n	8105556 <ADC_ConfigureBoostMode+0x10a>
 8105538:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 810553c:	d82a      	bhi.n	8105594 <ADC_ConfigureBoostMode+0x148>
 810553e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8105542:	d008      	beq.n	8105556 <ADC_ConfigureBoostMode+0x10a>
 8105544:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8105548:	d824      	bhi.n	8105594 <ADC_ConfigureBoostMode+0x148>
 810554a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 810554e:	d002      	beq.n	8105556 <ADC_ConfigureBoostMode+0x10a>
 8105550:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8105554:	d11e      	bne.n	8105594 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8105556:	687b      	ldr	r3, [r7, #4]
 8105558:	685b      	ldr	r3, [r3, #4]
 810555a:	0c9b      	lsrs	r3, r3, #18
 810555c:	005b      	lsls	r3, r3, #1
 810555e:	68fa      	ldr	r2, [r7, #12]
 8105560:	fbb2 f3f3 	udiv	r3, r2, r3
 8105564:	60fb      	str	r3, [r7, #12]
        break;
 8105566:	e016      	b.n	8105596 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8105568:	68fb      	ldr	r3, [r7, #12]
 810556a:	091b      	lsrs	r3, r3, #4
 810556c:	60fb      	str	r3, [r7, #12]
        break;
 810556e:	e012      	b.n	8105596 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8105570:	68fb      	ldr	r3, [r7, #12]
 8105572:	095b      	lsrs	r3, r3, #5
 8105574:	60fb      	str	r3, [r7, #12]
        break;
 8105576:	e00e      	b.n	8105596 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8105578:	68fb      	ldr	r3, [r7, #12]
 810557a:	099b      	lsrs	r3, r3, #6
 810557c:	60fb      	str	r3, [r7, #12]
        break;
 810557e:	e00a      	b.n	8105596 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8105580:	68fb      	ldr	r3, [r7, #12]
 8105582:	09db      	lsrs	r3, r3, #7
 8105584:	60fb      	str	r3, [r7, #12]
        break;
 8105586:	e006      	b.n	8105596 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8105588:	68fb      	ldr	r3, [r7, #12]
 810558a:	0a1b      	lsrs	r3, r3, #8
 810558c:	60fb      	str	r3, [r7, #12]
        break;
 810558e:	e002      	b.n	8105596 <ADC_ConfigureBoostMode+0x14a>
        break;
 8105590:	bf00      	nop
 8105592:	e000      	b.n	8105596 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8105594:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8105596:	f7fe fc79 	bl	8103e8c <HAL_GetREVID>
 810559a:	4603      	mov	r3, r0
 810559c:	f241 0203 	movw	r2, #4099	@ 0x1003
 81055a0:	4293      	cmp	r3, r2
 81055a2:	d815      	bhi.n	81055d0 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 81055a4:	68fb      	ldr	r3, [r7, #12]
 81055a6:	4a2b      	ldr	r2, [pc, #172]	@ (8105654 <ADC_ConfigureBoostMode+0x208>)
 81055a8:	4293      	cmp	r3, r2
 81055aa:	d908      	bls.n	81055be <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 81055ac:	687b      	ldr	r3, [r7, #4]
 81055ae:	681b      	ldr	r3, [r3, #0]
 81055b0:	689a      	ldr	r2, [r3, #8]
 81055b2:	687b      	ldr	r3, [r7, #4]
 81055b4:	681b      	ldr	r3, [r3, #0]
 81055b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 81055ba:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 81055bc:	e03e      	b.n	810563c <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 81055be:	687b      	ldr	r3, [r7, #4]
 81055c0:	681b      	ldr	r3, [r3, #0]
 81055c2:	689a      	ldr	r2, [r3, #8]
 81055c4:	687b      	ldr	r3, [r7, #4]
 81055c6:	681b      	ldr	r3, [r3, #0]
 81055c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 81055cc:	609a      	str	r2, [r3, #8]
}
 81055ce:	e035      	b.n	810563c <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 81055d0:	68fb      	ldr	r3, [r7, #12]
 81055d2:	085b      	lsrs	r3, r3, #1
 81055d4:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 81055d6:	68fb      	ldr	r3, [r7, #12]
 81055d8:	4a1f      	ldr	r2, [pc, #124]	@ (8105658 <ADC_ConfigureBoostMode+0x20c>)
 81055da:	4293      	cmp	r3, r2
 81055dc:	d808      	bhi.n	81055f0 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 81055de:	687b      	ldr	r3, [r7, #4]
 81055e0:	681b      	ldr	r3, [r3, #0]
 81055e2:	689a      	ldr	r2, [r3, #8]
 81055e4:	687b      	ldr	r3, [r7, #4]
 81055e6:	681b      	ldr	r3, [r3, #0]
 81055e8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 81055ec:	609a      	str	r2, [r3, #8]
}
 81055ee:	e025      	b.n	810563c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 81055f0:	68fb      	ldr	r3, [r7, #12]
 81055f2:	4a1a      	ldr	r2, [pc, #104]	@ (810565c <ADC_ConfigureBoostMode+0x210>)
 81055f4:	4293      	cmp	r3, r2
 81055f6:	d80a      	bhi.n	810560e <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 81055f8:	687b      	ldr	r3, [r7, #4]
 81055fa:	681b      	ldr	r3, [r3, #0]
 81055fc:	689b      	ldr	r3, [r3, #8]
 81055fe:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8105602:	687b      	ldr	r3, [r7, #4]
 8105604:	681b      	ldr	r3, [r3, #0]
 8105606:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 810560a:	609a      	str	r2, [r3, #8]
}
 810560c:	e016      	b.n	810563c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 810560e:	68fb      	ldr	r3, [r7, #12]
 8105610:	4a13      	ldr	r2, [pc, #76]	@ (8105660 <ADC_ConfigureBoostMode+0x214>)
 8105612:	4293      	cmp	r3, r2
 8105614:	d80a      	bhi.n	810562c <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8105616:	687b      	ldr	r3, [r7, #4]
 8105618:	681b      	ldr	r3, [r3, #0]
 810561a:	689b      	ldr	r3, [r3, #8]
 810561c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8105620:	687b      	ldr	r3, [r7, #4]
 8105622:	681b      	ldr	r3, [r3, #0]
 8105624:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8105628:	609a      	str	r2, [r3, #8]
}
 810562a:	e007      	b.n	810563c <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 810562c:	687b      	ldr	r3, [r7, #4]
 810562e:	681b      	ldr	r3, [r3, #0]
 8105630:	689a      	ldr	r2, [r3, #8]
 8105632:	687b      	ldr	r3, [r7, #4]
 8105634:	681b      	ldr	r3, [r3, #0]
 8105636:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 810563a:	609a      	str	r2, [r3, #8]
}
 810563c:	bf00      	nop
 810563e:	3710      	adds	r7, #16
 8105640:	46bd      	mov	sp, r7
 8105642:	bd80      	pop	{r7, pc}
 8105644:	40022000 	.word	0x40022000
 8105648:	40022100 	.word	0x40022100
 810564c:	40022300 	.word	0x40022300
 8105650:	58026300 	.word	0x58026300
 8105654:	01312d00 	.word	0x01312d00
 8105658:	005f5e10 	.word	0x005f5e10
 810565c:	00bebc20 	.word	0x00bebc20
 8105660:	017d7840 	.word	0x017d7840

08105664 <LL_ADC_IsEnabled>:
{
 8105664:	b480      	push	{r7}
 8105666:	b083      	sub	sp, #12
 8105668:	af00      	add	r7, sp, #0
 810566a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 810566c:	687b      	ldr	r3, [r7, #4]
 810566e:	689b      	ldr	r3, [r3, #8]
 8105670:	f003 0301 	and.w	r3, r3, #1
 8105674:	2b01      	cmp	r3, #1
 8105676:	d101      	bne.n	810567c <LL_ADC_IsEnabled+0x18>
 8105678:	2301      	movs	r3, #1
 810567a:	e000      	b.n	810567e <LL_ADC_IsEnabled+0x1a>
 810567c:	2300      	movs	r3, #0
}
 810567e:	4618      	mov	r0, r3
 8105680:	370c      	adds	r7, #12
 8105682:	46bd      	mov	sp, r7
 8105684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105688:	4770      	bx	lr

0810568a <LL_ADC_REG_IsConversionOngoing>:
{
 810568a:	b480      	push	{r7}
 810568c:	b083      	sub	sp, #12
 810568e:	af00      	add	r7, sp, #0
 8105690:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8105692:	687b      	ldr	r3, [r7, #4]
 8105694:	689b      	ldr	r3, [r3, #8]
 8105696:	f003 0304 	and.w	r3, r3, #4
 810569a:	2b04      	cmp	r3, #4
 810569c:	d101      	bne.n	81056a2 <LL_ADC_REG_IsConversionOngoing+0x18>
 810569e:	2301      	movs	r3, #1
 81056a0:	e000      	b.n	81056a4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 81056a2:	2300      	movs	r3, #0
}
 81056a4:	4618      	mov	r0, r3
 81056a6:	370c      	adds	r7, #12
 81056a8:	46bd      	mov	sp, r7
 81056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81056ae:	4770      	bx	lr

081056b0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 81056b0:	b590      	push	{r4, r7, lr}
 81056b2:	b09f      	sub	sp, #124	@ 0x7c
 81056b4:	af00      	add	r7, sp, #0
 81056b6:	6078      	str	r0, [r7, #4]
 81056b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 81056ba:	2300      	movs	r3, #0
 81056bc:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 81056c0:	687b      	ldr	r3, [r7, #4]
 81056c2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 81056c6:	2b01      	cmp	r3, #1
 81056c8:	d101      	bne.n	81056ce <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 81056ca:	2302      	movs	r3, #2
 81056cc:	e0c4      	b.n	8105858 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
 81056ce:	687b      	ldr	r3, [r7, #4]
 81056d0:	2201      	movs	r2, #1
 81056d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 81056d6:	2300      	movs	r3, #0
 81056d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 81056da:	2300      	movs	r3, #0
 81056dc:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 81056de:	687b      	ldr	r3, [r7, #4]
 81056e0:	681b      	ldr	r3, [r3, #0]
 81056e2:	4a5f      	ldr	r2, [pc, #380]	@ (8105860 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81056e4:	4293      	cmp	r3, r2
 81056e6:	d102      	bne.n	81056ee <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 81056e8:	4b5e      	ldr	r3, [pc, #376]	@ (8105864 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81056ea:	60bb      	str	r3, [r7, #8]
 81056ec:	e001      	b.n	81056f2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 81056ee:	2300      	movs	r3, #0
 81056f0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 81056f2:	68bb      	ldr	r3, [r7, #8]
 81056f4:	2b00      	cmp	r3, #0
 81056f6:	d10b      	bne.n	8105710 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81056f8:	687b      	ldr	r3, [r7, #4]
 81056fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81056fc:	f043 0220 	orr.w	r2, r3, #32
 8105700:	687b      	ldr	r3, [r7, #4]
 8105702:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8105704:	687b      	ldr	r3, [r7, #4]
 8105706:	2200      	movs	r2, #0
 8105708:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 810570c:	2301      	movs	r3, #1
 810570e:	e0a3      	b.n	8105858 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8105710:	68bb      	ldr	r3, [r7, #8]
 8105712:	4618      	mov	r0, r3
 8105714:	f7ff ffb9 	bl	810568a <LL_ADC_REG_IsConversionOngoing>
 8105718:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 810571a:	687b      	ldr	r3, [r7, #4]
 810571c:	681b      	ldr	r3, [r3, #0]
 810571e:	4618      	mov	r0, r3
 8105720:	f7ff ffb3 	bl	810568a <LL_ADC_REG_IsConversionOngoing>
 8105724:	4603      	mov	r3, r0
 8105726:	2b00      	cmp	r3, #0
 8105728:	f040 8085 	bne.w	8105836 <HAL_ADCEx_MultiModeConfigChannel+0x186>
      && (tmphadcSlave_conversion_on_going == 0UL))
 810572c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 810572e:	2b00      	cmp	r3, #0
 8105730:	f040 8081 	bne.w	8105836 <HAL_ADCEx_MultiModeConfigChannel+0x186>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8105734:	687b      	ldr	r3, [r7, #4]
 8105736:	681b      	ldr	r3, [r3, #0]
 8105738:	4a49      	ldr	r2, [pc, #292]	@ (8105860 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 810573a:	4293      	cmp	r3, r2
 810573c:	d004      	beq.n	8105748 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 810573e:	687b      	ldr	r3, [r7, #4]
 8105740:	681b      	ldr	r3, [r3, #0]
 8105742:	4a48      	ldr	r2, [pc, #288]	@ (8105864 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8105744:	4293      	cmp	r3, r2
 8105746:	d101      	bne.n	810574c <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8105748:	4b47      	ldr	r3, [pc, #284]	@ (8105868 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 810574a:	e000      	b.n	810574e <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 810574c:	4b47      	ldr	r3, [pc, #284]	@ (810586c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 810574e:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8105750:	683b      	ldr	r3, [r7, #0]
 8105752:	681b      	ldr	r3, [r3, #0]
 8105754:	2b00      	cmp	r3, #0
 8105756:	d03b      	beq.n	81057d0 <HAL_ADCEx_MultiModeConfigChannel+0x120>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8105758:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 810575a:	689b      	ldr	r3, [r3, #8]
 810575c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8105760:	683b      	ldr	r3, [r7, #0]
 8105762:	685b      	ldr	r3, [r3, #4]
 8105764:	431a      	orrs	r2, r3
 8105766:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8105768:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 810576a:	687b      	ldr	r3, [r7, #4]
 810576c:	681b      	ldr	r3, [r3, #0]
 810576e:	4a3c      	ldr	r2, [pc, #240]	@ (8105860 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8105770:	4293      	cmp	r3, r2
 8105772:	d004      	beq.n	810577e <HAL_ADCEx_MultiModeConfigChannel+0xce>
 8105774:	687b      	ldr	r3, [r7, #4]
 8105776:	681b      	ldr	r3, [r3, #0]
 8105778:	4a3a      	ldr	r2, [pc, #232]	@ (8105864 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 810577a:	4293      	cmp	r3, r2
 810577c:	d10e      	bne.n	810579c <HAL_ADCEx_MultiModeConfigChannel+0xec>
 810577e:	4838      	ldr	r0, [pc, #224]	@ (8105860 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8105780:	f7ff ff70 	bl	8105664 <LL_ADC_IsEnabled>
 8105784:	4604      	mov	r4, r0
 8105786:	4837      	ldr	r0, [pc, #220]	@ (8105864 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8105788:	f7ff ff6c 	bl	8105664 <LL_ADC_IsEnabled>
 810578c:	4603      	mov	r3, r0
 810578e:	4323      	orrs	r3, r4
 8105790:	2b00      	cmp	r3, #0
 8105792:	bf0c      	ite	eq
 8105794:	2301      	moveq	r3, #1
 8105796:	2300      	movne	r3, #0
 8105798:	b2db      	uxtb	r3, r3
 810579a:	e008      	b.n	81057ae <HAL_ADCEx_MultiModeConfigChannel+0xfe>
 810579c:	4834      	ldr	r0, [pc, #208]	@ (8105870 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 810579e:	f7ff ff61 	bl	8105664 <LL_ADC_IsEnabled>
 81057a2:	4603      	mov	r3, r0
 81057a4:	2b00      	cmp	r3, #0
 81057a6:	bf0c      	ite	eq
 81057a8:	2301      	moveq	r3, #1
 81057aa:	2300      	movne	r3, #0
 81057ac:	b2db      	uxtb	r3, r3
 81057ae:	2b00      	cmp	r3, #0
 81057b0:	d04b      	beq.n	810584a <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 81057b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 81057b4:	689b      	ldr	r3, [r3, #8]
 81057b6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 81057ba:	f023 030f 	bic.w	r3, r3, #15
 81057be:	683a      	ldr	r2, [r7, #0]
 81057c0:	6811      	ldr	r1, [r2, #0]
 81057c2:	683a      	ldr	r2, [r7, #0]
 81057c4:	6892      	ldr	r2, [r2, #8]
 81057c6:	430a      	orrs	r2, r1
 81057c8:	431a      	orrs	r2, r3
 81057ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 81057cc:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 81057ce:	e03c      	b.n	810584a <HAL_ADCEx_MultiModeConfigChannel+0x19a>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 81057d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 81057d2:	689b      	ldr	r3, [r3, #8]
 81057d4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 81057d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 81057da:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 81057dc:	687b      	ldr	r3, [r7, #4]
 81057de:	681b      	ldr	r3, [r3, #0]
 81057e0:	4a1f      	ldr	r2, [pc, #124]	@ (8105860 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81057e2:	4293      	cmp	r3, r2
 81057e4:	d004      	beq.n	81057f0 <HAL_ADCEx_MultiModeConfigChannel+0x140>
 81057e6:	687b      	ldr	r3, [r7, #4]
 81057e8:	681b      	ldr	r3, [r3, #0]
 81057ea:	4a1e      	ldr	r2, [pc, #120]	@ (8105864 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81057ec:	4293      	cmp	r3, r2
 81057ee:	d10e      	bne.n	810580e <HAL_ADCEx_MultiModeConfigChannel+0x15e>
 81057f0:	481b      	ldr	r0, [pc, #108]	@ (8105860 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81057f2:	f7ff ff37 	bl	8105664 <LL_ADC_IsEnabled>
 81057f6:	4604      	mov	r4, r0
 81057f8:	481a      	ldr	r0, [pc, #104]	@ (8105864 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81057fa:	f7ff ff33 	bl	8105664 <LL_ADC_IsEnabled>
 81057fe:	4603      	mov	r3, r0
 8105800:	4323      	orrs	r3, r4
 8105802:	2b00      	cmp	r3, #0
 8105804:	bf0c      	ite	eq
 8105806:	2301      	moveq	r3, #1
 8105808:	2300      	movne	r3, #0
 810580a:	b2db      	uxtb	r3, r3
 810580c:	e008      	b.n	8105820 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 810580e:	4818      	ldr	r0, [pc, #96]	@ (8105870 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8105810:	f7ff ff28 	bl	8105664 <LL_ADC_IsEnabled>
 8105814:	4603      	mov	r3, r0
 8105816:	2b00      	cmp	r3, #0
 8105818:	bf0c      	ite	eq
 810581a:	2301      	moveq	r3, #1
 810581c:	2300      	movne	r3, #0
 810581e:	b2db      	uxtb	r3, r3
 8105820:	2b00      	cmp	r3, #0
 8105822:	d012      	beq.n	810584a <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8105824:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8105826:	689b      	ldr	r3, [r3, #8]
 8105828:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 810582c:	f023 030f 	bic.w	r3, r3, #15
 8105830:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8105832:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8105834:	e009      	b.n	810584a <HAL_ADCEx_MultiModeConfigChannel+0x19a>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8105836:	687b      	ldr	r3, [r7, #4]
 8105838:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810583a:	f043 0220 	orr.w	r2, r3, #32
 810583e:	687b      	ldr	r3, [r7, #4]
 8105840:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8105842:	2301      	movs	r3, #1
 8105844:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8105848:	e000      	b.n	810584c <HAL_ADCEx_MultiModeConfigChannel+0x19c>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 810584a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 810584c:	687b      	ldr	r3, [r7, #4]
 810584e:	2200      	movs	r2, #0
 8105850:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8105854:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8105858:	4618      	mov	r0, r3
 810585a:	377c      	adds	r7, #124	@ 0x7c
 810585c:	46bd      	mov	sp, r7
 810585e:	bd90      	pop	{r4, r7, pc}
 8105860:	40022000 	.word	0x40022000
 8105864:	40022100 	.word	0x40022100
 8105868:	40022300 	.word	0x40022300
 810586c:	58026300 	.word	0x58026300
 8105870:	58026000 	.word	0x58026000

08105874 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8105874:	b480      	push	{r7}
 8105876:	b085      	sub	sp, #20
 8105878:	af00      	add	r7, sp, #0
 810587a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 810587c:	687b      	ldr	r3, [r7, #4]
 810587e:	f003 0307 	and.w	r3, r3, #7
 8105882:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8105884:	4b0c      	ldr	r3, [pc, #48]	@ (81058b8 <__NVIC_SetPriorityGrouping+0x44>)
 8105886:	68db      	ldr	r3, [r3, #12]
 8105888:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 810588a:	68ba      	ldr	r2, [r7, #8]
 810588c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8105890:	4013      	ands	r3, r2
 8105892:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8105894:	68fb      	ldr	r3, [r7, #12]
 8105896:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8105898:	68bb      	ldr	r3, [r7, #8]
 810589a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 810589c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 81058a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81058a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 81058a6:	4a04      	ldr	r2, [pc, #16]	@ (81058b8 <__NVIC_SetPriorityGrouping+0x44>)
 81058a8:	68bb      	ldr	r3, [r7, #8]
 81058aa:	60d3      	str	r3, [r2, #12]
}
 81058ac:	bf00      	nop
 81058ae:	3714      	adds	r7, #20
 81058b0:	46bd      	mov	sp, r7
 81058b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81058b6:	4770      	bx	lr
 81058b8:	e000ed00 	.word	0xe000ed00

081058bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 81058bc:	b480      	push	{r7}
 81058be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81058c0:	4b04      	ldr	r3, [pc, #16]	@ (81058d4 <__NVIC_GetPriorityGrouping+0x18>)
 81058c2:	68db      	ldr	r3, [r3, #12]
 81058c4:	0a1b      	lsrs	r3, r3, #8
 81058c6:	f003 0307 	and.w	r3, r3, #7
}
 81058ca:	4618      	mov	r0, r3
 81058cc:	46bd      	mov	sp, r7
 81058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81058d2:	4770      	bx	lr
 81058d4:	e000ed00 	.word	0xe000ed00

081058d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81058d8:	b480      	push	{r7}
 81058da:	b083      	sub	sp, #12
 81058dc:	af00      	add	r7, sp, #0
 81058de:	4603      	mov	r3, r0
 81058e0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81058e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81058e6:	2b00      	cmp	r3, #0
 81058e8:	db0b      	blt.n	8105902 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 81058ea:	88fb      	ldrh	r3, [r7, #6]
 81058ec:	f003 021f 	and.w	r2, r3, #31
 81058f0:	4907      	ldr	r1, [pc, #28]	@ (8105910 <__NVIC_EnableIRQ+0x38>)
 81058f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81058f6:	095b      	lsrs	r3, r3, #5
 81058f8:	2001      	movs	r0, #1
 81058fa:	fa00 f202 	lsl.w	r2, r0, r2
 81058fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8105902:	bf00      	nop
 8105904:	370c      	adds	r7, #12
 8105906:	46bd      	mov	sp, r7
 8105908:	f85d 7b04 	ldr.w	r7, [sp], #4
 810590c:	4770      	bx	lr
 810590e:	bf00      	nop
 8105910:	e000e100 	.word	0xe000e100

08105914 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8105914:	b480      	push	{r7}
 8105916:	b083      	sub	sp, #12
 8105918:	af00      	add	r7, sp, #0
 810591a:	4603      	mov	r3, r0
 810591c:	6039      	str	r1, [r7, #0]
 810591e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8105920:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8105924:	2b00      	cmp	r3, #0
 8105926:	db0a      	blt.n	810593e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8105928:	683b      	ldr	r3, [r7, #0]
 810592a:	b2da      	uxtb	r2, r3
 810592c:	490c      	ldr	r1, [pc, #48]	@ (8105960 <__NVIC_SetPriority+0x4c>)
 810592e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8105932:	0112      	lsls	r2, r2, #4
 8105934:	b2d2      	uxtb	r2, r2
 8105936:	440b      	add	r3, r1
 8105938:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 810593c:	e00a      	b.n	8105954 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810593e:	683b      	ldr	r3, [r7, #0]
 8105940:	b2da      	uxtb	r2, r3
 8105942:	4908      	ldr	r1, [pc, #32]	@ (8105964 <__NVIC_SetPriority+0x50>)
 8105944:	88fb      	ldrh	r3, [r7, #6]
 8105946:	f003 030f 	and.w	r3, r3, #15
 810594a:	3b04      	subs	r3, #4
 810594c:	0112      	lsls	r2, r2, #4
 810594e:	b2d2      	uxtb	r2, r2
 8105950:	440b      	add	r3, r1
 8105952:	761a      	strb	r2, [r3, #24]
}
 8105954:	bf00      	nop
 8105956:	370c      	adds	r7, #12
 8105958:	46bd      	mov	sp, r7
 810595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810595e:	4770      	bx	lr
 8105960:	e000e100 	.word	0xe000e100
 8105964:	e000ed00 	.word	0xe000ed00

08105968 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8105968:	b480      	push	{r7}
 810596a:	b089      	sub	sp, #36	@ 0x24
 810596c:	af00      	add	r7, sp, #0
 810596e:	60f8      	str	r0, [r7, #12]
 8105970:	60b9      	str	r1, [r7, #8]
 8105972:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8105974:	68fb      	ldr	r3, [r7, #12]
 8105976:	f003 0307 	and.w	r3, r3, #7
 810597a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 810597c:	69fb      	ldr	r3, [r7, #28]
 810597e:	f1c3 0307 	rsb	r3, r3, #7
 8105982:	2b04      	cmp	r3, #4
 8105984:	bf28      	it	cs
 8105986:	2304      	movcs	r3, #4
 8105988:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 810598a:	69fb      	ldr	r3, [r7, #28]
 810598c:	3304      	adds	r3, #4
 810598e:	2b06      	cmp	r3, #6
 8105990:	d902      	bls.n	8105998 <NVIC_EncodePriority+0x30>
 8105992:	69fb      	ldr	r3, [r7, #28]
 8105994:	3b03      	subs	r3, #3
 8105996:	e000      	b.n	810599a <NVIC_EncodePriority+0x32>
 8105998:	2300      	movs	r3, #0
 810599a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 810599c:	f04f 32ff 	mov.w	r2, #4294967295
 81059a0:	69bb      	ldr	r3, [r7, #24]
 81059a2:	fa02 f303 	lsl.w	r3, r2, r3
 81059a6:	43da      	mvns	r2, r3
 81059a8:	68bb      	ldr	r3, [r7, #8]
 81059aa:	401a      	ands	r2, r3
 81059ac:	697b      	ldr	r3, [r7, #20]
 81059ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81059b0:	f04f 31ff 	mov.w	r1, #4294967295
 81059b4:	697b      	ldr	r3, [r7, #20]
 81059b6:	fa01 f303 	lsl.w	r3, r1, r3
 81059ba:	43d9      	mvns	r1, r3
 81059bc:	687b      	ldr	r3, [r7, #4]
 81059be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81059c0:	4313      	orrs	r3, r2
         );
}
 81059c2:	4618      	mov	r0, r3
 81059c4:	3724      	adds	r7, #36	@ 0x24
 81059c6:	46bd      	mov	sp, r7
 81059c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81059cc:	4770      	bx	lr
	...

081059d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 81059d0:	b580      	push	{r7, lr}
 81059d2:	b082      	sub	sp, #8
 81059d4:	af00      	add	r7, sp, #0
 81059d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 81059d8:	687b      	ldr	r3, [r7, #4]
 81059da:	3b01      	subs	r3, #1
 81059dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 81059e0:	d301      	bcc.n	81059e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 81059e2:	2301      	movs	r3, #1
 81059e4:	e00f      	b.n	8105a06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 81059e6:	4a0a      	ldr	r2, [pc, #40]	@ (8105a10 <SysTick_Config+0x40>)
 81059e8:	687b      	ldr	r3, [r7, #4]
 81059ea:	3b01      	subs	r3, #1
 81059ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 81059ee:	210f      	movs	r1, #15
 81059f0:	f04f 30ff 	mov.w	r0, #4294967295
 81059f4:	f7ff ff8e 	bl	8105914 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 81059f8:	4b05      	ldr	r3, [pc, #20]	@ (8105a10 <SysTick_Config+0x40>)
 81059fa:	2200      	movs	r2, #0
 81059fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 81059fe:	4b04      	ldr	r3, [pc, #16]	@ (8105a10 <SysTick_Config+0x40>)
 8105a00:	2207      	movs	r2, #7
 8105a02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8105a04:	2300      	movs	r3, #0
}
 8105a06:	4618      	mov	r0, r3
 8105a08:	3708      	adds	r7, #8
 8105a0a:	46bd      	mov	sp, r7
 8105a0c:	bd80      	pop	{r7, pc}
 8105a0e:	bf00      	nop
 8105a10:	e000e010 	.word	0xe000e010

08105a14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8105a14:	b580      	push	{r7, lr}
 8105a16:	b082      	sub	sp, #8
 8105a18:	af00      	add	r7, sp, #0
 8105a1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8105a1c:	6878      	ldr	r0, [r7, #4]
 8105a1e:	f7ff ff29 	bl	8105874 <__NVIC_SetPriorityGrouping>
}
 8105a22:	bf00      	nop
 8105a24:	3708      	adds	r7, #8
 8105a26:	46bd      	mov	sp, r7
 8105a28:	bd80      	pop	{r7, pc}

08105a2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8105a2a:	b580      	push	{r7, lr}
 8105a2c:	b086      	sub	sp, #24
 8105a2e:	af00      	add	r7, sp, #0
 8105a30:	4603      	mov	r3, r0
 8105a32:	60b9      	str	r1, [r7, #8]
 8105a34:	607a      	str	r2, [r7, #4]
 8105a36:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8105a38:	f7ff ff40 	bl	81058bc <__NVIC_GetPriorityGrouping>
 8105a3c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8105a3e:	687a      	ldr	r2, [r7, #4]
 8105a40:	68b9      	ldr	r1, [r7, #8]
 8105a42:	6978      	ldr	r0, [r7, #20]
 8105a44:	f7ff ff90 	bl	8105968 <NVIC_EncodePriority>
 8105a48:	4602      	mov	r2, r0
 8105a4a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8105a4e:	4611      	mov	r1, r2
 8105a50:	4618      	mov	r0, r3
 8105a52:	f7ff ff5f 	bl	8105914 <__NVIC_SetPriority>
}
 8105a56:	bf00      	nop
 8105a58:	3718      	adds	r7, #24
 8105a5a:	46bd      	mov	sp, r7
 8105a5c:	bd80      	pop	{r7, pc}

08105a5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8105a5e:	b580      	push	{r7, lr}
 8105a60:	b082      	sub	sp, #8
 8105a62:	af00      	add	r7, sp, #0
 8105a64:	4603      	mov	r3, r0
 8105a66:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8105a68:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8105a6c:	4618      	mov	r0, r3
 8105a6e:	f7ff ff33 	bl	81058d8 <__NVIC_EnableIRQ>
}
 8105a72:	bf00      	nop
 8105a74:	3708      	adds	r7, #8
 8105a76:	46bd      	mov	sp, r7
 8105a78:	bd80      	pop	{r7, pc}

08105a7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8105a7a:	b580      	push	{r7, lr}
 8105a7c:	b082      	sub	sp, #8
 8105a7e:	af00      	add	r7, sp, #0
 8105a80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8105a82:	6878      	ldr	r0, [r7, #4]
 8105a84:	f7ff ffa4 	bl	81059d0 <SysTick_Config>
 8105a88:	4603      	mov	r3, r0
}
 8105a8a:	4618      	mov	r0, r3
 8105a8c:	3708      	adds	r7, #8
 8105a8e:	46bd      	mov	sp, r7
 8105a90:	bd80      	pop	{r7, pc}
	...

08105a94 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8105a94:	b480      	push	{r7}
 8105a96:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8105a98:	4b07      	ldr	r3, [pc, #28]	@ (8105ab8 <HAL_GetCurrentCPUID+0x24>)
 8105a9a:	681b      	ldr	r3, [r3, #0]
 8105a9c:	091b      	lsrs	r3, r3, #4
 8105a9e:	f003 030f 	and.w	r3, r3, #15
 8105aa2:	2b07      	cmp	r3, #7
 8105aa4:	d101      	bne.n	8105aaa <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8105aa6:	2303      	movs	r3, #3
 8105aa8:	e000      	b.n	8105aac <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8105aaa:	2301      	movs	r3, #1
  }
}
 8105aac:	4618      	mov	r0, r3
 8105aae:	46bd      	mov	sp, r7
 8105ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105ab4:	4770      	bx	lr
 8105ab6:	bf00      	nop
 8105ab8:	e000ed00 	.word	0xe000ed00

08105abc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8105abc:	b480      	push	{r7}
 8105abe:	b089      	sub	sp, #36	@ 0x24
 8105ac0:	af00      	add	r7, sp, #0
 8105ac2:	6078      	str	r0, [r7, #4]
 8105ac4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8105ac6:	2300      	movs	r3, #0
 8105ac8:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8105aca:	4b89      	ldr	r3, [pc, #548]	@ (8105cf0 <HAL_GPIO_Init+0x234>)
 8105acc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8105ace:	e194      	b.n	8105dfa <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8105ad0:	683b      	ldr	r3, [r7, #0]
 8105ad2:	681a      	ldr	r2, [r3, #0]
 8105ad4:	2101      	movs	r1, #1
 8105ad6:	69fb      	ldr	r3, [r7, #28]
 8105ad8:	fa01 f303 	lsl.w	r3, r1, r3
 8105adc:	4013      	ands	r3, r2
 8105ade:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8105ae0:	693b      	ldr	r3, [r7, #16]
 8105ae2:	2b00      	cmp	r3, #0
 8105ae4:	f000 8186 	beq.w	8105df4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8105ae8:	683b      	ldr	r3, [r7, #0]
 8105aea:	685b      	ldr	r3, [r3, #4]
 8105aec:	f003 0303 	and.w	r3, r3, #3
 8105af0:	2b01      	cmp	r3, #1
 8105af2:	d005      	beq.n	8105b00 <HAL_GPIO_Init+0x44>
 8105af4:	683b      	ldr	r3, [r7, #0]
 8105af6:	685b      	ldr	r3, [r3, #4]
 8105af8:	f003 0303 	and.w	r3, r3, #3
 8105afc:	2b02      	cmp	r3, #2
 8105afe:	d130      	bne.n	8105b62 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8105b00:	687b      	ldr	r3, [r7, #4]
 8105b02:	689b      	ldr	r3, [r3, #8]
 8105b04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8105b06:	69fb      	ldr	r3, [r7, #28]
 8105b08:	005b      	lsls	r3, r3, #1
 8105b0a:	2203      	movs	r2, #3
 8105b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8105b10:	43db      	mvns	r3, r3
 8105b12:	69ba      	ldr	r2, [r7, #24]
 8105b14:	4013      	ands	r3, r2
 8105b16:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8105b18:	683b      	ldr	r3, [r7, #0]
 8105b1a:	68da      	ldr	r2, [r3, #12]
 8105b1c:	69fb      	ldr	r3, [r7, #28]
 8105b1e:	005b      	lsls	r3, r3, #1
 8105b20:	fa02 f303 	lsl.w	r3, r2, r3
 8105b24:	69ba      	ldr	r2, [r7, #24]
 8105b26:	4313      	orrs	r3, r2
 8105b28:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8105b2a:	687b      	ldr	r3, [r7, #4]
 8105b2c:	69ba      	ldr	r2, [r7, #24]
 8105b2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8105b30:	687b      	ldr	r3, [r7, #4]
 8105b32:	685b      	ldr	r3, [r3, #4]
 8105b34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8105b36:	2201      	movs	r2, #1
 8105b38:	69fb      	ldr	r3, [r7, #28]
 8105b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8105b3e:	43db      	mvns	r3, r3
 8105b40:	69ba      	ldr	r2, [r7, #24]
 8105b42:	4013      	ands	r3, r2
 8105b44:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8105b46:	683b      	ldr	r3, [r7, #0]
 8105b48:	685b      	ldr	r3, [r3, #4]
 8105b4a:	091b      	lsrs	r3, r3, #4
 8105b4c:	f003 0201 	and.w	r2, r3, #1
 8105b50:	69fb      	ldr	r3, [r7, #28]
 8105b52:	fa02 f303 	lsl.w	r3, r2, r3
 8105b56:	69ba      	ldr	r2, [r7, #24]
 8105b58:	4313      	orrs	r3, r2
 8105b5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8105b5c:	687b      	ldr	r3, [r7, #4]
 8105b5e:	69ba      	ldr	r2, [r7, #24]
 8105b60:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8105b62:	683b      	ldr	r3, [r7, #0]
 8105b64:	685b      	ldr	r3, [r3, #4]
 8105b66:	f003 0303 	and.w	r3, r3, #3
 8105b6a:	2b03      	cmp	r3, #3
 8105b6c:	d017      	beq.n	8105b9e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8105b6e:	687b      	ldr	r3, [r7, #4]
 8105b70:	68db      	ldr	r3, [r3, #12]
 8105b72:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8105b74:	69fb      	ldr	r3, [r7, #28]
 8105b76:	005b      	lsls	r3, r3, #1
 8105b78:	2203      	movs	r2, #3
 8105b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8105b7e:	43db      	mvns	r3, r3
 8105b80:	69ba      	ldr	r2, [r7, #24]
 8105b82:	4013      	ands	r3, r2
 8105b84:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8105b86:	683b      	ldr	r3, [r7, #0]
 8105b88:	689a      	ldr	r2, [r3, #8]
 8105b8a:	69fb      	ldr	r3, [r7, #28]
 8105b8c:	005b      	lsls	r3, r3, #1
 8105b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8105b92:	69ba      	ldr	r2, [r7, #24]
 8105b94:	4313      	orrs	r3, r2
 8105b96:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8105b98:	687b      	ldr	r3, [r7, #4]
 8105b9a:	69ba      	ldr	r2, [r7, #24]
 8105b9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8105b9e:	683b      	ldr	r3, [r7, #0]
 8105ba0:	685b      	ldr	r3, [r3, #4]
 8105ba2:	f003 0303 	and.w	r3, r3, #3
 8105ba6:	2b02      	cmp	r3, #2
 8105ba8:	d123      	bne.n	8105bf2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8105baa:	69fb      	ldr	r3, [r7, #28]
 8105bac:	08da      	lsrs	r2, r3, #3
 8105bae:	687b      	ldr	r3, [r7, #4]
 8105bb0:	3208      	adds	r2, #8
 8105bb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8105bb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8105bb8:	69fb      	ldr	r3, [r7, #28]
 8105bba:	f003 0307 	and.w	r3, r3, #7
 8105bbe:	009b      	lsls	r3, r3, #2
 8105bc0:	220f      	movs	r2, #15
 8105bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8105bc6:	43db      	mvns	r3, r3
 8105bc8:	69ba      	ldr	r2, [r7, #24]
 8105bca:	4013      	ands	r3, r2
 8105bcc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8105bce:	683b      	ldr	r3, [r7, #0]
 8105bd0:	691a      	ldr	r2, [r3, #16]
 8105bd2:	69fb      	ldr	r3, [r7, #28]
 8105bd4:	f003 0307 	and.w	r3, r3, #7
 8105bd8:	009b      	lsls	r3, r3, #2
 8105bda:	fa02 f303 	lsl.w	r3, r2, r3
 8105bde:	69ba      	ldr	r2, [r7, #24]
 8105be0:	4313      	orrs	r3, r2
 8105be2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8105be4:	69fb      	ldr	r3, [r7, #28]
 8105be6:	08da      	lsrs	r2, r3, #3
 8105be8:	687b      	ldr	r3, [r7, #4]
 8105bea:	3208      	adds	r2, #8
 8105bec:	69b9      	ldr	r1, [r7, #24]
 8105bee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8105bf2:	687b      	ldr	r3, [r7, #4]
 8105bf4:	681b      	ldr	r3, [r3, #0]
 8105bf6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8105bf8:	69fb      	ldr	r3, [r7, #28]
 8105bfa:	005b      	lsls	r3, r3, #1
 8105bfc:	2203      	movs	r2, #3
 8105bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8105c02:	43db      	mvns	r3, r3
 8105c04:	69ba      	ldr	r2, [r7, #24]
 8105c06:	4013      	ands	r3, r2
 8105c08:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8105c0a:	683b      	ldr	r3, [r7, #0]
 8105c0c:	685b      	ldr	r3, [r3, #4]
 8105c0e:	f003 0203 	and.w	r2, r3, #3
 8105c12:	69fb      	ldr	r3, [r7, #28]
 8105c14:	005b      	lsls	r3, r3, #1
 8105c16:	fa02 f303 	lsl.w	r3, r2, r3
 8105c1a:	69ba      	ldr	r2, [r7, #24]
 8105c1c:	4313      	orrs	r3, r2
 8105c1e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8105c20:	687b      	ldr	r3, [r7, #4]
 8105c22:	69ba      	ldr	r2, [r7, #24]
 8105c24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8105c26:	683b      	ldr	r3, [r7, #0]
 8105c28:	685b      	ldr	r3, [r3, #4]
 8105c2a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8105c2e:	2b00      	cmp	r3, #0
 8105c30:	f000 80e0 	beq.w	8105df4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8105c34:	4b2f      	ldr	r3, [pc, #188]	@ (8105cf4 <HAL_GPIO_Init+0x238>)
 8105c36:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8105c3a:	4a2e      	ldr	r2, [pc, #184]	@ (8105cf4 <HAL_GPIO_Init+0x238>)
 8105c3c:	f043 0302 	orr.w	r3, r3, #2
 8105c40:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8105c44:	4b2b      	ldr	r3, [pc, #172]	@ (8105cf4 <HAL_GPIO_Init+0x238>)
 8105c46:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8105c4a:	f003 0302 	and.w	r3, r3, #2
 8105c4e:	60fb      	str	r3, [r7, #12]
 8105c50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8105c52:	4a29      	ldr	r2, [pc, #164]	@ (8105cf8 <HAL_GPIO_Init+0x23c>)
 8105c54:	69fb      	ldr	r3, [r7, #28]
 8105c56:	089b      	lsrs	r3, r3, #2
 8105c58:	3302      	adds	r3, #2
 8105c5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8105c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8105c60:	69fb      	ldr	r3, [r7, #28]
 8105c62:	f003 0303 	and.w	r3, r3, #3
 8105c66:	009b      	lsls	r3, r3, #2
 8105c68:	220f      	movs	r2, #15
 8105c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8105c6e:	43db      	mvns	r3, r3
 8105c70:	69ba      	ldr	r2, [r7, #24]
 8105c72:	4013      	ands	r3, r2
 8105c74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8105c76:	687b      	ldr	r3, [r7, #4]
 8105c78:	4a20      	ldr	r2, [pc, #128]	@ (8105cfc <HAL_GPIO_Init+0x240>)
 8105c7a:	4293      	cmp	r3, r2
 8105c7c:	d052      	beq.n	8105d24 <HAL_GPIO_Init+0x268>
 8105c7e:	687b      	ldr	r3, [r7, #4]
 8105c80:	4a1f      	ldr	r2, [pc, #124]	@ (8105d00 <HAL_GPIO_Init+0x244>)
 8105c82:	4293      	cmp	r3, r2
 8105c84:	d031      	beq.n	8105cea <HAL_GPIO_Init+0x22e>
 8105c86:	687b      	ldr	r3, [r7, #4]
 8105c88:	4a1e      	ldr	r2, [pc, #120]	@ (8105d04 <HAL_GPIO_Init+0x248>)
 8105c8a:	4293      	cmp	r3, r2
 8105c8c:	d02b      	beq.n	8105ce6 <HAL_GPIO_Init+0x22a>
 8105c8e:	687b      	ldr	r3, [r7, #4]
 8105c90:	4a1d      	ldr	r2, [pc, #116]	@ (8105d08 <HAL_GPIO_Init+0x24c>)
 8105c92:	4293      	cmp	r3, r2
 8105c94:	d025      	beq.n	8105ce2 <HAL_GPIO_Init+0x226>
 8105c96:	687b      	ldr	r3, [r7, #4]
 8105c98:	4a1c      	ldr	r2, [pc, #112]	@ (8105d0c <HAL_GPIO_Init+0x250>)
 8105c9a:	4293      	cmp	r3, r2
 8105c9c:	d01f      	beq.n	8105cde <HAL_GPIO_Init+0x222>
 8105c9e:	687b      	ldr	r3, [r7, #4]
 8105ca0:	4a1b      	ldr	r2, [pc, #108]	@ (8105d10 <HAL_GPIO_Init+0x254>)
 8105ca2:	4293      	cmp	r3, r2
 8105ca4:	d019      	beq.n	8105cda <HAL_GPIO_Init+0x21e>
 8105ca6:	687b      	ldr	r3, [r7, #4]
 8105ca8:	4a1a      	ldr	r2, [pc, #104]	@ (8105d14 <HAL_GPIO_Init+0x258>)
 8105caa:	4293      	cmp	r3, r2
 8105cac:	d013      	beq.n	8105cd6 <HAL_GPIO_Init+0x21a>
 8105cae:	687b      	ldr	r3, [r7, #4]
 8105cb0:	4a19      	ldr	r2, [pc, #100]	@ (8105d18 <HAL_GPIO_Init+0x25c>)
 8105cb2:	4293      	cmp	r3, r2
 8105cb4:	d00d      	beq.n	8105cd2 <HAL_GPIO_Init+0x216>
 8105cb6:	687b      	ldr	r3, [r7, #4]
 8105cb8:	4a18      	ldr	r2, [pc, #96]	@ (8105d1c <HAL_GPIO_Init+0x260>)
 8105cba:	4293      	cmp	r3, r2
 8105cbc:	d007      	beq.n	8105cce <HAL_GPIO_Init+0x212>
 8105cbe:	687b      	ldr	r3, [r7, #4]
 8105cc0:	4a17      	ldr	r2, [pc, #92]	@ (8105d20 <HAL_GPIO_Init+0x264>)
 8105cc2:	4293      	cmp	r3, r2
 8105cc4:	d101      	bne.n	8105cca <HAL_GPIO_Init+0x20e>
 8105cc6:	2309      	movs	r3, #9
 8105cc8:	e02d      	b.n	8105d26 <HAL_GPIO_Init+0x26a>
 8105cca:	230a      	movs	r3, #10
 8105ccc:	e02b      	b.n	8105d26 <HAL_GPIO_Init+0x26a>
 8105cce:	2308      	movs	r3, #8
 8105cd0:	e029      	b.n	8105d26 <HAL_GPIO_Init+0x26a>
 8105cd2:	2307      	movs	r3, #7
 8105cd4:	e027      	b.n	8105d26 <HAL_GPIO_Init+0x26a>
 8105cd6:	2306      	movs	r3, #6
 8105cd8:	e025      	b.n	8105d26 <HAL_GPIO_Init+0x26a>
 8105cda:	2305      	movs	r3, #5
 8105cdc:	e023      	b.n	8105d26 <HAL_GPIO_Init+0x26a>
 8105cde:	2304      	movs	r3, #4
 8105ce0:	e021      	b.n	8105d26 <HAL_GPIO_Init+0x26a>
 8105ce2:	2303      	movs	r3, #3
 8105ce4:	e01f      	b.n	8105d26 <HAL_GPIO_Init+0x26a>
 8105ce6:	2302      	movs	r3, #2
 8105ce8:	e01d      	b.n	8105d26 <HAL_GPIO_Init+0x26a>
 8105cea:	2301      	movs	r3, #1
 8105cec:	e01b      	b.n	8105d26 <HAL_GPIO_Init+0x26a>
 8105cee:	bf00      	nop
 8105cf0:	580000c0 	.word	0x580000c0
 8105cf4:	58024400 	.word	0x58024400
 8105cf8:	58000400 	.word	0x58000400
 8105cfc:	58020000 	.word	0x58020000
 8105d00:	58020400 	.word	0x58020400
 8105d04:	58020800 	.word	0x58020800
 8105d08:	58020c00 	.word	0x58020c00
 8105d0c:	58021000 	.word	0x58021000
 8105d10:	58021400 	.word	0x58021400
 8105d14:	58021800 	.word	0x58021800
 8105d18:	58021c00 	.word	0x58021c00
 8105d1c:	58022000 	.word	0x58022000
 8105d20:	58022400 	.word	0x58022400
 8105d24:	2300      	movs	r3, #0
 8105d26:	69fa      	ldr	r2, [r7, #28]
 8105d28:	f002 0203 	and.w	r2, r2, #3
 8105d2c:	0092      	lsls	r2, r2, #2
 8105d2e:	4093      	lsls	r3, r2
 8105d30:	69ba      	ldr	r2, [r7, #24]
 8105d32:	4313      	orrs	r3, r2
 8105d34:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8105d36:	4938      	ldr	r1, [pc, #224]	@ (8105e18 <HAL_GPIO_Init+0x35c>)
 8105d38:	69fb      	ldr	r3, [r7, #28]
 8105d3a:	089b      	lsrs	r3, r3, #2
 8105d3c:	3302      	adds	r3, #2
 8105d3e:	69ba      	ldr	r2, [r7, #24]
 8105d40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8105d44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8105d48:	681b      	ldr	r3, [r3, #0]
 8105d4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8105d4c:	693b      	ldr	r3, [r7, #16]
 8105d4e:	43db      	mvns	r3, r3
 8105d50:	69ba      	ldr	r2, [r7, #24]
 8105d52:	4013      	ands	r3, r2
 8105d54:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8105d56:	683b      	ldr	r3, [r7, #0]
 8105d58:	685b      	ldr	r3, [r3, #4]
 8105d5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8105d5e:	2b00      	cmp	r3, #0
 8105d60:	d003      	beq.n	8105d6a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8105d62:	69ba      	ldr	r2, [r7, #24]
 8105d64:	693b      	ldr	r3, [r7, #16]
 8105d66:	4313      	orrs	r3, r2
 8105d68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8105d6a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8105d6e:	69bb      	ldr	r3, [r7, #24]
 8105d70:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8105d72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8105d76:	685b      	ldr	r3, [r3, #4]
 8105d78:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8105d7a:	693b      	ldr	r3, [r7, #16]
 8105d7c:	43db      	mvns	r3, r3
 8105d7e:	69ba      	ldr	r2, [r7, #24]
 8105d80:	4013      	ands	r3, r2
 8105d82:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8105d84:	683b      	ldr	r3, [r7, #0]
 8105d86:	685b      	ldr	r3, [r3, #4]
 8105d88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8105d8c:	2b00      	cmp	r3, #0
 8105d8e:	d003      	beq.n	8105d98 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8105d90:	69ba      	ldr	r2, [r7, #24]
 8105d92:	693b      	ldr	r3, [r7, #16]
 8105d94:	4313      	orrs	r3, r2
 8105d96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8105d98:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8105d9c:	69bb      	ldr	r3, [r7, #24]
 8105d9e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8105da0:	697b      	ldr	r3, [r7, #20]
 8105da2:	685b      	ldr	r3, [r3, #4]
 8105da4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8105da6:	693b      	ldr	r3, [r7, #16]
 8105da8:	43db      	mvns	r3, r3
 8105daa:	69ba      	ldr	r2, [r7, #24]
 8105dac:	4013      	ands	r3, r2
 8105dae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8105db0:	683b      	ldr	r3, [r7, #0]
 8105db2:	685b      	ldr	r3, [r3, #4]
 8105db4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8105db8:	2b00      	cmp	r3, #0
 8105dba:	d003      	beq.n	8105dc4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8105dbc:	69ba      	ldr	r2, [r7, #24]
 8105dbe:	693b      	ldr	r3, [r7, #16]
 8105dc0:	4313      	orrs	r3, r2
 8105dc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8105dc4:	697b      	ldr	r3, [r7, #20]
 8105dc6:	69ba      	ldr	r2, [r7, #24]
 8105dc8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8105dca:	697b      	ldr	r3, [r7, #20]
 8105dcc:	681b      	ldr	r3, [r3, #0]
 8105dce:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8105dd0:	693b      	ldr	r3, [r7, #16]
 8105dd2:	43db      	mvns	r3, r3
 8105dd4:	69ba      	ldr	r2, [r7, #24]
 8105dd6:	4013      	ands	r3, r2
 8105dd8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8105dda:	683b      	ldr	r3, [r7, #0]
 8105ddc:	685b      	ldr	r3, [r3, #4]
 8105dde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8105de2:	2b00      	cmp	r3, #0
 8105de4:	d003      	beq.n	8105dee <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8105de6:	69ba      	ldr	r2, [r7, #24]
 8105de8:	693b      	ldr	r3, [r7, #16]
 8105dea:	4313      	orrs	r3, r2
 8105dec:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8105dee:	697b      	ldr	r3, [r7, #20]
 8105df0:	69ba      	ldr	r2, [r7, #24]
 8105df2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8105df4:	69fb      	ldr	r3, [r7, #28]
 8105df6:	3301      	adds	r3, #1
 8105df8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8105dfa:	683b      	ldr	r3, [r7, #0]
 8105dfc:	681a      	ldr	r2, [r3, #0]
 8105dfe:	69fb      	ldr	r3, [r7, #28]
 8105e00:	fa22 f303 	lsr.w	r3, r2, r3
 8105e04:	2b00      	cmp	r3, #0
 8105e06:	f47f ae63 	bne.w	8105ad0 <HAL_GPIO_Init+0x14>
  }
}
 8105e0a:	bf00      	nop
 8105e0c:	bf00      	nop
 8105e0e:	3724      	adds	r7, #36	@ 0x24
 8105e10:	46bd      	mov	sp, r7
 8105e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105e16:	4770      	bx	lr
 8105e18:	58000400 	.word	0x58000400

08105e1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8105e1c:	b480      	push	{r7}
 8105e1e:	b083      	sub	sp, #12
 8105e20:	af00      	add	r7, sp, #0
 8105e22:	6078      	str	r0, [r7, #4]
 8105e24:	460b      	mov	r3, r1
 8105e26:	807b      	strh	r3, [r7, #2]
 8105e28:	4613      	mov	r3, r2
 8105e2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8105e2c:	787b      	ldrb	r3, [r7, #1]
 8105e2e:	2b00      	cmp	r3, #0
 8105e30:	d003      	beq.n	8105e3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8105e32:	887a      	ldrh	r2, [r7, #2]
 8105e34:	687b      	ldr	r3, [r7, #4]
 8105e36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8105e38:	e003      	b.n	8105e42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8105e3a:	887b      	ldrh	r3, [r7, #2]
 8105e3c:	041a      	lsls	r2, r3, #16
 8105e3e:	687b      	ldr	r3, [r7, #4]
 8105e40:	619a      	str	r2, [r3, #24]
}
 8105e42:	bf00      	nop
 8105e44:	370c      	adds	r7, #12
 8105e46:	46bd      	mov	sp, r7
 8105e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105e4c:	4770      	bx	lr

08105e4e <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8105e4e:	b580      	push	{r7, lr}
 8105e50:	b082      	sub	sp, #8
 8105e52:	af00      	add	r7, sp, #0
 8105e54:	4603      	mov	r3, r0
 8105e56:	80fb      	strh	r3, [r7, #6]
#if defined(DUAL_CORE) && defined(CORE_CM4)
  if (__HAL_GPIO_EXTID2_GET_IT(GPIO_Pin) != 0x00U)
 8105e58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8105e5c:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 8105e60:	88fb      	ldrh	r3, [r7, #6]
 8105e62:	4013      	ands	r3, r2
 8105e64:	2b00      	cmp	r3, #0
 8105e66:	d008      	beq.n	8105e7a <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
 8105e68:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8105e6c:	88fb      	ldrh	r3, [r7, #6]
 8105e6e:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8105e72:	88fb      	ldrh	r3, [r7, #6]
 8105e74:	4618      	mov	r0, r3
 8105e76:	f7fd fae1 	bl	810343c <HAL_GPIO_EXTI_Callback>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#endif
}
 8105e7a:	bf00      	nop
 8105e7c:	3708      	adds	r7, #8
 8105e7e:	46bd      	mov	sp, r7
 8105e80:	bd80      	pop	{r7, pc}
	...

08105e84 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8105e84:	b480      	push	{r7}
 8105e86:	b083      	sub	sp, #12
 8105e88:	af00      	add	r7, sp, #0
 8105e8a:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8105e8c:	4b05      	ldr	r3, [pc, #20]	@ (8105ea4 <HAL_HSEM_ActivateNotification+0x20>)
 8105e8e:	681a      	ldr	r2, [r3, #0]
 8105e90:	4904      	ldr	r1, [pc, #16]	@ (8105ea4 <HAL_HSEM_ActivateNotification+0x20>)
 8105e92:	687b      	ldr	r3, [r7, #4]
 8105e94:	4313      	orrs	r3, r2
 8105e96:	600b      	str	r3, [r1, #0]
#endif
}
 8105e98:	bf00      	nop
 8105e9a:	370c      	adds	r7, #12
 8105e9c:	46bd      	mov	sp, r7
 8105e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105ea2:	4770      	bx	lr
 8105ea4:	58026510 	.word	0x58026510

08105ea8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8105ea8:	b580      	push	{r7, lr}
 8105eaa:	b082      	sub	sp, #8
 8105eac:	af00      	add	r7, sp, #0
 8105eae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8105eb0:	687b      	ldr	r3, [r7, #4]
 8105eb2:	2b00      	cmp	r3, #0
 8105eb4:	d101      	bne.n	8105eba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8105eb6:	2301      	movs	r3, #1
 8105eb8:	e08d      	b.n	8105fd6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8105eba:	687b      	ldr	r3, [r7, #4]
 8105ebc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8105ec0:	b2db      	uxtb	r3, r3
 8105ec2:	2b00      	cmp	r3, #0
 8105ec4:	d106      	bne.n	8105ed4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8105ec6:	687b      	ldr	r3, [r7, #4]
 8105ec8:	2200      	movs	r2, #0
 8105eca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8105ece:	6878      	ldr	r0, [r7, #4]
 8105ed0:	f7fd fbbe 	bl	8103650 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8105ed4:	687b      	ldr	r3, [r7, #4]
 8105ed6:	2224      	movs	r2, #36	@ 0x24
 8105ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8105edc:	687b      	ldr	r3, [r7, #4]
 8105ede:	681b      	ldr	r3, [r3, #0]
 8105ee0:	681a      	ldr	r2, [r3, #0]
 8105ee2:	687b      	ldr	r3, [r7, #4]
 8105ee4:	681b      	ldr	r3, [r3, #0]
 8105ee6:	f022 0201 	bic.w	r2, r2, #1
 8105eea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8105eec:	687b      	ldr	r3, [r7, #4]
 8105eee:	685a      	ldr	r2, [r3, #4]
 8105ef0:	687b      	ldr	r3, [r7, #4]
 8105ef2:	681b      	ldr	r3, [r3, #0]
 8105ef4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8105ef8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8105efa:	687b      	ldr	r3, [r7, #4]
 8105efc:	681b      	ldr	r3, [r3, #0]
 8105efe:	689a      	ldr	r2, [r3, #8]
 8105f00:	687b      	ldr	r3, [r7, #4]
 8105f02:	681b      	ldr	r3, [r3, #0]
 8105f04:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8105f08:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8105f0a:	687b      	ldr	r3, [r7, #4]
 8105f0c:	68db      	ldr	r3, [r3, #12]
 8105f0e:	2b01      	cmp	r3, #1
 8105f10:	d107      	bne.n	8105f22 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8105f12:	687b      	ldr	r3, [r7, #4]
 8105f14:	689a      	ldr	r2, [r3, #8]
 8105f16:	687b      	ldr	r3, [r7, #4]
 8105f18:	681b      	ldr	r3, [r3, #0]
 8105f1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8105f1e:	609a      	str	r2, [r3, #8]
 8105f20:	e006      	b.n	8105f30 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8105f22:	687b      	ldr	r3, [r7, #4]
 8105f24:	689a      	ldr	r2, [r3, #8]
 8105f26:	687b      	ldr	r3, [r7, #4]
 8105f28:	681b      	ldr	r3, [r3, #0]
 8105f2a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8105f2e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8105f30:	687b      	ldr	r3, [r7, #4]
 8105f32:	68db      	ldr	r3, [r3, #12]
 8105f34:	2b02      	cmp	r3, #2
 8105f36:	d108      	bne.n	8105f4a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8105f38:	687b      	ldr	r3, [r7, #4]
 8105f3a:	681b      	ldr	r3, [r3, #0]
 8105f3c:	685a      	ldr	r2, [r3, #4]
 8105f3e:	687b      	ldr	r3, [r7, #4]
 8105f40:	681b      	ldr	r3, [r3, #0]
 8105f42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8105f46:	605a      	str	r2, [r3, #4]
 8105f48:	e007      	b.n	8105f5a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8105f4a:	687b      	ldr	r3, [r7, #4]
 8105f4c:	681b      	ldr	r3, [r3, #0]
 8105f4e:	685a      	ldr	r2, [r3, #4]
 8105f50:	687b      	ldr	r3, [r7, #4]
 8105f52:	681b      	ldr	r3, [r3, #0]
 8105f54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8105f58:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8105f5a:	687b      	ldr	r3, [r7, #4]
 8105f5c:	681b      	ldr	r3, [r3, #0]
 8105f5e:	685b      	ldr	r3, [r3, #4]
 8105f60:	687a      	ldr	r2, [r7, #4]
 8105f62:	6812      	ldr	r2, [r2, #0]
 8105f64:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8105f68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8105f6c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8105f6e:	687b      	ldr	r3, [r7, #4]
 8105f70:	681b      	ldr	r3, [r3, #0]
 8105f72:	68da      	ldr	r2, [r3, #12]
 8105f74:	687b      	ldr	r3, [r7, #4]
 8105f76:	681b      	ldr	r3, [r3, #0]
 8105f78:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8105f7c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8105f7e:	687b      	ldr	r3, [r7, #4]
 8105f80:	691a      	ldr	r2, [r3, #16]
 8105f82:	687b      	ldr	r3, [r7, #4]
 8105f84:	695b      	ldr	r3, [r3, #20]
 8105f86:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8105f8a:	687b      	ldr	r3, [r7, #4]
 8105f8c:	699b      	ldr	r3, [r3, #24]
 8105f8e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8105f90:	687b      	ldr	r3, [r7, #4]
 8105f92:	681b      	ldr	r3, [r3, #0]
 8105f94:	430a      	orrs	r2, r1
 8105f96:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8105f98:	687b      	ldr	r3, [r7, #4]
 8105f9a:	69d9      	ldr	r1, [r3, #28]
 8105f9c:	687b      	ldr	r3, [r7, #4]
 8105f9e:	6a1a      	ldr	r2, [r3, #32]
 8105fa0:	687b      	ldr	r3, [r7, #4]
 8105fa2:	681b      	ldr	r3, [r3, #0]
 8105fa4:	430a      	orrs	r2, r1
 8105fa6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8105fa8:	687b      	ldr	r3, [r7, #4]
 8105faa:	681b      	ldr	r3, [r3, #0]
 8105fac:	681a      	ldr	r2, [r3, #0]
 8105fae:	687b      	ldr	r3, [r7, #4]
 8105fb0:	681b      	ldr	r3, [r3, #0]
 8105fb2:	f042 0201 	orr.w	r2, r2, #1
 8105fb6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8105fb8:	687b      	ldr	r3, [r7, #4]
 8105fba:	2200      	movs	r2, #0
 8105fbc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8105fbe:	687b      	ldr	r3, [r7, #4]
 8105fc0:	2220      	movs	r2, #32
 8105fc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8105fc6:	687b      	ldr	r3, [r7, #4]
 8105fc8:	2200      	movs	r2, #0
 8105fca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8105fcc:	687b      	ldr	r3, [r7, #4]
 8105fce:	2200      	movs	r2, #0
 8105fd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8105fd4:	2300      	movs	r3, #0
}
 8105fd6:	4618      	mov	r0, r3
 8105fd8:	3708      	adds	r7, #8
 8105fda:	46bd      	mov	sp, r7
 8105fdc:	bd80      	pop	{r7, pc}
	...

08105fe0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8105fe0:	b580      	push	{r7, lr}
 8105fe2:	b088      	sub	sp, #32
 8105fe4:	af02      	add	r7, sp, #8
 8105fe6:	60f8      	str	r0, [r7, #12]
 8105fe8:	607a      	str	r2, [r7, #4]
 8105fea:	461a      	mov	r2, r3
 8105fec:	460b      	mov	r3, r1
 8105fee:	817b      	strh	r3, [r7, #10]
 8105ff0:	4613      	mov	r3, r2
 8105ff2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8105ff4:	68fb      	ldr	r3, [r7, #12]
 8105ff6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8105ffa:	b2db      	uxtb	r3, r3
 8105ffc:	2b20      	cmp	r3, #32
 8105ffe:	f040 80fd 	bne.w	81061fc <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8106002:	68fb      	ldr	r3, [r7, #12]
 8106004:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8106008:	2b01      	cmp	r3, #1
 810600a:	d101      	bne.n	8106010 <HAL_I2C_Master_Transmit+0x30>
 810600c:	2302      	movs	r3, #2
 810600e:	e0f6      	b.n	81061fe <HAL_I2C_Master_Transmit+0x21e>
 8106010:	68fb      	ldr	r3, [r7, #12]
 8106012:	2201      	movs	r2, #1
 8106014:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8106018:	f7fd ff08 	bl	8103e2c <HAL_GetTick>
 810601c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 810601e:	693b      	ldr	r3, [r7, #16]
 8106020:	9300      	str	r3, [sp, #0]
 8106022:	2319      	movs	r3, #25
 8106024:	2201      	movs	r2, #1
 8106026:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 810602a:	68f8      	ldr	r0, [r7, #12]
 810602c:	f000 fa24 	bl	8106478 <I2C_WaitOnFlagUntilTimeout>
 8106030:	4603      	mov	r3, r0
 8106032:	2b00      	cmp	r3, #0
 8106034:	d001      	beq.n	810603a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8106036:	2301      	movs	r3, #1
 8106038:	e0e1      	b.n	81061fe <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 810603a:	68fb      	ldr	r3, [r7, #12]
 810603c:	2221      	movs	r2, #33	@ 0x21
 810603e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8106042:	68fb      	ldr	r3, [r7, #12]
 8106044:	2210      	movs	r2, #16
 8106046:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 810604a:	68fb      	ldr	r3, [r7, #12]
 810604c:	2200      	movs	r2, #0
 810604e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8106050:	68fb      	ldr	r3, [r7, #12]
 8106052:	687a      	ldr	r2, [r7, #4]
 8106054:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8106056:	68fb      	ldr	r3, [r7, #12]
 8106058:	893a      	ldrh	r2, [r7, #8]
 810605a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 810605c:	68fb      	ldr	r3, [r7, #12]
 810605e:	2200      	movs	r2, #0
 8106060:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8106062:	68fb      	ldr	r3, [r7, #12]
 8106064:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106066:	b29b      	uxth	r3, r3
 8106068:	2bff      	cmp	r3, #255	@ 0xff
 810606a:	d906      	bls.n	810607a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 810606c:	68fb      	ldr	r3, [r7, #12]
 810606e:	22ff      	movs	r2, #255	@ 0xff
 8106070:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8106072:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8106076:	617b      	str	r3, [r7, #20]
 8106078:	e007      	b.n	810608a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 810607a:	68fb      	ldr	r3, [r7, #12]
 810607c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 810607e:	b29a      	uxth	r2, r3
 8106080:	68fb      	ldr	r3, [r7, #12]
 8106082:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8106084:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8106088:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 810608a:	68fb      	ldr	r3, [r7, #12]
 810608c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 810608e:	2b00      	cmp	r3, #0
 8106090:	d024      	beq.n	81060dc <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8106092:	68fb      	ldr	r3, [r7, #12]
 8106094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8106096:	781a      	ldrb	r2, [r3, #0]
 8106098:	68fb      	ldr	r3, [r7, #12]
 810609a:	681b      	ldr	r3, [r3, #0]
 810609c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 810609e:	68fb      	ldr	r3, [r7, #12]
 81060a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81060a2:	1c5a      	adds	r2, r3, #1
 81060a4:	68fb      	ldr	r3, [r7, #12]
 81060a6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 81060a8:	68fb      	ldr	r3, [r7, #12]
 81060aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81060ac:	b29b      	uxth	r3, r3
 81060ae:	3b01      	subs	r3, #1
 81060b0:	b29a      	uxth	r2, r3
 81060b2:	68fb      	ldr	r3, [r7, #12]
 81060b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 81060b6:	68fb      	ldr	r3, [r7, #12]
 81060b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81060ba:	3b01      	subs	r3, #1
 81060bc:	b29a      	uxth	r2, r3
 81060be:	68fb      	ldr	r3, [r7, #12]
 81060c0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 81060c2:	68fb      	ldr	r3, [r7, #12]
 81060c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81060c6:	b2db      	uxtb	r3, r3
 81060c8:	3301      	adds	r3, #1
 81060ca:	b2da      	uxtb	r2, r3
 81060cc:	8979      	ldrh	r1, [r7, #10]
 81060ce:	4b4e      	ldr	r3, [pc, #312]	@ (8106208 <HAL_I2C_Master_Transmit+0x228>)
 81060d0:	9300      	str	r3, [sp, #0]
 81060d2:	697b      	ldr	r3, [r7, #20]
 81060d4:	68f8      	ldr	r0, [r7, #12]
 81060d6:	f000 fc1f 	bl	8106918 <I2C_TransferConfig>
 81060da:	e066      	b.n	81061aa <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 81060dc:	68fb      	ldr	r3, [r7, #12]
 81060de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81060e0:	b2da      	uxtb	r2, r3
 81060e2:	8979      	ldrh	r1, [r7, #10]
 81060e4:	4b48      	ldr	r3, [pc, #288]	@ (8106208 <HAL_I2C_Master_Transmit+0x228>)
 81060e6:	9300      	str	r3, [sp, #0]
 81060e8:	697b      	ldr	r3, [r7, #20]
 81060ea:	68f8      	ldr	r0, [r7, #12]
 81060ec:	f000 fc14 	bl	8106918 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 81060f0:	e05b      	b.n	81061aa <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 81060f2:	693a      	ldr	r2, [r7, #16]
 81060f4:	6a39      	ldr	r1, [r7, #32]
 81060f6:	68f8      	ldr	r0, [r7, #12]
 81060f8:	f000 fa17 	bl	810652a <I2C_WaitOnTXISFlagUntilTimeout>
 81060fc:	4603      	mov	r3, r0
 81060fe:	2b00      	cmp	r3, #0
 8106100:	d001      	beq.n	8106106 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8106102:	2301      	movs	r3, #1
 8106104:	e07b      	b.n	81061fe <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8106106:	68fb      	ldr	r3, [r7, #12]
 8106108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810610a:	781a      	ldrb	r2, [r3, #0]
 810610c:	68fb      	ldr	r3, [r7, #12]
 810610e:	681b      	ldr	r3, [r3, #0]
 8106110:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8106112:	68fb      	ldr	r3, [r7, #12]
 8106114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8106116:	1c5a      	adds	r2, r3, #1
 8106118:	68fb      	ldr	r3, [r7, #12]
 810611a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 810611c:	68fb      	ldr	r3, [r7, #12]
 810611e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106120:	b29b      	uxth	r3, r3
 8106122:	3b01      	subs	r3, #1
 8106124:	b29a      	uxth	r2, r3
 8106126:	68fb      	ldr	r3, [r7, #12]
 8106128:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 810612a:	68fb      	ldr	r3, [r7, #12]
 810612c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 810612e:	3b01      	subs	r3, #1
 8106130:	b29a      	uxth	r2, r3
 8106132:	68fb      	ldr	r3, [r7, #12]
 8106134:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8106136:	68fb      	ldr	r3, [r7, #12]
 8106138:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 810613a:	b29b      	uxth	r3, r3
 810613c:	2b00      	cmp	r3, #0
 810613e:	d034      	beq.n	81061aa <HAL_I2C_Master_Transmit+0x1ca>
 8106140:	68fb      	ldr	r3, [r7, #12]
 8106142:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8106144:	2b00      	cmp	r3, #0
 8106146:	d130      	bne.n	81061aa <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8106148:	693b      	ldr	r3, [r7, #16]
 810614a:	9300      	str	r3, [sp, #0]
 810614c:	6a3b      	ldr	r3, [r7, #32]
 810614e:	2200      	movs	r2, #0
 8106150:	2180      	movs	r1, #128	@ 0x80
 8106152:	68f8      	ldr	r0, [r7, #12]
 8106154:	f000 f990 	bl	8106478 <I2C_WaitOnFlagUntilTimeout>
 8106158:	4603      	mov	r3, r0
 810615a:	2b00      	cmp	r3, #0
 810615c:	d001      	beq.n	8106162 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 810615e:	2301      	movs	r3, #1
 8106160:	e04d      	b.n	81061fe <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8106162:	68fb      	ldr	r3, [r7, #12]
 8106164:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106166:	b29b      	uxth	r3, r3
 8106168:	2bff      	cmp	r3, #255	@ 0xff
 810616a:	d90e      	bls.n	810618a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 810616c:	68fb      	ldr	r3, [r7, #12]
 810616e:	22ff      	movs	r2, #255	@ 0xff
 8106170:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8106172:	68fb      	ldr	r3, [r7, #12]
 8106174:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8106176:	b2da      	uxtb	r2, r3
 8106178:	8979      	ldrh	r1, [r7, #10]
 810617a:	2300      	movs	r3, #0
 810617c:	9300      	str	r3, [sp, #0]
 810617e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8106182:	68f8      	ldr	r0, [r7, #12]
 8106184:	f000 fbc8 	bl	8106918 <I2C_TransferConfig>
 8106188:	e00f      	b.n	81061aa <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 810618a:	68fb      	ldr	r3, [r7, #12]
 810618c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 810618e:	b29a      	uxth	r2, r3
 8106190:	68fb      	ldr	r3, [r7, #12]
 8106192:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8106194:	68fb      	ldr	r3, [r7, #12]
 8106196:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8106198:	b2da      	uxtb	r2, r3
 810619a:	8979      	ldrh	r1, [r7, #10]
 810619c:	2300      	movs	r3, #0
 810619e:	9300      	str	r3, [sp, #0]
 81061a0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 81061a4:	68f8      	ldr	r0, [r7, #12]
 81061a6:	f000 fbb7 	bl	8106918 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 81061aa:	68fb      	ldr	r3, [r7, #12]
 81061ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81061ae:	b29b      	uxth	r3, r3
 81061b0:	2b00      	cmp	r3, #0
 81061b2:	d19e      	bne.n	81060f2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 81061b4:	693a      	ldr	r2, [r7, #16]
 81061b6:	6a39      	ldr	r1, [r7, #32]
 81061b8:	68f8      	ldr	r0, [r7, #12]
 81061ba:	f000 f9fd 	bl	81065b8 <I2C_WaitOnSTOPFlagUntilTimeout>
 81061be:	4603      	mov	r3, r0
 81061c0:	2b00      	cmp	r3, #0
 81061c2:	d001      	beq.n	81061c8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 81061c4:	2301      	movs	r3, #1
 81061c6:	e01a      	b.n	81061fe <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 81061c8:	68fb      	ldr	r3, [r7, #12]
 81061ca:	681b      	ldr	r3, [r3, #0]
 81061cc:	2220      	movs	r2, #32
 81061ce:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 81061d0:	68fb      	ldr	r3, [r7, #12]
 81061d2:	681b      	ldr	r3, [r3, #0]
 81061d4:	6859      	ldr	r1, [r3, #4]
 81061d6:	68fb      	ldr	r3, [r7, #12]
 81061d8:	681a      	ldr	r2, [r3, #0]
 81061da:	4b0c      	ldr	r3, [pc, #48]	@ (810620c <HAL_I2C_Master_Transmit+0x22c>)
 81061dc:	400b      	ands	r3, r1
 81061de:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 81061e0:	68fb      	ldr	r3, [r7, #12]
 81061e2:	2220      	movs	r2, #32
 81061e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 81061e8:	68fb      	ldr	r3, [r7, #12]
 81061ea:	2200      	movs	r2, #0
 81061ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81061f0:	68fb      	ldr	r3, [r7, #12]
 81061f2:	2200      	movs	r2, #0
 81061f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 81061f8:	2300      	movs	r3, #0
 81061fa:	e000      	b.n	81061fe <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 81061fc:	2302      	movs	r3, #2
  }
}
 81061fe:	4618      	mov	r0, r3
 8106200:	3718      	adds	r7, #24
 8106202:	46bd      	mov	sp, r7
 8106204:	bd80      	pop	{r7, pc}
 8106206:	bf00      	nop
 8106208:	80002000 	.word	0x80002000
 810620c:	fe00e800 	.word	0xfe00e800

08106210 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8106210:	b580      	push	{r7, lr}
 8106212:	b088      	sub	sp, #32
 8106214:	af02      	add	r7, sp, #8
 8106216:	60f8      	str	r0, [r7, #12]
 8106218:	607a      	str	r2, [r7, #4]
 810621a:	461a      	mov	r2, r3
 810621c:	460b      	mov	r3, r1
 810621e:	817b      	strh	r3, [r7, #10]
 8106220:	4613      	mov	r3, r2
 8106222:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8106224:	68fb      	ldr	r3, [r7, #12]
 8106226:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 810622a:	b2db      	uxtb	r3, r3
 810622c:	2b20      	cmp	r3, #32
 810622e:	f040 80db 	bne.w	81063e8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8106232:	68fb      	ldr	r3, [r7, #12]
 8106234:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8106238:	2b01      	cmp	r3, #1
 810623a:	d101      	bne.n	8106240 <HAL_I2C_Master_Receive+0x30>
 810623c:	2302      	movs	r3, #2
 810623e:	e0d4      	b.n	81063ea <HAL_I2C_Master_Receive+0x1da>
 8106240:	68fb      	ldr	r3, [r7, #12]
 8106242:	2201      	movs	r2, #1
 8106244:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8106248:	f7fd fdf0 	bl	8103e2c <HAL_GetTick>
 810624c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 810624e:	697b      	ldr	r3, [r7, #20]
 8106250:	9300      	str	r3, [sp, #0]
 8106252:	2319      	movs	r3, #25
 8106254:	2201      	movs	r2, #1
 8106256:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 810625a:	68f8      	ldr	r0, [r7, #12]
 810625c:	f000 f90c 	bl	8106478 <I2C_WaitOnFlagUntilTimeout>
 8106260:	4603      	mov	r3, r0
 8106262:	2b00      	cmp	r3, #0
 8106264:	d001      	beq.n	810626a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8106266:	2301      	movs	r3, #1
 8106268:	e0bf      	b.n	81063ea <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 810626a:	68fb      	ldr	r3, [r7, #12]
 810626c:	2222      	movs	r2, #34	@ 0x22
 810626e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8106272:	68fb      	ldr	r3, [r7, #12]
 8106274:	2210      	movs	r2, #16
 8106276:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 810627a:	68fb      	ldr	r3, [r7, #12]
 810627c:	2200      	movs	r2, #0
 810627e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8106280:	68fb      	ldr	r3, [r7, #12]
 8106282:	687a      	ldr	r2, [r7, #4]
 8106284:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8106286:	68fb      	ldr	r3, [r7, #12]
 8106288:	893a      	ldrh	r2, [r7, #8]
 810628a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 810628c:	68fb      	ldr	r3, [r7, #12]
 810628e:	2200      	movs	r2, #0
 8106290:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8106292:	68fb      	ldr	r3, [r7, #12]
 8106294:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106296:	b29b      	uxth	r3, r3
 8106298:	2bff      	cmp	r3, #255	@ 0xff
 810629a:	d90e      	bls.n	81062ba <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 810629c:	68fb      	ldr	r3, [r7, #12]
 810629e:	22ff      	movs	r2, #255	@ 0xff
 81062a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 81062a2:	68fb      	ldr	r3, [r7, #12]
 81062a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81062a6:	b2da      	uxtb	r2, r3
 81062a8:	8979      	ldrh	r1, [r7, #10]
 81062aa:	4b52      	ldr	r3, [pc, #328]	@ (81063f4 <HAL_I2C_Master_Receive+0x1e4>)
 81062ac:	9300      	str	r3, [sp, #0]
 81062ae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 81062b2:	68f8      	ldr	r0, [r7, #12]
 81062b4:	f000 fb30 	bl	8106918 <I2C_TransferConfig>
 81062b8:	e06d      	b.n	8106396 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 81062ba:	68fb      	ldr	r3, [r7, #12]
 81062bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81062be:	b29a      	uxth	r2, r3
 81062c0:	68fb      	ldr	r3, [r7, #12]
 81062c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 81062c4:	68fb      	ldr	r3, [r7, #12]
 81062c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81062c8:	b2da      	uxtb	r2, r3
 81062ca:	8979      	ldrh	r1, [r7, #10]
 81062cc:	4b49      	ldr	r3, [pc, #292]	@ (81063f4 <HAL_I2C_Master_Receive+0x1e4>)
 81062ce:	9300      	str	r3, [sp, #0]
 81062d0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 81062d4:	68f8      	ldr	r0, [r7, #12]
 81062d6:	f000 fb1f 	bl	8106918 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 81062da:	e05c      	b.n	8106396 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 81062dc:	697a      	ldr	r2, [r7, #20]
 81062de:	6a39      	ldr	r1, [r7, #32]
 81062e0:	68f8      	ldr	r0, [r7, #12]
 81062e2:	f000 f9ad 	bl	8106640 <I2C_WaitOnRXNEFlagUntilTimeout>
 81062e6:	4603      	mov	r3, r0
 81062e8:	2b00      	cmp	r3, #0
 81062ea:	d001      	beq.n	81062f0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 81062ec:	2301      	movs	r3, #1
 81062ee:	e07c      	b.n	81063ea <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 81062f0:	68fb      	ldr	r3, [r7, #12]
 81062f2:	681b      	ldr	r3, [r3, #0]
 81062f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 81062f6:	68fb      	ldr	r3, [r7, #12]
 81062f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81062fa:	b2d2      	uxtb	r2, r2
 81062fc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 81062fe:	68fb      	ldr	r3, [r7, #12]
 8106300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8106302:	1c5a      	adds	r2, r3, #1
 8106304:	68fb      	ldr	r3, [r7, #12]
 8106306:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8106308:	68fb      	ldr	r3, [r7, #12]
 810630a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 810630c:	3b01      	subs	r3, #1
 810630e:	b29a      	uxth	r2, r3
 8106310:	68fb      	ldr	r3, [r7, #12]
 8106312:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8106314:	68fb      	ldr	r3, [r7, #12]
 8106316:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106318:	b29b      	uxth	r3, r3
 810631a:	3b01      	subs	r3, #1
 810631c:	b29a      	uxth	r2, r3
 810631e:	68fb      	ldr	r3, [r7, #12]
 8106320:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8106322:	68fb      	ldr	r3, [r7, #12]
 8106324:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106326:	b29b      	uxth	r3, r3
 8106328:	2b00      	cmp	r3, #0
 810632a:	d034      	beq.n	8106396 <HAL_I2C_Master_Receive+0x186>
 810632c:	68fb      	ldr	r3, [r7, #12]
 810632e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8106330:	2b00      	cmp	r3, #0
 8106332:	d130      	bne.n	8106396 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8106334:	697b      	ldr	r3, [r7, #20]
 8106336:	9300      	str	r3, [sp, #0]
 8106338:	6a3b      	ldr	r3, [r7, #32]
 810633a:	2200      	movs	r2, #0
 810633c:	2180      	movs	r1, #128	@ 0x80
 810633e:	68f8      	ldr	r0, [r7, #12]
 8106340:	f000 f89a 	bl	8106478 <I2C_WaitOnFlagUntilTimeout>
 8106344:	4603      	mov	r3, r0
 8106346:	2b00      	cmp	r3, #0
 8106348:	d001      	beq.n	810634e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 810634a:	2301      	movs	r3, #1
 810634c:	e04d      	b.n	81063ea <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 810634e:	68fb      	ldr	r3, [r7, #12]
 8106350:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106352:	b29b      	uxth	r3, r3
 8106354:	2bff      	cmp	r3, #255	@ 0xff
 8106356:	d90e      	bls.n	8106376 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8106358:	68fb      	ldr	r3, [r7, #12]
 810635a:	22ff      	movs	r2, #255	@ 0xff
 810635c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 810635e:	68fb      	ldr	r3, [r7, #12]
 8106360:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8106362:	b2da      	uxtb	r2, r3
 8106364:	8979      	ldrh	r1, [r7, #10]
 8106366:	2300      	movs	r3, #0
 8106368:	9300      	str	r3, [sp, #0]
 810636a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 810636e:	68f8      	ldr	r0, [r7, #12]
 8106370:	f000 fad2 	bl	8106918 <I2C_TransferConfig>
 8106374:	e00f      	b.n	8106396 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8106376:	68fb      	ldr	r3, [r7, #12]
 8106378:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 810637a:	b29a      	uxth	r2, r3
 810637c:	68fb      	ldr	r3, [r7, #12]
 810637e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8106380:	68fb      	ldr	r3, [r7, #12]
 8106382:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8106384:	b2da      	uxtb	r2, r3
 8106386:	8979      	ldrh	r1, [r7, #10]
 8106388:	2300      	movs	r3, #0
 810638a:	9300      	str	r3, [sp, #0]
 810638c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8106390:	68f8      	ldr	r0, [r7, #12]
 8106392:	f000 fac1 	bl	8106918 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8106396:	68fb      	ldr	r3, [r7, #12]
 8106398:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 810639a:	b29b      	uxth	r3, r3
 810639c:	2b00      	cmp	r3, #0
 810639e:	d19d      	bne.n	81062dc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 81063a0:	697a      	ldr	r2, [r7, #20]
 81063a2:	6a39      	ldr	r1, [r7, #32]
 81063a4:	68f8      	ldr	r0, [r7, #12]
 81063a6:	f000 f907 	bl	81065b8 <I2C_WaitOnSTOPFlagUntilTimeout>
 81063aa:	4603      	mov	r3, r0
 81063ac:	2b00      	cmp	r3, #0
 81063ae:	d001      	beq.n	81063b4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 81063b0:	2301      	movs	r3, #1
 81063b2:	e01a      	b.n	81063ea <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 81063b4:	68fb      	ldr	r3, [r7, #12]
 81063b6:	681b      	ldr	r3, [r3, #0]
 81063b8:	2220      	movs	r2, #32
 81063ba:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 81063bc:	68fb      	ldr	r3, [r7, #12]
 81063be:	681b      	ldr	r3, [r3, #0]
 81063c0:	6859      	ldr	r1, [r3, #4]
 81063c2:	68fb      	ldr	r3, [r7, #12]
 81063c4:	681a      	ldr	r2, [r3, #0]
 81063c6:	4b0c      	ldr	r3, [pc, #48]	@ (81063f8 <HAL_I2C_Master_Receive+0x1e8>)
 81063c8:	400b      	ands	r3, r1
 81063ca:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 81063cc:	68fb      	ldr	r3, [r7, #12]
 81063ce:	2220      	movs	r2, #32
 81063d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 81063d4:	68fb      	ldr	r3, [r7, #12]
 81063d6:	2200      	movs	r2, #0
 81063d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81063dc:	68fb      	ldr	r3, [r7, #12]
 81063de:	2200      	movs	r2, #0
 81063e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 81063e4:	2300      	movs	r3, #0
 81063e6:	e000      	b.n	81063ea <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 81063e8:	2302      	movs	r3, #2
  }
}
 81063ea:	4618      	mov	r0, r3
 81063ec:	3718      	adds	r7, #24
 81063ee:	46bd      	mov	sp, r7
 81063f0:	bd80      	pop	{r7, pc}
 81063f2:	bf00      	nop
 81063f4:	80002400 	.word	0x80002400
 81063f8:	fe00e800 	.word	0xfe00e800

081063fc <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 81063fc:	b480      	push	{r7}
 81063fe:	b083      	sub	sp, #12
 8106400:	af00      	add	r7, sp, #0
 8106402:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8106404:	687b      	ldr	r3, [r7, #4]
 8106406:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 810640a:	b2db      	uxtb	r3, r3
}
 810640c:	4618      	mov	r0, r3
 810640e:	370c      	adds	r7, #12
 8106410:	46bd      	mov	sp, r7
 8106412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106416:	4770      	bx	lr

08106418 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 8106418:	b480      	push	{r7}
 810641a:	b083      	sub	sp, #12
 810641c:	af00      	add	r7, sp, #0
 810641e:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8106420:	687b      	ldr	r3, [r7, #4]
 8106422:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8106424:	4618      	mov	r0, r3
 8106426:	370c      	adds	r7, #12
 8106428:	46bd      	mov	sp, r7
 810642a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810642e:	4770      	bx	lr

08106430 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8106430:	b480      	push	{r7}
 8106432:	b083      	sub	sp, #12
 8106434:	af00      	add	r7, sp, #0
 8106436:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8106438:	687b      	ldr	r3, [r7, #4]
 810643a:	681b      	ldr	r3, [r3, #0]
 810643c:	699b      	ldr	r3, [r3, #24]
 810643e:	f003 0302 	and.w	r3, r3, #2
 8106442:	2b02      	cmp	r3, #2
 8106444:	d103      	bne.n	810644e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8106446:	687b      	ldr	r3, [r7, #4]
 8106448:	681b      	ldr	r3, [r3, #0]
 810644a:	2200      	movs	r2, #0
 810644c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 810644e:	687b      	ldr	r3, [r7, #4]
 8106450:	681b      	ldr	r3, [r3, #0]
 8106452:	699b      	ldr	r3, [r3, #24]
 8106454:	f003 0301 	and.w	r3, r3, #1
 8106458:	2b01      	cmp	r3, #1
 810645a:	d007      	beq.n	810646c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 810645c:	687b      	ldr	r3, [r7, #4]
 810645e:	681b      	ldr	r3, [r3, #0]
 8106460:	699a      	ldr	r2, [r3, #24]
 8106462:	687b      	ldr	r3, [r7, #4]
 8106464:	681b      	ldr	r3, [r3, #0]
 8106466:	f042 0201 	orr.w	r2, r2, #1
 810646a:	619a      	str	r2, [r3, #24]
  }
}
 810646c:	bf00      	nop
 810646e:	370c      	adds	r7, #12
 8106470:	46bd      	mov	sp, r7
 8106472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106476:	4770      	bx	lr

08106478 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8106478:	b580      	push	{r7, lr}
 810647a:	b084      	sub	sp, #16
 810647c:	af00      	add	r7, sp, #0
 810647e:	60f8      	str	r0, [r7, #12]
 8106480:	60b9      	str	r1, [r7, #8]
 8106482:	603b      	str	r3, [r7, #0]
 8106484:	4613      	mov	r3, r2
 8106486:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8106488:	e03b      	b.n	8106502 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 810648a:	69ba      	ldr	r2, [r7, #24]
 810648c:	6839      	ldr	r1, [r7, #0]
 810648e:	68f8      	ldr	r0, [r7, #12]
 8106490:	f000 f962 	bl	8106758 <I2C_IsErrorOccurred>
 8106494:	4603      	mov	r3, r0
 8106496:	2b00      	cmp	r3, #0
 8106498:	d001      	beq.n	810649e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 810649a:	2301      	movs	r3, #1
 810649c:	e041      	b.n	8106522 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810649e:	683b      	ldr	r3, [r7, #0]
 81064a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 81064a4:	d02d      	beq.n	8106502 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81064a6:	f7fd fcc1 	bl	8103e2c <HAL_GetTick>
 81064aa:	4602      	mov	r2, r0
 81064ac:	69bb      	ldr	r3, [r7, #24]
 81064ae:	1ad3      	subs	r3, r2, r3
 81064b0:	683a      	ldr	r2, [r7, #0]
 81064b2:	429a      	cmp	r2, r3
 81064b4:	d302      	bcc.n	81064bc <I2C_WaitOnFlagUntilTimeout+0x44>
 81064b6:	683b      	ldr	r3, [r7, #0]
 81064b8:	2b00      	cmp	r3, #0
 81064ba:	d122      	bne.n	8106502 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 81064bc:	68fb      	ldr	r3, [r7, #12]
 81064be:	681b      	ldr	r3, [r3, #0]
 81064c0:	699a      	ldr	r2, [r3, #24]
 81064c2:	68bb      	ldr	r3, [r7, #8]
 81064c4:	4013      	ands	r3, r2
 81064c6:	68ba      	ldr	r2, [r7, #8]
 81064c8:	429a      	cmp	r2, r3
 81064ca:	bf0c      	ite	eq
 81064cc:	2301      	moveq	r3, #1
 81064ce:	2300      	movne	r3, #0
 81064d0:	b2db      	uxtb	r3, r3
 81064d2:	461a      	mov	r2, r3
 81064d4:	79fb      	ldrb	r3, [r7, #7]
 81064d6:	429a      	cmp	r2, r3
 81064d8:	d113      	bne.n	8106502 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 81064da:	68fb      	ldr	r3, [r7, #12]
 81064dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81064de:	f043 0220 	orr.w	r2, r3, #32
 81064e2:	68fb      	ldr	r3, [r7, #12]
 81064e4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 81064e6:	68fb      	ldr	r3, [r7, #12]
 81064e8:	2220      	movs	r2, #32
 81064ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 81064ee:	68fb      	ldr	r3, [r7, #12]
 81064f0:	2200      	movs	r2, #0
 81064f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 81064f6:	68fb      	ldr	r3, [r7, #12]
 81064f8:	2200      	movs	r2, #0
 81064fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 81064fe:	2301      	movs	r3, #1
 8106500:	e00f      	b.n	8106522 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8106502:	68fb      	ldr	r3, [r7, #12]
 8106504:	681b      	ldr	r3, [r3, #0]
 8106506:	699a      	ldr	r2, [r3, #24]
 8106508:	68bb      	ldr	r3, [r7, #8]
 810650a:	4013      	ands	r3, r2
 810650c:	68ba      	ldr	r2, [r7, #8]
 810650e:	429a      	cmp	r2, r3
 8106510:	bf0c      	ite	eq
 8106512:	2301      	moveq	r3, #1
 8106514:	2300      	movne	r3, #0
 8106516:	b2db      	uxtb	r3, r3
 8106518:	461a      	mov	r2, r3
 810651a:	79fb      	ldrb	r3, [r7, #7]
 810651c:	429a      	cmp	r2, r3
 810651e:	d0b4      	beq.n	810648a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8106520:	2300      	movs	r3, #0
}
 8106522:	4618      	mov	r0, r3
 8106524:	3710      	adds	r7, #16
 8106526:	46bd      	mov	sp, r7
 8106528:	bd80      	pop	{r7, pc}

0810652a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 810652a:	b580      	push	{r7, lr}
 810652c:	b084      	sub	sp, #16
 810652e:	af00      	add	r7, sp, #0
 8106530:	60f8      	str	r0, [r7, #12]
 8106532:	60b9      	str	r1, [r7, #8]
 8106534:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8106536:	e033      	b.n	81065a0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8106538:	687a      	ldr	r2, [r7, #4]
 810653a:	68b9      	ldr	r1, [r7, #8]
 810653c:	68f8      	ldr	r0, [r7, #12]
 810653e:	f000 f90b 	bl	8106758 <I2C_IsErrorOccurred>
 8106542:	4603      	mov	r3, r0
 8106544:	2b00      	cmp	r3, #0
 8106546:	d001      	beq.n	810654c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8106548:	2301      	movs	r3, #1
 810654a:	e031      	b.n	81065b0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810654c:	68bb      	ldr	r3, [r7, #8]
 810654e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106552:	d025      	beq.n	81065a0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8106554:	f7fd fc6a 	bl	8103e2c <HAL_GetTick>
 8106558:	4602      	mov	r2, r0
 810655a:	687b      	ldr	r3, [r7, #4]
 810655c:	1ad3      	subs	r3, r2, r3
 810655e:	68ba      	ldr	r2, [r7, #8]
 8106560:	429a      	cmp	r2, r3
 8106562:	d302      	bcc.n	810656a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8106564:	68bb      	ldr	r3, [r7, #8]
 8106566:	2b00      	cmp	r3, #0
 8106568:	d11a      	bne.n	81065a0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 810656a:	68fb      	ldr	r3, [r7, #12]
 810656c:	681b      	ldr	r3, [r3, #0]
 810656e:	699b      	ldr	r3, [r3, #24]
 8106570:	f003 0302 	and.w	r3, r3, #2
 8106574:	2b02      	cmp	r3, #2
 8106576:	d013      	beq.n	81065a0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8106578:	68fb      	ldr	r3, [r7, #12]
 810657a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810657c:	f043 0220 	orr.w	r2, r3, #32
 8106580:	68fb      	ldr	r3, [r7, #12]
 8106582:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8106584:	68fb      	ldr	r3, [r7, #12]
 8106586:	2220      	movs	r2, #32
 8106588:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 810658c:	68fb      	ldr	r3, [r7, #12]
 810658e:	2200      	movs	r2, #0
 8106590:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8106594:	68fb      	ldr	r3, [r7, #12]
 8106596:	2200      	movs	r2, #0
 8106598:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 810659c:	2301      	movs	r3, #1
 810659e:	e007      	b.n	81065b0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 81065a0:	68fb      	ldr	r3, [r7, #12]
 81065a2:	681b      	ldr	r3, [r3, #0]
 81065a4:	699b      	ldr	r3, [r3, #24]
 81065a6:	f003 0302 	and.w	r3, r3, #2
 81065aa:	2b02      	cmp	r3, #2
 81065ac:	d1c4      	bne.n	8106538 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 81065ae:	2300      	movs	r3, #0
}
 81065b0:	4618      	mov	r0, r3
 81065b2:	3710      	adds	r7, #16
 81065b4:	46bd      	mov	sp, r7
 81065b6:	bd80      	pop	{r7, pc}

081065b8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 81065b8:	b580      	push	{r7, lr}
 81065ba:	b084      	sub	sp, #16
 81065bc:	af00      	add	r7, sp, #0
 81065be:	60f8      	str	r0, [r7, #12]
 81065c0:	60b9      	str	r1, [r7, #8]
 81065c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 81065c4:	e02f      	b.n	8106626 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 81065c6:	687a      	ldr	r2, [r7, #4]
 81065c8:	68b9      	ldr	r1, [r7, #8]
 81065ca:	68f8      	ldr	r0, [r7, #12]
 81065cc:	f000 f8c4 	bl	8106758 <I2C_IsErrorOccurred>
 81065d0:	4603      	mov	r3, r0
 81065d2:	2b00      	cmp	r3, #0
 81065d4:	d001      	beq.n	81065da <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 81065d6:	2301      	movs	r3, #1
 81065d8:	e02d      	b.n	8106636 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81065da:	f7fd fc27 	bl	8103e2c <HAL_GetTick>
 81065de:	4602      	mov	r2, r0
 81065e0:	687b      	ldr	r3, [r7, #4]
 81065e2:	1ad3      	subs	r3, r2, r3
 81065e4:	68ba      	ldr	r2, [r7, #8]
 81065e6:	429a      	cmp	r2, r3
 81065e8:	d302      	bcc.n	81065f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 81065ea:	68bb      	ldr	r3, [r7, #8]
 81065ec:	2b00      	cmp	r3, #0
 81065ee:	d11a      	bne.n	8106626 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 81065f0:	68fb      	ldr	r3, [r7, #12]
 81065f2:	681b      	ldr	r3, [r3, #0]
 81065f4:	699b      	ldr	r3, [r3, #24]
 81065f6:	f003 0320 	and.w	r3, r3, #32
 81065fa:	2b20      	cmp	r3, #32
 81065fc:	d013      	beq.n	8106626 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 81065fe:	68fb      	ldr	r3, [r7, #12]
 8106600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8106602:	f043 0220 	orr.w	r2, r3, #32
 8106606:	68fb      	ldr	r3, [r7, #12]
 8106608:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 810660a:	68fb      	ldr	r3, [r7, #12]
 810660c:	2220      	movs	r2, #32
 810660e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8106612:	68fb      	ldr	r3, [r7, #12]
 8106614:	2200      	movs	r2, #0
 8106616:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 810661a:	68fb      	ldr	r3, [r7, #12]
 810661c:	2200      	movs	r2, #0
 810661e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8106622:	2301      	movs	r3, #1
 8106624:	e007      	b.n	8106636 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8106626:	68fb      	ldr	r3, [r7, #12]
 8106628:	681b      	ldr	r3, [r3, #0]
 810662a:	699b      	ldr	r3, [r3, #24]
 810662c:	f003 0320 	and.w	r3, r3, #32
 8106630:	2b20      	cmp	r3, #32
 8106632:	d1c8      	bne.n	81065c6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8106634:	2300      	movs	r3, #0
}
 8106636:	4618      	mov	r0, r3
 8106638:	3710      	adds	r7, #16
 810663a:	46bd      	mov	sp, r7
 810663c:	bd80      	pop	{r7, pc}
	...

08106640 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8106640:	b580      	push	{r7, lr}
 8106642:	b086      	sub	sp, #24
 8106644:	af00      	add	r7, sp, #0
 8106646:	60f8      	str	r0, [r7, #12]
 8106648:	60b9      	str	r1, [r7, #8]
 810664a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 810664c:	2300      	movs	r3, #0
 810664e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8106650:	e071      	b.n	8106736 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8106652:	687a      	ldr	r2, [r7, #4]
 8106654:	68b9      	ldr	r1, [r7, #8]
 8106656:	68f8      	ldr	r0, [r7, #12]
 8106658:	f000 f87e 	bl	8106758 <I2C_IsErrorOccurred>
 810665c:	4603      	mov	r3, r0
 810665e:	2b00      	cmp	r3, #0
 8106660:	d001      	beq.n	8106666 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8106662:	2301      	movs	r3, #1
 8106664:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8106666:	68fb      	ldr	r3, [r7, #12]
 8106668:	681b      	ldr	r3, [r3, #0]
 810666a:	699b      	ldr	r3, [r3, #24]
 810666c:	f003 0320 	and.w	r3, r3, #32
 8106670:	2b20      	cmp	r3, #32
 8106672:	d13b      	bne.n	81066ec <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8106674:	7dfb      	ldrb	r3, [r7, #23]
 8106676:	2b00      	cmp	r3, #0
 8106678:	d138      	bne.n	81066ec <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 810667a:	68fb      	ldr	r3, [r7, #12]
 810667c:	681b      	ldr	r3, [r3, #0]
 810667e:	699b      	ldr	r3, [r3, #24]
 8106680:	f003 0304 	and.w	r3, r3, #4
 8106684:	2b04      	cmp	r3, #4
 8106686:	d105      	bne.n	8106694 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8106688:	68fb      	ldr	r3, [r7, #12]
 810668a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 810668c:	2b00      	cmp	r3, #0
 810668e:	d001      	beq.n	8106694 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8106690:	2300      	movs	r3, #0
 8106692:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8106694:	68fb      	ldr	r3, [r7, #12]
 8106696:	681b      	ldr	r3, [r3, #0]
 8106698:	699b      	ldr	r3, [r3, #24]
 810669a:	f003 0310 	and.w	r3, r3, #16
 810669e:	2b10      	cmp	r3, #16
 81066a0:	d121      	bne.n	81066e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 81066a2:	68fb      	ldr	r3, [r7, #12]
 81066a4:	681b      	ldr	r3, [r3, #0]
 81066a6:	2210      	movs	r2, #16
 81066a8:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 81066aa:	68fb      	ldr	r3, [r7, #12]
 81066ac:	2204      	movs	r2, #4
 81066ae:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 81066b0:	68fb      	ldr	r3, [r7, #12]
 81066b2:	681b      	ldr	r3, [r3, #0]
 81066b4:	2220      	movs	r2, #32
 81066b6:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 81066b8:	68fb      	ldr	r3, [r7, #12]
 81066ba:	681b      	ldr	r3, [r3, #0]
 81066bc:	6859      	ldr	r1, [r3, #4]
 81066be:	68fb      	ldr	r3, [r7, #12]
 81066c0:	681a      	ldr	r2, [r3, #0]
 81066c2:	4b24      	ldr	r3, [pc, #144]	@ (8106754 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 81066c4:	400b      	ands	r3, r1
 81066c6:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 81066c8:	68fb      	ldr	r3, [r7, #12]
 81066ca:	2220      	movs	r2, #32
 81066cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 81066d0:	68fb      	ldr	r3, [r7, #12]
 81066d2:	2200      	movs	r2, #0
 81066d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 81066d8:	68fb      	ldr	r3, [r7, #12]
 81066da:	2200      	movs	r2, #0
 81066dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 81066e0:	2301      	movs	r3, #1
 81066e2:	75fb      	strb	r3, [r7, #23]
 81066e4:	e002      	b.n	81066ec <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 81066e6:	68fb      	ldr	r3, [r7, #12]
 81066e8:	2200      	movs	r2, #0
 81066ea:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 81066ec:	f7fd fb9e 	bl	8103e2c <HAL_GetTick>
 81066f0:	4602      	mov	r2, r0
 81066f2:	687b      	ldr	r3, [r7, #4]
 81066f4:	1ad3      	subs	r3, r2, r3
 81066f6:	68ba      	ldr	r2, [r7, #8]
 81066f8:	429a      	cmp	r2, r3
 81066fa:	d302      	bcc.n	8106702 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 81066fc:	68bb      	ldr	r3, [r7, #8]
 81066fe:	2b00      	cmp	r3, #0
 8106700:	d119      	bne.n	8106736 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8106702:	7dfb      	ldrb	r3, [r7, #23]
 8106704:	2b00      	cmp	r3, #0
 8106706:	d116      	bne.n	8106736 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8106708:	68fb      	ldr	r3, [r7, #12]
 810670a:	681b      	ldr	r3, [r3, #0]
 810670c:	699b      	ldr	r3, [r3, #24]
 810670e:	f003 0304 	and.w	r3, r3, #4
 8106712:	2b04      	cmp	r3, #4
 8106714:	d00f      	beq.n	8106736 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8106716:	68fb      	ldr	r3, [r7, #12]
 8106718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810671a:	f043 0220 	orr.w	r2, r3, #32
 810671e:	68fb      	ldr	r3, [r7, #12]
 8106720:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8106722:	68fb      	ldr	r3, [r7, #12]
 8106724:	2220      	movs	r2, #32
 8106726:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 810672a:	68fb      	ldr	r3, [r7, #12]
 810672c:	2200      	movs	r2, #0
 810672e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8106732:	2301      	movs	r3, #1
 8106734:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8106736:	68fb      	ldr	r3, [r7, #12]
 8106738:	681b      	ldr	r3, [r3, #0]
 810673a:	699b      	ldr	r3, [r3, #24]
 810673c:	f003 0304 	and.w	r3, r3, #4
 8106740:	2b04      	cmp	r3, #4
 8106742:	d002      	beq.n	810674a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8106744:	7dfb      	ldrb	r3, [r7, #23]
 8106746:	2b00      	cmp	r3, #0
 8106748:	d083      	beq.n	8106652 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 810674a:	7dfb      	ldrb	r3, [r7, #23]
}
 810674c:	4618      	mov	r0, r3
 810674e:	3718      	adds	r7, #24
 8106750:	46bd      	mov	sp, r7
 8106752:	bd80      	pop	{r7, pc}
 8106754:	fe00e800 	.word	0xfe00e800

08106758 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8106758:	b580      	push	{r7, lr}
 810675a:	b08a      	sub	sp, #40	@ 0x28
 810675c:	af00      	add	r7, sp, #0
 810675e:	60f8      	str	r0, [r7, #12]
 8106760:	60b9      	str	r1, [r7, #8]
 8106762:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8106764:	2300      	movs	r3, #0
 8106766:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 810676a:	68fb      	ldr	r3, [r7, #12]
 810676c:	681b      	ldr	r3, [r3, #0]
 810676e:	699b      	ldr	r3, [r3, #24]
 8106770:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8106772:	2300      	movs	r3, #0
 8106774:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8106776:	687b      	ldr	r3, [r7, #4]
 8106778:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 810677a:	69bb      	ldr	r3, [r7, #24]
 810677c:	f003 0310 	and.w	r3, r3, #16
 8106780:	2b00      	cmp	r3, #0
 8106782:	d068      	beq.n	8106856 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8106784:	68fb      	ldr	r3, [r7, #12]
 8106786:	681b      	ldr	r3, [r3, #0]
 8106788:	2210      	movs	r2, #16
 810678a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 810678c:	e049      	b.n	8106822 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 810678e:	68bb      	ldr	r3, [r7, #8]
 8106790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106794:	d045      	beq.n	8106822 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8106796:	f7fd fb49 	bl	8103e2c <HAL_GetTick>
 810679a:	4602      	mov	r2, r0
 810679c:	69fb      	ldr	r3, [r7, #28]
 810679e:	1ad3      	subs	r3, r2, r3
 81067a0:	68ba      	ldr	r2, [r7, #8]
 81067a2:	429a      	cmp	r2, r3
 81067a4:	d302      	bcc.n	81067ac <I2C_IsErrorOccurred+0x54>
 81067a6:	68bb      	ldr	r3, [r7, #8]
 81067a8:	2b00      	cmp	r3, #0
 81067aa:	d13a      	bne.n	8106822 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 81067ac:	68fb      	ldr	r3, [r7, #12]
 81067ae:	681b      	ldr	r3, [r3, #0]
 81067b0:	685b      	ldr	r3, [r3, #4]
 81067b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 81067b6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 81067b8:	68fb      	ldr	r3, [r7, #12]
 81067ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 81067be:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 81067c0:	68fb      	ldr	r3, [r7, #12]
 81067c2:	681b      	ldr	r3, [r3, #0]
 81067c4:	699b      	ldr	r3, [r3, #24]
 81067c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 81067ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 81067ce:	d121      	bne.n	8106814 <I2C_IsErrorOccurred+0xbc>
 81067d0:	697b      	ldr	r3, [r7, #20]
 81067d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81067d6:	d01d      	beq.n	8106814 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 81067d8:	7cfb      	ldrb	r3, [r7, #19]
 81067da:	2b20      	cmp	r3, #32
 81067dc:	d01a      	beq.n	8106814 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 81067de:	68fb      	ldr	r3, [r7, #12]
 81067e0:	681b      	ldr	r3, [r3, #0]
 81067e2:	685a      	ldr	r2, [r3, #4]
 81067e4:	68fb      	ldr	r3, [r7, #12]
 81067e6:	681b      	ldr	r3, [r3, #0]
 81067e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 81067ec:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 81067ee:	f7fd fb1d 	bl	8103e2c <HAL_GetTick>
 81067f2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 81067f4:	e00e      	b.n	8106814 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 81067f6:	f7fd fb19 	bl	8103e2c <HAL_GetTick>
 81067fa:	4602      	mov	r2, r0
 81067fc:	69fb      	ldr	r3, [r7, #28]
 81067fe:	1ad3      	subs	r3, r2, r3
 8106800:	2b19      	cmp	r3, #25
 8106802:	d907      	bls.n	8106814 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8106804:	6a3b      	ldr	r3, [r7, #32]
 8106806:	f043 0320 	orr.w	r3, r3, #32
 810680a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 810680c:	2301      	movs	r3, #1
 810680e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8106812:	e006      	b.n	8106822 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8106814:	68fb      	ldr	r3, [r7, #12]
 8106816:	681b      	ldr	r3, [r3, #0]
 8106818:	699b      	ldr	r3, [r3, #24]
 810681a:	f003 0320 	and.w	r3, r3, #32
 810681e:	2b20      	cmp	r3, #32
 8106820:	d1e9      	bne.n	81067f6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8106822:	68fb      	ldr	r3, [r7, #12]
 8106824:	681b      	ldr	r3, [r3, #0]
 8106826:	699b      	ldr	r3, [r3, #24]
 8106828:	f003 0320 	and.w	r3, r3, #32
 810682c:	2b20      	cmp	r3, #32
 810682e:	d003      	beq.n	8106838 <I2C_IsErrorOccurred+0xe0>
 8106830:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8106834:	2b00      	cmp	r3, #0
 8106836:	d0aa      	beq.n	810678e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8106838:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 810683c:	2b00      	cmp	r3, #0
 810683e:	d103      	bne.n	8106848 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8106840:	68fb      	ldr	r3, [r7, #12]
 8106842:	681b      	ldr	r3, [r3, #0]
 8106844:	2220      	movs	r2, #32
 8106846:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8106848:	6a3b      	ldr	r3, [r7, #32]
 810684a:	f043 0304 	orr.w	r3, r3, #4
 810684e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8106850:	2301      	movs	r3, #1
 8106852:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8106856:	68fb      	ldr	r3, [r7, #12]
 8106858:	681b      	ldr	r3, [r3, #0]
 810685a:	699b      	ldr	r3, [r3, #24]
 810685c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 810685e:	69bb      	ldr	r3, [r7, #24]
 8106860:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8106864:	2b00      	cmp	r3, #0
 8106866:	d00b      	beq.n	8106880 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8106868:	6a3b      	ldr	r3, [r7, #32]
 810686a:	f043 0301 	orr.w	r3, r3, #1
 810686e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8106870:	68fb      	ldr	r3, [r7, #12]
 8106872:	681b      	ldr	r3, [r3, #0]
 8106874:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8106878:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 810687a:	2301      	movs	r3, #1
 810687c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8106880:	69bb      	ldr	r3, [r7, #24]
 8106882:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8106886:	2b00      	cmp	r3, #0
 8106888:	d00b      	beq.n	81068a2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 810688a:	6a3b      	ldr	r3, [r7, #32]
 810688c:	f043 0308 	orr.w	r3, r3, #8
 8106890:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8106892:	68fb      	ldr	r3, [r7, #12]
 8106894:	681b      	ldr	r3, [r3, #0]
 8106896:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 810689a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 810689c:	2301      	movs	r3, #1
 810689e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 81068a2:	69bb      	ldr	r3, [r7, #24]
 81068a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 81068a8:	2b00      	cmp	r3, #0
 81068aa:	d00b      	beq.n	81068c4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 81068ac:	6a3b      	ldr	r3, [r7, #32]
 81068ae:	f043 0302 	orr.w	r3, r3, #2
 81068b2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 81068b4:	68fb      	ldr	r3, [r7, #12]
 81068b6:	681b      	ldr	r3, [r3, #0]
 81068b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 81068bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 81068be:	2301      	movs	r3, #1
 81068c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 81068c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 81068c8:	2b00      	cmp	r3, #0
 81068ca:	d01c      	beq.n	8106906 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 81068cc:	68f8      	ldr	r0, [r7, #12]
 81068ce:	f7ff fdaf 	bl	8106430 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 81068d2:	68fb      	ldr	r3, [r7, #12]
 81068d4:	681b      	ldr	r3, [r3, #0]
 81068d6:	6859      	ldr	r1, [r3, #4]
 81068d8:	68fb      	ldr	r3, [r7, #12]
 81068da:	681a      	ldr	r2, [r3, #0]
 81068dc:	4b0d      	ldr	r3, [pc, #52]	@ (8106914 <I2C_IsErrorOccurred+0x1bc>)
 81068de:	400b      	ands	r3, r1
 81068e0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 81068e2:	68fb      	ldr	r3, [r7, #12]
 81068e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 81068e6:	6a3b      	ldr	r3, [r7, #32]
 81068e8:	431a      	orrs	r2, r3
 81068ea:	68fb      	ldr	r3, [r7, #12]
 81068ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 81068ee:	68fb      	ldr	r3, [r7, #12]
 81068f0:	2220      	movs	r2, #32
 81068f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 81068f6:	68fb      	ldr	r3, [r7, #12]
 81068f8:	2200      	movs	r2, #0
 81068fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81068fe:	68fb      	ldr	r3, [r7, #12]
 8106900:	2200      	movs	r2, #0
 8106902:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8106906:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 810690a:	4618      	mov	r0, r3
 810690c:	3728      	adds	r7, #40	@ 0x28
 810690e:	46bd      	mov	sp, r7
 8106910:	bd80      	pop	{r7, pc}
 8106912:	bf00      	nop
 8106914:	fe00e800 	.word	0xfe00e800

08106918 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8106918:	b480      	push	{r7}
 810691a:	b087      	sub	sp, #28
 810691c:	af00      	add	r7, sp, #0
 810691e:	60f8      	str	r0, [r7, #12]
 8106920:	607b      	str	r3, [r7, #4]
 8106922:	460b      	mov	r3, r1
 8106924:	817b      	strh	r3, [r7, #10]
 8106926:	4613      	mov	r3, r2
 8106928:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 810692a:	897b      	ldrh	r3, [r7, #10]
 810692c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8106930:	7a7b      	ldrb	r3, [r7, #9]
 8106932:	041b      	lsls	r3, r3, #16
 8106934:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8106938:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 810693a:	687b      	ldr	r3, [r7, #4]
 810693c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 810693e:	6a3b      	ldr	r3, [r7, #32]
 8106940:	4313      	orrs	r3, r2
 8106942:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8106946:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8106948:	68fb      	ldr	r3, [r7, #12]
 810694a:	681b      	ldr	r3, [r3, #0]
 810694c:	685a      	ldr	r2, [r3, #4]
 810694e:	6a3b      	ldr	r3, [r7, #32]
 8106950:	0d5b      	lsrs	r3, r3, #21
 8106952:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8106956:	4b08      	ldr	r3, [pc, #32]	@ (8106978 <I2C_TransferConfig+0x60>)
 8106958:	430b      	orrs	r3, r1
 810695a:	43db      	mvns	r3, r3
 810695c:	ea02 0103 	and.w	r1, r2, r3
 8106960:	68fb      	ldr	r3, [r7, #12]
 8106962:	681b      	ldr	r3, [r3, #0]
 8106964:	697a      	ldr	r2, [r7, #20]
 8106966:	430a      	orrs	r2, r1
 8106968:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 810696a:	bf00      	nop
 810696c:	371c      	adds	r7, #28
 810696e:	46bd      	mov	sp, r7
 8106970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106974:	4770      	bx	lr
 8106976:	bf00      	nop
 8106978:	03ff63ff 	.word	0x03ff63ff

0810697c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 810697c:	b480      	push	{r7}
 810697e:	b083      	sub	sp, #12
 8106980:	af00      	add	r7, sp, #0
 8106982:	6078      	str	r0, [r7, #4]
 8106984:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8106986:	687b      	ldr	r3, [r7, #4]
 8106988:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 810698c:	b2db      	uxtb	r3, r3
 810698e:	2b20      	cmp	r3, #32
 8106990:	d138      	bne.n	8106a04 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8106992:	687b      	ldr	r3, [r7, #4]
 8106994:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8106998:	2b01      	cmp	r3, #1
 810699a:	d101      	bne.n	81069a0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 810699c:	2302      	movs	r3, #2
 810699e:	e032      	b.n	8106a06 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 81069a0:	687b      	ldr	r3, [r7, #4]
 81069a2:	2201      	movs	r2, #1
 81069a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 81069a8:	687b      	ldr	r3, [r7, #4]
 81069aa:	2224      	movs	r2, #36	@ 0x24
 81069ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 81069b0:	687b      	ldr	r3, [r7, #4]
 81069b2:	681b      	ldr	r3, [r3, #0]
 81069b4:	681a      	ldr	r2, [r3, #0]
 81069b6:	687b      	ldr	r3, [r7, #4]
 81069b8:	681b      	ldr	r3, [r3, #0]
 81069ba:	f022 0201 	bic.w	r2, r2, #1
 81069be:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 81069c0:	687b      	ldr	r3, [r7, #4]
 81069c2:	681b      	ldr	r3, [r3, #0]
 81069c4:	681a      	ldr	r2, [r3, #0]
 81069c6:	687b      	ldr	r3, [r7, #4]
 81069c8:	681b      	ldr	r3, [r3, #0]
 81069ca:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 81069ce:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 81069d0:	687b      	ldr	r3, [r7, #4]
 81069d2:	681b      	ldr	r3, [r3, #0]
 81069d4:	6819      	ldr	r1, [r3, #0]
 81069d6:	687b      	ldr	r3, [r7, #4]
 81069d8:	681b      	ldr	r3, [r3, #0]
 81069da:	683a      	ldr	r2, [r7, #0]
 81069dc:	430a      	orrs	r2, r1
 81069de:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 81069e0:	687b      	ldr	r3, [r7, #4]
 81069e2:	681b      	ldr	r3, [r3, #0]
 81069e4:	681a      	ldr	r2, [r3, #0]
 81069e6:	687b      	ldr	r3, [r7, #4]
 81069e8:	681b      	ldr	r3, [r3, #0]
 81069ea:	f042 0201 	orr.w	r2, r2, #1
 81069ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 81069f0:	687b      	ldr	r3, [r7, #4]
 81069f2:	2220      	movs	r2, #32
 81069f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81069f8:	687b      	ldr	r3, [r7, #4]
 81069fa:	2200      	movs	r2, #0
 81069fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8106a00:	2300      	movs	r3, #0
 8106a02:	e000      	b.n	8106a06 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8106a04:	2302      	movs	r3, #2
  }
}
 8106a06:	4618      	mov	r0, r3
 8106a08:	370c      	adds	r7, #12
 8106a0a:	46bd      	mov	sp, r7
 8106a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106a10:	4770      	bx	lr

08106a12 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8106a12:	b480      	push	{r7}
 8106a14:	b085      	sub	sp, #20
 8106a16:	af00      	add	r7, sp, #0
 8106a18:	6078      	str	r0, [r7, #4]
 8106a1a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8106a1c:	687b      	ldr	r3, [r7, #4]
 8106a1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8106a22:	b2db      	uxtb	r3, r3
 8106a24:	2b20      	cmp	r3, #32
 8106a26:	d139      	bne.n	8106a9c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8106a28:	687b      	ldr	r3, [r7, #4]
 8106a2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8106a2e:	2b01      	cmp	r3, #1
 8106a30:	d101      	bne.n	8106a36 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8106a32:	2302      	movs	r3, #2
 8106a34:	e033      	b.n	8106a9e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8106a36:	687b      	ldr	r3, [r7, #4]
 8106a38:	2201      	movs	r2, #1
 8106a3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8106a3e:	687b      	ldr	r3, [r7, #4]
 8106a40:	2224      	movs	r2, #36	@ 0x24
 8106a42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8106a46:	687b      	ldr	r3, [r7, #4]
 8106a48:	681b      	ldr	r3, [r3, #0]
 8106a4a:	681a      	ldr	r2, [r3, #0]
 8106a4c:	687b      	ldr	r3, [r7, #4]
 8106a4e:	681b      	ldr	r3, [r3, #0]
 8106a50:	f022 0201 	bic.w	r2, r2, #1
 8106a54:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8106a56:	687b      	ldr	r3, [r7, #4]
 8106a58:	681b      	ldr	r3, [r3, #0]
 8106a5a:	681b      	ldr	r3, [r3, #0]
 8106a5c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8106a5e:	68fb      	ldr	r3, [r7, #12]
 8106a60:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8106a64:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8106a66:	683b      	ldr	r3, [r7, #0]
 8106a68:	021b      	lsls	r3, r3, #8
 8106a6a:	68fa      	ldr	r2, [r7, #12]
 8106a6c:	4313      	orrs	r3, r2
 8106a6e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8106a70:	687b      	ldr	r3, [r7, #4]
 8106a72:	681b      	ldr	r3, [r3, #0]
 8106a74:	68fa      	ldr	r2, [r7, #12]
 8106a76:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8106a78:	687b      	ldr	r3, [r7, #4]
 8106a7a:	681b      	ldr	r3, [r3, #0]
 8106a7c:	681a      	ldr	r2, [r3, #0]
 8106a7e:	687b      	ldr	r3, [r7, #4]
 8106a80:	681b      	ldr	r3, [r3, #0]
 8106a82:	f042 0201 	orr.w	r2, r2, #1
 8106a86:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8106a88:	687b      	ldr	r3, [r7, #4]
 8106a8a:	2220      	movs	r2, #32
 8106a8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8106a90:	687b      	ldr	r3, [r7, #4]
 8106a92:	2200      	movs	r2, #0
 8106a94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8106a98:	2300      	movs	r3, #0
 8106a9a:	e000      	b.n	8106a9e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8106a9c:	2302      	movs	r3, #2
  }
}
 8106a9e:	4618      	mov	r0, r3
 8106aa0:	3714      	adds	r7, #20
 8106aa2:	46bd      	mov	sp, r7
 8106aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106aa8:	4770      	bx	lr
	...

08106aac <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8106aac:	b580      	push	{r7, lr}
 8106aae:	b084      	sub	sp, #16
 8106ab0:	af00      	add	r7, sp, #0
 8106ab2:	60f8      	str	r0, [r7, #12]
 8106ab4:	460b      	mov	r3, r1
 8106ab6:	607a      	str	r2, [r7, #4]
 8106ab8:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8106aba:	4b37      	ldr	r3, [pc, #220]	@ (8106b98 <HAL_PWREx_EnterSTOPMode+0xec>)
 8106abc:	681b      	ldr	r3, [r3, #0]
 8106abe:	f023 0201 	bic.w	r2, r3, #1
 8106ac2:	4935      	ldr	r1, [pc, #212]	@ (8106b98 <HAL_PWREx_EnterSTOPMode+0xec>)
 8106ac4:	68fb      	ldr	r3, [r7, #12]
 8106ac6:	4313      	orrs	r3, r2
 8106ac8:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8106aca:	687b      	ldr	r3, [r7, #4]
 8106acc:	2b00      	cmp	r3, #0
 8106ace:	d123      	bne.n	8106b18 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8106ad0:	f7fe ffe0 	bl	8105a94 <HAL_GetCurrentCPUID>
 8106ad4:	4603      	mov	r3, r0
 8106ad6:	2b03      	cmp	r3, #3
 8106ad8:	d158      	bne.n	8106b8c <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8106ada:	4b2f      	ldr	r3, [pc, #188]	@ (8106b98 <HAL_PWREx_EnterSTOPMode+0xec>)
 8106adc:	691b      	ldr	r3, [r3, #16]
 8106ade:	4a2e      	ldr	r2, [pc, #184]	@ (8106b98 <HAL_PWREx_EnterSTOPMode+0xec>)
 8106ae0:	f023 0301 	bic.w	r3, r3, #1
 8106ae4:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8106ae6:	4b2d      	ldr	r3, [pc, #180]	@ (8106b9c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8106ae8:	691b      	ldr	r3, [r3, #16]
 8106aea:	4a2c      	ldr	r2, [pc, #176]	@ (8106b9c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8106aec:	f043 0304 	orr.w	r3, r3, #4
 8106af0:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8106af2:	f3bf 8f4f 	dsb	sy
}
 8106af6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8106af8:	f3bf 8f6f 	isb	sy
}
 8106afc:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8106afe:	7afb      	ldrb	r3, [r7, #11]
 8106b00:	2b01      	cmp	r3, #1
 8106b02:	d101      	bne.n	8106b08 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8106b04:	bf30      	wfi
 8106b06:	e000      	b.n	8106b0a <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8106b08:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8106b0a:	4b24      	ldr	r3, [pc, #144]	@ (8106b9c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8106b0c:	691b      	ldr	r3, [r3, #16]
 8106b0e:	4a23      	ldr	r2, [pc, #140]	@ (8106b9c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8106b10:	f023 0304 	bic.w	r3, r3, #4
 8106b14:	6113      	str	r3, [r2, #16]
 8106b16:	e03c      	b.n	8106b92 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8106b18:	687b      	ldr	r3, [r7, #4]
 8106b1a:	2b01      	cmp	r3, #1
 8106b1c:	d123      	bne.n	8106b66 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8106b1e:	f7fe ffb9 	bl	8105a94 <HAL_GetCurrentCPUID>
 8106b22:	4603      	mov	r3, r0
 8106b24:	2b01      	cmp	r3, #1
 8106b26:	d133      	bne.n	8106b90 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8106b28:	4b1b      	ldr	r3, [pc, #108]	@ (8106b98 <HAL_PWREx_EnterSTOPMode+0xec>)
 8106b2a:	695b      	ldr	r3, [r3, #20]
 8106b2c:	4a1a      	ldr	r2, [pc, #104]	@ (8106b98 <HAL_PWREx_EnterSTOPMode+0xec>)
 8106b2e:	f023 0302 	bic.w	r3, r3, #2
 8106b32:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8106b34:	4b19      	ldr	r3, [pc, #100]	@ (8106b9c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8106b36:	691b      	ldr	r3, [r3, #16]
 8106b38:	4a18      	ldr	r2, [pc, #96]	@ (8106b9c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8106b3a:	f043 0304 	orr.w	r3, r3, #4
 8106b3e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8106b40:	f3bf 8f4f 	dsb	sy
}
 8106b44:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8106b46:	f3bf 8f6f 	isb	sy
}
 8106b4a:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8106b4c:	7afb      	ldrb	r3, [r7, #11]
 8106b4e:	2b01      	cmp	r3, #1
 8106b50:	d101      	bne.n	8106b56 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8106b52:	bf30      	wfi
 8106b54:	e000      	b.n	8106b58 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8106b56:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8106b58:	4b10      	ldr	r3, [pc, #64]	@ (8106b9c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8106b5a:	691b      	ldr	r3, [r3, #16]
 8106b5c:	4a0f      	ldr	r2, [pc, #60]	@ (8106b9c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8106b5e:	f023 0304 	bic.w	r3, r3, #4
 8106b62:	6113      	str	r3, [r2, #16]
 8106b64:	e015      	b.n	8106b92 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8106b66:	f7fe ff95 	bl	8105a94 <HAL_GetCurrentCPUID>
 8106b6a:	4603      	mov	r3, r0
 8106b6c:	2b03      	cmp	r3, #3
 8106b6e:	d106      	bne.n	8106b7e <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8106b70:	4b09      	ldr	r3, [pc, #36]	@ (8106b98 <HAL_PWREx_EnterSTOPMode+0xec>)
 8106b72:	691b      	ldr	r3, [r3, #16]
 8106b74:	4a08      	ldr	r2, [pc, #32]	@ (8106b98 <HAL_PWREx_EnterSTOPMode+0xec>)
 8106b76:	f023 0304 	bic.w	r3, r3, #4
 8106b7a:	6113      	str	r3, [r2, #16]
 8106b7c:	e009      	b.n	8106b92 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8106b7e:	4b06      	ldr	r3, [pc, #24]	@ (8106b98 <HAL_PWREx_EnterSTOPMode+0xec>)
 8106b80:	695b      	ldr	r3, [r3, #20]
 8106b82:	4a05      	ldr	r2, [pc, #20]	@ (8106b98 <HAL_PWREx_EnterSTOPMode+0xec>)
 8106b84:	f023 0304 	bic.w	r3, r3, #4
 8106b88:	6153      	str	r3, [r2, #20]
 8106b8a:	e002      	b.n	8106b92 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8106b8c:	bf00      	nop
 8106b8e:	e000      	b.n	8106b92 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8106b90:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8106b92:	3710      	adds	r7, #16
 8106b94:	46bd      	mov	sp, r7
 8106b96:	bd80      	pop	{r7, pc}
 8106b98:	58024800 	.word	0x58024800
 8106b9c:	e000ed00 	.word	0xe000ed00

08106ba0 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8106ba0:	b580      	push	{r7, lr}
 8106ba2:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8106ba4:	f7fe ff76 	bl	8105a94 <HAL_GetCurrentCPUID>
 8106ba8:	4603      	mov	r3, r0
 8106baa:	2b03      	cmp	r3, #3
 8106bac:	d101      	bne.n	8106bb2 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8106bae:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8106bb0:	e001      	b.n	8106bb6 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8106bb2:	bf40      	sev
    __WFE ();
 8106bb4:	bf20      	wfe
}
 8106bb6:	bf00      	nop
 8106bb8:	bd80      	pop	{r7, pc}
	...

08106bbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8106bbc:	b480      	push	{r7}
 8106bbe:	b089      	sub	sp, #36	@ 0x24
 8106bc0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8106bc2:	4bb3      	ldr	r3, [pc, #716]	@ (8106e90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106bc4:	691b      	ldr	r3, [r3, #16]
 8106bc6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8106bca:	2b18      	cmp	r3, #24
 8106bcc:	f200 8155 	bhi.w	8106e7a <HAL_RCC_GetSysClockFreq+0x2be>
 8106bd0:	a201      	add	r2, pc, #4	@ (adr r2, 8106bd8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8106bd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106bd6:	bf00      	nop
 8106bd8:	08106c3d 	.word	0x08106c3d
 8106bdc:	08106e7b 	.word	0x08106e7b
 8106be0:	08106e7b 	.word	0x08106e7b
 8106be4:	08106e7b 	.word	0x08106e7b
 8106be8:	08106e7b 	.word	0x08106e7b
 8106bec:	08106e7b 	.word	0x08106e7b
 8106bf0:	08106e7b 	.word	0x08106e7b
 8106bf4:	08106e7b 	.word	0x08106e7b
 8106bf8:	08106c63 	.word	0x08106c63
 8106bfc:	08106e7b 	.word	0x08106e7b
 8106c00:	08106e7b 	.word	0x08106e7b
 8106c04:	08106e7b 	.word	0x08106e7b
 8106c08:	08106e7b 	.word	0x08106e7b
 8106c0c:	08106e7b 	.word	0x08106e7b
 8106c10:	08106e7b 	.word	0x08106e7b
 8106c14:	08106e7b 	.word	0x08106e7b
 8106c18:	08106c69 	.word	0x08106c69
 8106c1c:	08106e7b 	.word	0x08106e7b
 8106c20:	08106e7b 	.word	0x08106e7b
 8106c24:	08106e7b 	.word	0x08106e7b
 8106c28:	08106e7b 	.word	0x08106e7b
 8106c2c:	08106e7b 	.word	0x08106e7b
 8106c30:	08106e7b 	.word	0x08106e7b
 8106c34:	08106e7b 	.word	0x08106e7b
 8106c38:	08106c6f 	.word	0x08106c6f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106c3c:	4b94      	ldr	r3, [pc, #592]	@ (8106e90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106c3e:	681b      	ldr	r3, [r3, #0]
 8106c40:	f003 0320 	and.w	r3, r3, #32
 8106c44:	2b00      	cmp	r3, #0
 8106c46:	d009      	beq.n	8106c5c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8106c48:	4b91      	ldr	r3, [pc, #580]	@ (8106e90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106c4a:	681b      	ldr	r3, [r3, #0]
 8106c4c:	08db      	lsrs	r3, r3, #3
 8106c4e:	f003 0303 	and.w	r3, r3, #3
 8106c52:	4a90      	ldr	r2, [pc, #576]	@ (8106e94 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8106c54:	fa22 f303 	lsr.w	r3, r2, r3
 8106c58:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8106c5a:	e111      	b.n	8106e80 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8106c5c:	4b8d      	ldr	r3, [pc, #564]	@ (8106e94 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8106c5e:	61bb      	str	r3, [r7, #24]
      break;
 8106c60:	e10e      	b.n	8106e80 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8106c62:	4b8d      	ldr	r3, [pc, #564]	@ (8106e98 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8106c64:	61bb      	str	r3, [r7, #24]
      break;
 8106c66:	e10b      	b.n	8106e80 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8106c68:	4b8c      	ldr	r3, [pc, #560]	@ (8106e9c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8106c6a:	61bb      	str	r3, [r7, #24]
      break;
 8106c6c:	e108      	b.n	8106e80 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8106c6e:	4b88      	ldr	r3, [pc, #544]	@ (8106e90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8106c72:	f003 0303 	and.w	r3, r3, #3
 8106c76:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8106c78:	4b85      	ldr	r3, [pc, #532]	@ (8106e90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8106c7c:	091b      	lsrs	r3, r3, #4
 8106c7e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8106c82:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8106c84:	4b82      	ldr	r3, [pc, #520]	@ (8106e90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106c86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106c88:	f003 0301 	and.w	r3, r3, #1
 8106c8c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8106c8e:	4b80      	ldr	r3, [pc, #512]	@ (8106e90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106c90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8106c92:	08db      	lsrs	r3, r3, #3
 8106c94:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8106c98:	68fa      	ldr	r2, [r7, #12]
 8106c9a:	fb02 f303 	mul.w	r3, r2, r3
 8106c9e:	ee07 3a90 	vmov	s15, r3
 8106ca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106ca6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8106caa:	693b      	ldr	r3, [r7, #16]
 8106cac:	2b00      	cmp	r3, #0
 8106cae:	f000 80e1 	beq.w	8106e74 <HAL_RCC_GetSysClockFreq+0x2b8>
 8106cb2:	697b      	ldr	r3, [r7, #20]
 8106cb4:	2b02      	cmp	r3, #2
 8106cb6:	f000 8083 	beq.w	8106dc0 <HAL_RCC_GetSysClockFreq+0x204>
 8106cba:	697b      	ldr	r3, [r7, #20]
 8106cbc:	2b02      	cmp	r3, #2
 8106cbe:	f200 80a1 	bhi.w	8106e04 <HAL_RCC_GetSysClockFreq+0x248>
 8106cc2:	697b      	ldr	r3, [r7, #20]
 8106cc4:	2b00      	cmp	r3, #0
 8106cc6:	d003      	beq.n	8106cd0 <HAL_RCC_GetSysClockFreq+0x114>
 8106cc8:	697b      	ldr	r3, [r7, #20]
 8106cca:	2b01      	cmp	r3, #1
 8106ccc:	d056      	beq.n	8106d7c <HAL_RCC_GetSysClockFreq+0x1c0>
 8106cce:	e099      	b.n	8106e04 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106cd0:	4b6f      	ldr	r3, [pc, #444]	@ (8106e90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106cd2:	681b      	ldr	r3, [r3, #0]
 8106cd4:	f003 0320 	and.w	r3, r3, #32
 8106cd8:	2b00      	cmp	r3, #0
 8106cda:	d02d      	beq.n	8106d38 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8106cdc:	4b6c      	ldr	r3, [pc, #432]	@ (8106e90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106cde:	681b      	ldr	r3, [r3, #0]
 8106ce0:	08db      	lsrs	r3, r3, #3
 8106ce2:	f003 0303 	and.w	r3, r3, #3
 8106ce6:	4a6b      	ldr	r2, [pc, #428]	@ (8106e94 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8106ce8:	fa22 f303 	lsr.w	r3, r2, r3
 8106cec:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8106cee:	687b      	ldr	r3, [r7, #4]
 8106cf0:	ee07 3a90 	vmov	s15, r3
 8106cf4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106cf8:	693b      	ldr	r3, [r7, #16]
 8106cfa:	ee07 3a90 	vmov	s15, r3
 8106cfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106d02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106d06:	4b62      	ldr	r3, [pc, #392]	@ (8106e90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8106d0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106d0e:	ee07 3a90 	vmov	s15, r3
 8106d12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106d16:	ed97 6a02 	vldr	s12, [r7, #8]
 8106d1a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8106ea0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8106d1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106d22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106d26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8106d2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106d2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106d32:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8106d36:	e087      	b.n	8106e48 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8106d38:	693b      	ldr	r3, [r7, #16]
 8106d3a:	ee07 3a90 	vmov	s15, r3
 8106d3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106d42:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8106ea4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8106d46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106d4a:	4b51      	ldr	r3, [pc, #324]	@ (8106e90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8106d4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106d52:	ee07 3a90 	vmov	s15, r3
 8106d56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106d5a:	ed97 6a02 	vldr	s12, [r7, #8]
 8106d5e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8106ea0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8106d62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106d66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106d6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8106d6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106d72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106d76:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8106d7a:	e065      	b.n	8106e48 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8106d7c:	693b      	ldr	r3, [r7, #16]
 8106d7e:	ee07 3a90 	vmov	s15, r3
 8106d82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106d86:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8106ea8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8106d8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106d8e:	4b40      	ldr	r3, [pc, #256]	@ (8106e90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8106d92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106d96:	ee07 3a90 	vmov	s15, r3
 8106d9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106d9e:	ed97 6a02 	vldr	s12, [r7, #8]
 8106da2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8106ea0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8106da6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106daa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106dae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8106db2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106db6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106dba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8106dbe:	e043      	b.n	8106e48 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8106dc0:	693b      	ldr	r3, [r7, #16]
 8106dc2:	ee07 3a90 	vmov	s15, r3
 8106dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106dca:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8106eac <HAL_RCC_GetSysClockFreq+0x2f0>
 8106dce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106dd2:	4b2f      	ldr	r3, [pc, #188]	@ (8106e90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8106dd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106dda:	ee07 3a90 	vmov	s15, r3
 8106dde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106de2:	ed97 6a02 	vldr	s12, [r7, #8]
 8106de6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8106ea0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8106dea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106dee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106df2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8106df6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106dfe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8106e02:	e021      	b.n	8106e48 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8106e04:	693b      	ldr	r3, [r7, #16]
 8106e06:	ee07 3a90 	vmov	s15, r3
 8106e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106e0e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8106ea8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8106e12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106e16:	4b1e      	ldr	r3, [pc, #120]	@ (8106e90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8106e1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106e1e:	ee07 3a90 	vmov	s15, r3
 8106e22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106e26:	ed97 6a02 	vldr	s12, [r7, #8]
 8106e2a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8106ea0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8106e2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106e32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106e36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8106e3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106e42:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8106e46:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8106e48:	4b11      	ldr	r3, [pc, #68]	@ (8106e90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106e4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8106e4c:	0a5b      	lsrs	r3, r3, #9
 8106e4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8106e52:	3301      	adds	r3, #1
 8106e54:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8106e56:	683b      	ldr	r3, [r7, #0]
 8106e58:	ee07 3a90 	vmov	s15, r3
 8106e5c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8106e60:	edd7 6a07 	vldr	s13, [r7, #28]
 8106e64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106e68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106e6c:	ee17 3a90 	vmov	r3, s15
 8106e70:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8106e72:	e005      	b.n	8106e80 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8106e74:	2300      	movs	r3, #0
 8106e76:	61bb      	str	r3, [r7, #24]
      break;
 8106e78:	e002      	b.n	8106e80 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8106e7a:	4b07      	ldr	r3, [pc, #28]	@ (8106e98 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8106e7c:	61bb      	str	r3, [r7, #24]
      break;
 8106e7e:	bf00      	nop
  }

  return sysclockfreq;
 8106e80:	69bb      	ldr	r3, [r7, #24]
}
 8106e82:	4618      	mov	r0, r3
 8106e84:	3724      	adds	r7, #36	@ 0x24
 8106e86:	46bd      	mov	sp, r7
 8106e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106e8c:	4770      	bx	lr
 8106e8e:	bf00      	nop
 8106e90:	58024400 	.word	0x58024400
 8106e94:	03d09000 	.word	0x03d09000
 8106e98:	003d0900 	.word	0x003d0900
 8106e9c:	007a1200 	.word	0x007a1200
 8106ea0:	46000000 	.word	0x46000000
 8106ea4:	4c742400 	.word	0x4c742400
 8106ea8:	4a742400 	.word	0x4a742400
 8106eac:	4af42400 	.word	0x4af42400

08106eb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8106eb0:	b580      	push	{r7, lr}
 8106eb2:	b082      	sub	sp, #8
 8106eb4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8106eb6:	f7ff fe81 	bl	8106bbc <HAL_RCC_GetSysClockFreq>
 8106eba:	4602      	mov	r2, r0
 8106ebc:	4b11      	ldr	r3, [pc, #68]	@ (8106f04 <HAL_RCC_GetHCLKFreq+0x54>)
 8106ebe:	699b      	ldr	r3, [r3, #24]
 8106ec0:	0a1b      	lsrs	r3, r3, #8
 8106ec2:	f003 030f 	and.w	r3, r3, #15
 8106ec6:	4910      	ldr	r1, [pc, #64]	@ (8106f08 <HAL_RCC_GetHCLKFreq+0x58>)
 8106ec8:	5ccb      	ldrb	r3, [r1, r3]
 8106eca:	f003 031f 	and.w	r3, r3, #31
 8106ece:	fa22 f303 	lsr.w	r3, r2, r3
 8106ed2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8106ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8106f04 <HAL_RCC_GetHCLKFreq+0x54>)
 8106ed6:	699b      	ldr	r3, [r3, #24]
 8106ed8:	f003 030f 	and.w	r3, r3, #15
 8106edc:	4a0a      	ldr	r2, [pc, #40]	@ (8106f08 <HAL_RCC_GetHCLKFreq+0x58>)
 8106ede:	5cd3      	ldrb	r3, [r2, r3]
 8106ee0:	f003 031f 	and.w	r3, r3, #31
 8106ee4:	687a      	ldr	r2, [r7, #4]
 8106ee6:	fa22 f303 	lsr.w	r3, r2, r3
 8106eea:	4a08      	ldr	r2, [pc, #32]	@ (8106f0c <HAL_RCC_GetHCLKFreq+0x5c>)
 8106eec:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8106eee:	4b07      	ldr	r3, [pc, #28]	@ (8106f0c <HAL_RCC_GetHCLKFreq+0x5c>)
 8106ef0:	681b      	ldr	r3, [r3, #0]
 8106ef2:	4a07      	ldr	r2, [pc, #28]	@ (8106f10 <HAL_RCC_GetHCLKFreq+0x60>)
 8106ef4:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8106ef6:	4b05      	ldr	r3, [pc, #20]	@ (8106f0c <HAL_RCC_GetHCLKFreq+0x5c>)
 8106ef8:	681b      	ldr	r3, [r3, #0]
}
 8106efa:	4618      	mov	r0, r3
 8106efc:	3708      	adds	r7, #8
 8106efe:	46bd      	mov	sp, r7
 8106f00:	bd80      	pop	{r7, pc}
 8106f02:	bf00      	nop
 8106f04:	58024400 	.word	0x58024400
 8106f08:	081113e8 	.word	0x081113e8
 8106f0c:	10000004 	.word	0x10000004
 8106f10:	10000000 	.word	0x10000000

08106f14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8106f14:	b580      	push	{r7, lr}
 8106f16:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8106f18:	f7ff ffca 	bl	8106eb0 <HAL_RCC_GetHCLKFreq>
 8106f1c:	4602      	mov	r2, r0
 8106f1e:	4b06      	ldr	r3, [pc, #24]	@ (8106f38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8106f20:	69db      	ldr	r3, [r3, #28]
 8106f22:	091b      	lsrs	r3, r3, #4
 8106f24:	f003 0307 	and.w	r3, r3, #7
 8106f28:	4904      	ldr	r1, [pc, #16]	@ (8106f3c <HAL_RCC_GetPCLK1Freq+0x28>)
 8106f2a:	5ccb      	ldrb	r3, [r1, r3]
 8106f2c:	f003 031f 	and.w	r3, r3, #31
 8106f30:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8106f34:	4618      	mov	r0, r3
 8106f36:	bd80      	pop	{r7, pc}
 8106f38:	58024400 	.word	0x58024400
 8106f3c:	081113e8 	.word	0x081113e8

08106f40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8106f40:	b580      	push	{r7, lr}
 8106f42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8106f44:	f7ff ffb4 	bl	8106eb0 <HAL_RCC_GetHCLKFreq>
 8106f48:	4602      	mov	r2, r0
 8106f4a:	4b06      	ldr	r3, [pc, #24]	@ (8106f64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8106f4c:	69db      	ldr	r3, [r3, #28]
 8106f4e:	0a1b      	lsrs	r3, r3, #8
 8106f50:	f003 0307 	and.w	r3, r3, #7
 8106f54:	4904      	ldr	r1, [pc, #16]	@ (8106f68 <HAL_RCC_GetPCLK2Freq+0x28>)
 8106f56:	5ccb      	ldrb	r3, [r1, r3]
 8106f58:	f003 031f 	and.w	r3, r3, #31
 8106f5c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8106f60:	4618      	mov	r0, r3
 8106f62:	bd80      	pop	{r7, pc}
 8106f64:	58024400 	.word	0x58024400
 8106f68:	081113e8 	.word	0x081113e8

08106f6c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8106f6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8106f70:	b0ca      	sub	sp, #296	@ 0x128
 8106f72:	af00      	add	r7, sp, #0
 8106f74:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8106f78:	2300      	movs	r3, #0
 8106f7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8106f7e:	2300      	movs	r3, #0
 8106f80:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8106f84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106f8c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8106f90:	2500      	movs	r5, #0
 8106f92:	ea54 0305 	orrs.w	r3, r4, r5
 8106f96:	d049      	beq.n	810702c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8106f98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106f9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8106f9e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8106fa2:	d02f      	beq.n	8107004 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8106fa4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8106fa8:	d828      	bhi.n	8106ffc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8106faa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8106fae:	d01a      	beq.n	8106fe6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8106fb0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8106fb4:	d822      	bhi.n	8106ffc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8106fb6:	2b00      	cmp	r3, #0
 8106fb8:	d003      	beq.n	8106fc2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8106fba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8106fbe:	d007      	beq.n	8106fd0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8106fc0:	e01c      	b.n	8106ffc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106fc2:	4bb8      	ldr	r3, [pc, #736]	@ (81072a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8106fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106fc6:	4ab7      	ldr	r2, [pc, #732]	@ (81072a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8106fc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8106fcc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8106fce:	e01a      	b.n	8107006 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8106fd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106fd4:	3308      	adds	r3, #8
 8106fd6:	2102      	movs	r1, #2
 8106fd8:	4618      	mov	r0, r3
 8106fda:	f002 fb61 	bl	81096a0 <RCCEx_PLL2_Config>
 8106fde:	4603      	mov	r3, r0
 8106fe0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8106fe4:	e00f      	b.n	8107006 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8106fe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106fea:	3328      	adds	r3, #40	@ 0x28
 8106fec:	2102      	movs	r1, #2
 8106fee:	4618      	mov	r0, r3
 8106ff0:	f002 fc08 	bl	8109804 <RCCEx_PLL3_Config>
 8106ff4:	4603      	mov	r3, r0
 8106ff6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8106ffa:	e004      	b.n	8107006 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8106ffc:	2301      	movs	r3, #1
 8106ffe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8107002:	e000      	b.n	8107006 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8107004:	bf00      	nop
    }

    if (ret == HAL_OK)
 8107006:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810700a:	2b00      	cmp	r3, #0
 810700c:	d10a      	bne.n	8107024 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 810700e:	4ba5      	ldr	r3, [pc, #660]	@ (81072a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8107010:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8107012:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8107016:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810701a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 810701c:	4aa1      	ldr	r2, [pc, #644]	@ (81072a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810701e:	430b      	orrs	r3, r1
 8107020:	6513      	str	r3, [r2, #80]	@ 0x50
 8107022:	e003      	b.n	810702c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107024:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107028:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 810702c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107034:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8107038:	f04f 0900 	mov.w	r9, #0
 810703c:	ea58 0309 	orrs.w	r3, r8, r9
 8107040:	d047      	beq.n	81070d2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8107042:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8107048:	2b04      	cmp	r3, #4
 810704a:	d82a      	bhi.n	81070a2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 810704c:	a201      	add	r2, pc, #4	@ (adr r2, 8107054 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 810704e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107052:	bf00      	nop
 8107054:	08107069 	.word	0x08107069
 8107058:	08107077 	.word	0x08107077
 810705c:	0810708d 	.word	0x0810708d
 8107060:	081070ab 	.word	0x081070ab
 8107064:	081070ab 	.word	0x081070ab
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8107068:	4b8e      	ldr	r3, [pc, #568]	@ (81072a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810706a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810706c:	4a8d      	ldr	r2, [pc, #564]	@ (81072a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810706e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8107072:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8107074:	e01a      	b.n	81070ac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8107076:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810707a:	3308      	adds	r3, #8
 810707c:	2100      	movs	r1, #0
 810707e:	4618      	mov	r0, r3
 8107080:	f002 fb0e 	bl	81096a0 <RCCEx_PLL2_Config>
 8107084:	4603      	mov	r3, r0
 8107086:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 810708a:	e00f      	b.n	81070ac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 810708c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107090:	3328      	adds	r3, #40	@ 0x28
 8107092:	2100      	movs	r1, #0
 8107094:	4618      	mov	r0, r3
 8107096:	f002 fbb5 	bl	8109804 <RCCEx_PLL3_Config>
 810709a:	4603      	mov	r3, r0
 810709c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81070a0:	e004      	b.n	81070ac <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81070a2:	2301      	movs	r3, #1
 81070a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81070a8:	e000      	b.n	81070ac <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 81070aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 81070ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81070b0:	2b00      	cmp	r3, #0
 81070b2:	d10a      	bne.n	81070ca <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 81070b4:	4b7b      	ldr	r3, [pc, #492]	@ (81072a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81070b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81070b8:	f023 0107 	bic.w	r1, r3, #7
 81070bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81070c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81070c2:	4a78      	ldr	r2, [pc, #480]	@ (81072a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81070c4:	430b      	orrs	r3, r1
 81070c6:	6513      	str	r3, [r2, #80]	@ 0x50
 81070c8:	e003      	b.n	81070d2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81070ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81070ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 81070d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81070d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81070da:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 81070de:	f04f 0b00 	mov.w	fp, #0
 81070e2:	ea5a 030b 	orrs.w	r3, sl, fp
 81070e6:	d04c      	beq.n	8107182 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 81070e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81070ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81070ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81070f2:	d030      	beq.n	8107156 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 81070f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81070f8:	d829      	bhi.n	810714e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 81070fa:	2bc0      	cmp	r3, #192	@ 0xc0
 81070fc:	d02d      	beq.n	810715a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 81070fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8107100:	d825      	bhi.n	810714e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8107102:	2b80      	cmp	r3, #128	@ 0x80
 8107104:	d018      	beq.n	8107138 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8107106:	2b80      	cmp	r3, #128	@ 0x80
 8107108:	d821      	bhi.n	810714e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 810710a:	2b00      	cmp	r3, #0
 810710c:	d002      	beq.n	8107114 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 810710e:	2b40      	cmp	r3, #64	@ 0x40
 8107110:	d007      	beq.n	8107122 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8107112:	e01c      	b.n	810714e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8107114:	4b63      	ldr	r3, [pc, #396]	@ (81072a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8107116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107118:	4a62      	ldr	r2, [pc, #392]	@ (81072a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810711a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810711e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8107120:	e01c      	b.n	810715c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8107122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107126:	3308      	adds	r3, #8
 8107128:	2100      	movs	r1, #0
 810712a:	4618      	mov	r0, r3
 810712c:	f002 fab8 	bl	81096a0 <RCCEx_PLL2_Config>
 8107130:	4603      	mov	r3, r0
 8107132:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8107136:	e011      	b.n	810715c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8107138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810713c:	3328      	adds	r3, #40	@ 0x28
 810713e:	2100      	movs	r1, #0
 8107140:	4618      	mov	r0, r3
 8107142:	f002 fb5f 	bl	8109804 <RCCEx_PLL3_Config>
 8107146:	4603      	mov	r3, r0
 8107148:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 810714c:	e006      	b.n	810715c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810714e:	2301      	movs	r3, #1
 8107150:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8107154:	e002      	b.n	810715c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8107156:	bf00      	nop
 8107158:	e000      	b.n	810715c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 810715a:	bf00      	nop
    }

    if (ret == HAL_OK)
 810715c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107160:	2b00      	cmp	r3, #0
 8107162:	d10a      	bne.n	810717a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8107164:	4b4f      	ldr	r3, [pc, #316]	@ (81072a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8107166:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8107168:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 810716c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107170:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8107172:	4a4c      	ldr	r2, [pc, #304]	@ (81072a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8107174:	430b      	orrs	r3, r1
 8107176:	6513      	str	r3, [r2, #80]	@ 0x50
 8107178:	e003      	b.n	8107182 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810717a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810717e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8107182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107186:	e9d3 2300 	ldrd	r2, r3, [r3]
 810718a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 810718e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8107192:	2300      	movs	r3, #0
 8107194:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8107198:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 810719c:	460b      	mov	r3, r1
 810719e:	4313      	orrs	r3, r2
 81071a0:	d053      	beq.n	810724a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 81071a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81071a6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 81071aa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 81071ae:	d035      	beq.n	810721c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 81071b0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 81071b4:	d82e      	bhi.n	8107214 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81071b6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 81071ba:	d031      	beq.n	8107220 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 81071bc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 81071c0:	d828      	bhi.n	8107214 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81071c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81071c6:	d01a      	beq.n	81071fe <HAL_RCCEx_PeriphCLKConfig+0x292>
 81071c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81071cc:	d822      	bhi.n	8107214 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81071ce:	2b00      	cmp	r3, #0
 81071d0:	d003      	beq.n	81071da <HAL_RCCEx_PeriphCLKConfig+0x26e>
 81071d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81071d6:	d007      	beq.n	81071e8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 81071d8:	e01c      	b.n	8107214 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81071da:	4b32      	ldr	r3, [pc, #200]	@ (81072a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81071dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81071de:	4a31      	ldr	r2, [pc, #196]	@ (81072a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81071e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81071e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81071e6:	e01c      	b.n	8107222 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81071e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81071ec:	3308      	adds	r3, #8
 81071ee:	2100      	movs	r1, #0
 81071f0:	4618      	mov	r0, r3
 81071f2:	f002 fa55 	bl	81096a0 <RCCEx_PLL2_Config>
 81071f6:	4603      	mov	r3, r0
 81071f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 81071fc:	e011      	b.n	8107222 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81071fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107202:	3328      	adds	r3, #40	@ 0x28
 8107204:	2100      	movs	r1, #0
 8107206:	4618      	mov	r0, r3
 8107208:	f002 fafc 	bl	8109804 <RCCEx_PLL3_Config>
 810720c:	4603      	mov	r3, r0
 810720e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8107212:	e006      	b.n	8107222 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8107214:	2301      	movs	r3, #1
 8107216:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810721a:	e002      	b.n	8107222 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 810721c:	bf00      	nop
 810721e:	e000      	b.n	8107222 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8107220:	bf00      	nop
    }

    if (ret == HAL_OK)
 8107222:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107226:	2b00      	cmp	r3, #0
 8107228:	d10b      	bne.n	8107242 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 810722a:	4b1e      	ldr	r3, [pc, #120]	@ (81072a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810722c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810722e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8107232:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107236:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 810723a:	4a1a      	ldr	r2, [pc, #104]	@ (81072a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810723c:	430b      	orrs	r3, r1
 810723e:	6593      	str	r3, [r2, #88]	@ 0x58
 8107240:	e003      	b.n	810724a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107242:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107246:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 810724a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810724e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107252:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8107256:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 810725a:	2300      	movs	r3, #0
 810725c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8107260:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8107264:	460b      	mov	r3, r1
 8107266:	4313      	orrs	r3, r2
 8107268:	d056      	beq.n	8107318 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 810726a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810726e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8107272:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8107276:	d038      	beq.n	81072ea <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8107278:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 810727c:	d831      	bhi.n	81072e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 810727e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8107282:	d034      	beq.n	81072ee <HAL_RCCEx_PeriphCLKConfig+0x382>
 8107284:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8107288:	d82b      	bhi.n	81072e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 810728a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 810728e:	d01d      	beq.n	81072cc <HAL_RCCEx_PeriphCLKConfig+0x360>
 8107290:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8107294:	d825      	bhi.n	81072e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8107296:	2b00      	cmp	r3, #0
 8107298:	d006      	beq.n	81072a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 810729a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 810729e:	d00a      	beq.n	81072b6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 81072a0:	e01f      	b.n	81072e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 81072a2:	bf00      	nop
 81072a4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81072a8:	4ba2      	ldr	r3, [pc, #648]	@ (8107534 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81072aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81072ac:	4aa1      	ldr	r2, [pc, #644]	@ (8107534 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81072ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81072b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81072b4:	e01c      	b.n	81072f0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81072b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81072ba:	3308      	adds	r3, #8
 81072bc:	2100      	movs	r1, #0
 81072be:	4618      	mov	r0, r3
 81072c0:	f002 f9ee 	bl	81096a0 <RCCEx_PLL2_Config>
 81072c4:	4603      	mov	r3, r0
 81072c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 81072ca:	e011      	b.n	81072f0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81072cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81072d0:	3328      	adds	r3, #40	@ 0x28
 81072d2:	2100      	movs	r1, #0
 81072d4:	4618      	mov	r0, r3
 81072d6:	f002 fa95 	bl	8109804 <RCCEx_PLL3_Config>
 81072da:	4603      	mov	r3, r0
 81072dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81072e0:	e006      	b.n	81072f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 81072e2:	2301      	movs	r3, #1
 81072e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81072e8:	e002      	b.n	81072f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 81072ea:	bf00      	nop
 81072ec:	e000      	b.n	81072f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 81072ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 81072f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81072f4:	2b00      	cmp	r3, #0
 81072f6:	d10b      	bne.n	8107310 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 81072f8:	4b8e      	ldr	r3, [pc, #568]	@ (8107534 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81072fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81072fc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8107300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107304:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8107308:	4a8a      	ldr	r2, [pc, #552]	@ (8107534 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810730a:	430b      	orrs	r3, r1
 810730c:	6593      	str	r3, [r2, #88]	@ 0x58
 810730e:	e003      	b.n	8107318 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107310:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107314:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8107318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810731c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107320:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8107324:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8107328:	2300      	movs	r3, #0
 810732a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 810732e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8107332:	460b      	mov	r3, r1
 8107334:	4313      	orrs	r3, r2
 8107336:	d03a      	beq.n	81073ae <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8107338:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810733c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810733e:	2b30      	cmp	r3, #48	@ 0x30
 8107340:	d01f      	beq.n	8107382 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8107342:	2b30      	cmp	r3, #48	@ 0x30
 8107344:	d819      	bhi.n	810737a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8107346:	2b20      	cmp	r3, #32
 8107348:	d00c      	beq.n	8107364 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 810734a:	2b20      	cmp	r3, #32
 810734c:	d815      	bhi.n	810737a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 810734e:	2b00      	cmp	r3, #0
 8107350:	d019      	beq.n	8107386 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8107352:	2b10      	cmp	r3, #16
 8107354:	d111      	bne.n	810737a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8107356:	4b77      	ldr	r3, [pc, #476]	@ (8107534 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8107358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810735a:	4a76      	ldr	r2, [pc, #472]	@ (8107534 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810735c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8107360:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8107362:	e011      	b.n	8107388 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8107364:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107368:	3308      	adds	r3, #8
 810736a:	2102      	movs	r1, #2
 810736c:	4618      	mov	r0, r3
 810736e:	f002 f997 	bl	81096a0 <RCCEx_PLL2_Config>
 8107372:	4603      	mov	r3, r0
 8107374:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8107378:	e006      	b.n	8107388 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 810737a:	2301      	movs	r3, #1
 810737c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8107380:	e002      	b.n	8107388 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8107382:	bf00      	nop
 8107384:	e000      	b.n	8107388 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8107386:	bf00      	nop
    }

    if (ret == HAL_OK)
 8107388:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810738c:	2b00      	cmp	r3, #0
 810738e:	d10a      	bne.n	81073a6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8107390:	4b68      	ldr	r3, [pc, #416]	@ (8107534 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8107392:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8107394:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8107398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810739c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810739e:	4a65      	ldr	r2, [pc, #404]	@ (8107534 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81073a0:	430b      	orrs	r3, r1
 81073a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 81073a4:	e003      	b.n	81073ae <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81073a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81073aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 81073ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81073b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81073b6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 81073ba:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 81073be:	2300      	movs	r3, #0
 81073c0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 81073c4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 81073c8:	460b      	mov	r3, r1
 81073ca:	4313      	orrs	r3, r2
 81073cc:	d051      	beq.n	8107472 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 81073ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81073d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81073d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81073d8:	d035      	beq.n	8107446 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 81073da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81073de:	d82e      	bhi.n	810743e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81073e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 81073e4:	d031      	beq.n	810744a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 81073e6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 81073ea:	d828      	bhi.n	810743e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81073ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 81073f0:	d01a      	beq.n	8107428 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 81073f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 81073f6:	d822      	bhi.n	810743e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81073f8:	2b00      	cmp	r3, #0
 81073fa:	d003      	beq.n	8107404 <HAL_RCCEx_PeriphCLKConfig+0x498>
 81073fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8107400:	d007      	beq.n	8107412 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8107402:	e01c      	b.n	810743e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8107404:	4b4b      	ldr	r3, [pc, #300]	@ (8107534 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8107406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107408:	4a4a      	ldr	r2, [pc, #296]	@ (8107534 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810740a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810740e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8107410:	e01c      	b.n	810744c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8107412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107416:	3308      	adds	r3, #8
 8107418:	2100      	movs	r1, #0
 810741a:	4618      	mov	r0, r3
 810741c:	f002 f940 	bl	81096a0 <RCCEx_PLL2_Config>
 8107420:	4603      	mov	r3, r0
 8107422:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8107426:	e011      	b.n	810744c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8107428:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810742c:	3328      	adds	r3, #40	@ 0x28
 810742e:	2100      	movs	r1, #0
 8107430:	4618      	mov	r0, r3
 8107432:	f002 f9e7 	bl	8109804 <RCCEx_PLL3_Config>
 8107436:	4603      	mov	r3, r0
 8107438:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 810743c:	e006      	b.n	810744c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810743e:	2301      	movs	r3, #1
 8107440:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8107444:	e002      	b.n	810744c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8107446:	bf00      	nop
 8107448:	e000      	b.n	810744c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 810744a:	bf00      	nop
    }

    if (ret == HAL_OK)
 810744c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107450:	2b00      	cmp	r3, #0
 8107452:	d10a      	bne.n	810746a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8107454:	4b37      	ldr	r3, [pc, #220]	@ (8107534 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8107456:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8107458:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 810745c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107460:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8107462:	4a34      	ldr	r2, [pc, #208]	@ (8107534 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8107464:	430b      	orrs	r3, r1
 8107466:	6513      	str	r3, [r2, #80]	@ 0x50
 8107468:	e003      	b.n	8107472 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810746a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810746e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8107472:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107476:	e9d3 2300 	ldrd	r2, r3, [r3]
 810747a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 810747e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8107482:	2300      	movs	r3, #0
 8107484:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8107488:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 810748c:	460b      	mov	r3, r1
 810748e:	4313      	orrs	r3, r2
 8107490:	d056      	beq.n	8107540 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8107492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107496:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8107498:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 810749c:	d033      	beq.n	8107506 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 810749e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 81074a2:	d82c      	bhi.n	81074fe <HAL_RCCEx_PeriphCLKConfig+0x592>
 81074a4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 81074a8:	d02f      	beq.n	810750a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 81074aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 81074ae:	d826      	bhi.n	81074fe <HAL_RCCEx_PeriphCLKConfig+0x592>
 81074b0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 81074b4:	d02b      	beq.n	810750e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 81074b6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 81074ba:	d820      	bhi.n	81074fe <HAL_RCCEx_PeriphCLKConfig+0x592>
 81074bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81074c0:	d012      	beq.n	81074e8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 81074c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81074c6:	d81a      	bhi.n	81074fe <HAL_RCCEx_PeriphCLKConfig+0x592>
 81074c8:	2b00      	cmp	r3, #0
 81074ca:	d022      	beq.n	8107512 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 81074cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81074d0:	d115      	bne.n	81074fe <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81074d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81074d6:	3308      	adds	r3, #8
 81074d8:	2101      	movs	r1, #1
 81074da:	4618      	mov	r0, r3
 81074dc:	f002 f8e0 	bl	81096a0 <RCCEx_PLL2_Config>
 81074e0:	4603      	mov	r3, r0
 81074e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 81074e6:	e015      	b.n	8107514 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81074e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81074ec:	3328      	adds	r3, #40	@ 0x28
 81074ee:	2101      	movs	r1, #1
 81074f0:	4618      	mov	r0, r3
 81074f2:	f002 f987 	bl	8109804 <RCCEx_PLL3_Config>
 81074f6:	4603      	mov	r3, r0
 81074f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 81074fc:	e00a      	b.n	8107514 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81074fe:	2301      	movs	r3, #1
 8107500:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8107504:	e006      	b.n	8107514 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8107506:	bf00      	nop
 8107508:	e004      	b.n	8107514 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810750a:	bf00      	nop
 810750c:	e002      	b.n	8107514 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810750e:	bf00      	nop
 8107510:	e000      	b.n	8107514 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8107512:	bf00      	nop
    }

    if (ret == HAL_OK)
 8107514:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107518:	2b00      	cmp	r3, #0
 810751a:	d10d      	bne.n	8107538 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 810751c:	4b05      	ldr	r3, [pc, #20]	@ (8107534 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810751e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8107520:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8107524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107528:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810752a:	4a02      	ldr	r2, [pc, #8]	@ (8107534 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810752c:	430b      	orrs	r3, r1
 810752e:	6513      	str	r3, [r2, #80]	@ 0x50
 8107530:	e006      	b.n	8107540 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8107532:	bf00      	nop
 8107534:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107538:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810753c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8107540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107548:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 810754c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8107550:	2300      	movs	r3, #0
 8107552:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8107556:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 810755a:	460b      	mov	r3, r1
 810755c:	4313      	orrs	r3, r2
 810755e:	d055      	beq.n	810760c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8107560:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107564:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8107568:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 810756c:	d033      	beq.n	81075d6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 810756e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8107572:	d82c      	bhi.n	81075ce <HAL_RCCEx_PeriphCLKConfig+0x662>
 8107574:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8107578:	d02f      	beq.n	81075da <HAL_RCCEx_PeriphCLKConfig+0x66e>
 810757a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810757e:	d826      	bhi.n	81075ce <HAL_RCCEx_PeriphCLKConfig+0x662>
 8107580:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8107584:	d02b      	beq.n	81075de <HAL_RCCEx_PeriphCLKConfig+0x672>
 8107586:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 810758a:	d820      	bhi.n	81075ce <HAL_RCCEx_PeriphCLKConfig+0x662>
 810758c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8107590:	d012      	beq.n	81075b8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8107592:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8107596:	d81a      	bhi.n	81075ce <HAL_RCCEx_PeriphCLKConfig+0x662>
 8107598:	2b00      	cmp	r3, #0
 810759a:	d022      	beq.n	81075e2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 810759c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81075a0:	d115      	bne.n	81075ce <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81075a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81075a6:	3308      	adds	r3, #8
 81075a8:	2101      	movs	r1, #1
 81075aa:	4618      	mov	r0, r3
 81075ac:	f002 f878 	bl	81096a0 <RCCEx_PLL2_Config>
 81075b0:	4603      	mov	r3, r0
 81075b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 81075b6:	e015      	b.n	81075e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81075b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81075bc:	3328      	adds	r3, #40	@ 0x28
 81075be:	2101      	movs	r1, #1
 81075c0:	4618      	mov	r0, r3
 81075c2:	f002 f91f 	bl	8109804 <RCCEx_PLL3_Config>
 81075c6:	4603      	mov	r3, r0
 81075c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 81075cc:	e00a      	b.n	81075e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 81075ce:	2301      	movs	r3, #1
 81075d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81075d4:	e006      	b.n	81075e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81075d6:	bf00      	nop
 81075d8:	e004      	b.n	81075e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81075da:	bf00      	nop
 81075dc:	e002      	b.n	81075e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81075de:	bf00      	nop
 81075e0:	e000      	b.n	81075e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81075e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 81075e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81075e8:	2b00      	cmp	r3, #0
 81075ea:	d10b      	bne.n	8107604 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 81075ec:	4ba4      	ldr	r3, [pc, #656]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81075ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81075f0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 81075f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81075f8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 81075fc:	4aa0      	ldr	r2, [pc, #640]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81075fe:	430b      	orrs	r3, r1
 8107600:	6593      	str	r3, [r2, #88]	@ 0x58
 8107602:	e003      	b.n	810760c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107604:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107608:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 810760c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107614:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8107618:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 810761c:	2300      	movs	r3, #0
 810761e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8107622:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8107626:	460b      	mov	r3, r1
 8107628:	4313      	orrs	r3, r2
 810762a:	d037      	beq.n	810769c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 810762c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107630:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8107632:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8107636:	d00e      	beq.n	8107656 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8107638:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810763c:	d816      	bhi.n	810766c <HAL_RCCEx_PeriphCLKConfig+0x700>
 810763e:	2b00      	cmp	r3, #0
 8107640:	d018      	beq.n	8107674 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8107642:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8107646:	d111      	bne.n	810766c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8107648:	4b8d      	ldr	r3, [pc, #564]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810764a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810764c:	4a8c      	ldr	r2, [pc, #560]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810764e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8107652:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8107654:	e00f      	b.n	8107676 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8107656:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810765a:	3308      	adds	r3, #8
 810765c:	2101      	movs	r1, #1
 810765e:	4618      	mov	r0, r3
 8107660:	f002 f81e 	bl	81096a0 <RCCEx_PLL2_Config>
 8107664:	4603      	mov	r3, r0
 8107666:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 810766a:	e004      	b.n	8107676 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810766c:	2301      	movs	r3, #1
 810766e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8107672:	e000      	b.n	8107676 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8107674:	bf00      	nop
    }

    if (ret == HAL_OK)
 8107676:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810767a:	2b00      	cmp	r3, #0
 810767c:	d10a      	bne.n	8107694 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 810767e:	4b80      	ldr	r3, [pc, #512]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8107680:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8107682:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8107686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810768a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810768c:	4a7c      	ldr	r2, [pc, #496]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810768e:	430b      	orrs	r3, r1
 8107690:	6513      	str	r3, [r2, #80]	@ 0x50
 8107692:	e003      	b.n	810769c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107694:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107698:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 810769c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81076a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81076a4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 81076a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 81076ac:	2300      	movs	r3, #0
 81076ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 81076b2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 81076b6:	460b      	mov	r3, r1
 81076b8:	4313      	orrs	r3, r2
 81076ba:	d039      	beq.n	8107730 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 81076bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81076c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 81076c2:	2b03      	cmp	r3, #3
 81076c4:	d81c      	bhi.n	8107700 <HAL_RCCEx_PeriphCLKConfig+0x794>
 81076c6:	a201      	add	r2, pc, #4	@ (adr r2, 81076cc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 81076c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81076cc:	08107709 	.word	0x08107709
 81076d0:	081076dd 	.word	0x081076dd
 81076d4:	081076eb 	.word	0x081076eb
 81076d8:	08107709 	.word	0x08107709
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81076dc:	4b68      	ldr	r3, [pc, #416]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81076de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81076e0:	4a67      	ldr	r2, [pc, #412]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81076e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81076e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 81076e8:	e00f      	b.n	810770a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81076ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81076ee:	3308      	adds	r3, #8
 81076f0:	2102      	movs	r1, #2
 81076f2:	4618      	mov	r0, r3
 81076f4:	f001 ffd4 	bl	81096a0 <RCCEx_PLL2_Config>
 81076f8:	4603      	mov	r3, r0
 81076fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 81076fe:	e004      	b.n	810770a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8107700:	2301      	movs	r3, #1
 8107702:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8107706:	e000      	b.n	810770a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8107708:	bf00      	nop
    }

    if (ret == HAL_OK)
 810770a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810770e:	2b00      	cmp	r3, #0
 8107710:	d10a      	bne.n	8107728 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8107712:	4b5b      	ldr	r3, [pc, #364]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8107714:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8107716:	f023 0103 	bic.w	r1, r3, #3
 810771a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810771e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8107720:	4a57      	ldr	r2, [pc, #348]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8107722:	430b      	orrs	r3, r1
 8107724:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8107726:	e003      	b.n	8107730 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107728:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810772c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8107730:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107738:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 810773c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8107740:	2300      	movs	r3, #0
 8107742:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8107746:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 810774a:	460b      	mov	r3, r1
 810774c:	4313      	orrs	r3, r2
 810774e:	f000 809f 	beq.w	8107890 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8107752:	4b4c      	ldr	r3, [pc, #304]	@ (8107884 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8107754:	681b      	ldr	r3, [r3, #0]
 8107756:	4a4b      	ldr	r2, [pc, #300]	@ (8107884 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8107758:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 810775c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 810775e:	f7fc fb65 	bl	8103e2c <HAL_GetTick>
 8107762:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8107766:	e00b      	b.n	8107780 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8107768:	f7fc fb60 	bl	8103e2c <HAL_GetTick>
 810776c:	4602      	mov	r2, r0
 810776e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8107772:	1ad3      	subs	r3, r2, r3
 8107774:	2b64      	cmp	r3, #100	@ 0x64
 8107776:	d903      	bls.n	8107780 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8107778:	2303      	movs	r3, #3
 810777a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810777e:	e005      	b.n	810778c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8107780:	4b40      	ldr	r3, [pc, #256]	@ (8107884 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8107782:	681b      	ldr	r3, [r3, #0]
 8107784:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8107788:	2b00      	cmp	r3, #0
 810778a:	d0ed      	beq.n	8107768 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 810778c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107790:	2b00      	cmp	r3, #0
 8107792:	d179      	bne.n	8107888 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8107794:	4b3a      	ldr	r3, [pc, #232]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8107796:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8107798:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810779c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81077a0:	4053      	eors	r3, r2
 81077a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 81077a6:	2b00      	cmp	r3, #0
 81077a8:	d015      	beq.n	81077d6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 81077aa:	4b35      	ldr	r3, [pc, #212]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81077ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81077ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 81077b2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 81077b6:	4b32      	ldr	r3, [pc, #200]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81077b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81077ba:	4a31      	ldr	r2, [pc, #196]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81077bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 81077c0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 81077c2:	4b2f      	ldr	r3, [pc, #188]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81077c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81077c6:	4a2e      	ldr	r2, [pc, #184]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81077c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 81077cc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 81077ce:	4a2c      	ldr	r2, [pc, #176]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81077d0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81077d4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 81077d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81077da:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81077de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81077e2:	d118      	bne.n	8107816 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 81077e4:	f7fc fb22 	bl	8103e2c <HAL_GetTick>
 81077e8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81077ec:	e00d      	b.n	810780a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 81077ee:	f7fc fb1d 	bl	8103e2c <HAL_GetTick>
 81077f2:	4602      	mov	r2, r0
 81077f4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 81077f8:	1ad2      	subs	r2, r2, r3
 81077fa:	f241 3388 	movw	r3, #5000	@ 0x1388
 81077fe:	429a      	cmp	r2, r3
 8107800:	d903      	bls.n	810780a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8107802:	2303      	movs	r3, #3
 8107804:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8107808:	e005      	b.n	8107816 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 810780a:	4b1d      	ldr	r3, [pc, #116]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810780c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810780e:	f003 0302 	and.w	r3, r3, #2
 8107812:	2b00      	cmp	r3, #0
 8107814:	d0eb      	beq.n	81077ee <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8107816:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810781a:	2b00      	cmp	r3, #0
 810781c:	d12b      	bne.n	8107876 <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 810781e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107822:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8107826:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 810782a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 810782e:	d110      	bne.n	8107852 <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 8107830:	4b13      	ldr	r3, [pc, #76]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8107832:	691b      	ldr	r3, [r3, #16]
 8107834:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8107838:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810783c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8107840:	091b      	lsrs	r3, r3, #4
 8107842:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8107846:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 810784a:	4a0d      	ldr	r2, [pc, #52]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810784c:	430b      	orrs	r3, r1
 810784e:	6113      	str	r3, [r2, #16]
 8107850:	e005      	b.n	810785e <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 8107852:	4b0b      	ldr	r3, [pc, #44]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8107854:	691b      	ldr	r3, [r3, #16]
 8107856:	4a0a      	ldr	r2, [pc, #40]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8107858:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 810785c:	6113      	str	r3, [r2, #16]
 810785e:	4b08      	ldr	r3, [pc, #32]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8107860:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8107862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107866:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 810786a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 810786e:	4a04      	ldr	r2, [pc, #16]	@ (8107880 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8107870:	430b      	orrs	r3, r1
 8107872:	6713      	str	r3, [r2, #112]	@ 0x70
 8107874:	e00c      	b.n	8107890 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8107876:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810787a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 810787e:	e007      	b.n	8107890 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8107880:	58024400 	.word	0x58024400
 8107884:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107888:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810788c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8107890:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107898:	f002 0301 	and.w	r3, r2, #1
 810789c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 81078a0:	2300      	movs	r3, #0
 81078a2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 81078a6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 81078aa:	460b      	mov	r3, r1
 81078ac:	4313      	orrs	r3, r2
 81078ae:	f000 8089 	beq.w	81079c4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 81078b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81078b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 81078b8:	2b28      	cmp	r3, #40	@ 0x28
 81078ba:	d86b      	bhi.n	8107994 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 81078bc:	a201      	add	r2, pc, #4	@ (adr r2, 81078c4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 81078be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81078c2:	bf00      	nop
 81078c4:	0810799d 	.word	0x0810799d
 81078c8:	08107995 	.word	0x08107995
 81078cc:	08107995 	.word	0x08107995
 81078d0:	08107995 	.word	0x08107995
 81078d4:	08107995 	.word	0x08107995
 81078d8:	08107995 	.word	0x08107995
 81078dc:	08107995 	.word	0x08107995
 81078e0:	08107995 	.word	0x08107995
 81078e4:	08107969 	.word	0x08107969
 81078e8:	08107995 	.word	0x08107995
 81078ec:	08107995 	.word	0x08107995
 81078f0:	08107995 	.word	0x08107995
 81078f4:	08107995 	.word	0x08107995
 81078f8:	08107995 	.word	0x08107995
 81078fc:	08107995 	.word	0x08107995
 8107900:	08107995 	.word	0x08107995
 8107904:	0810797f 	.word	0x0810797f
 8107908:	08107995 	.word	0x08107995
 810790c:	08107995 	.word	0x08107995
 8107910:	08107995 	.word	0x08107995
 8107914:	08107995 	.word	0x08107995
 8107918:	08107995 	.word	0x08107995
 810791c:	08107995 	.word	0x08107995
 8107920:	08107995 	.word	0x08107995
 8107924:	0810799d 	.word	0x0810799d
 8107928:	08107995 	.word	0x08107995
 810792c:	08107995 	.word	0x08107995
 8107930:	08107995 	.word	0x08107995
 8107934:	08107995 	.word	0x08107995
 8107938:	08107995 	.word	0x08107995
 810793c:	08107995 	.word	0x08107995
 8107940:	08107995 	.word	0x08107995
 8107944:	0810799d 	.word	0x0810799d
 8107948:	08107995 	.word	0x08107995
 810794c:	08107995 	.word	0x08107995
 8107950:	08107995 	.word	0x08107995
 8107954:	08107995 	.word	0x08107995
 8107958:	08107995 	.word	0x08107995
 810795c:	08107995 	.word	0x08107995
 8107960:	08107995 	.word	0x08107995
 8107964:	0810799d 	.word	0x0810799d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8107968:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810796c:	3308      	adds	r3, #8
 810796e:	2101      	movs	r1, #1
 8107970:	4618      	mov	r0, r3
 8107972:	f001 fe95 	bl	81096a0 <RCCEx_PLL2_Config>
 8107976:	4603      	mov	r3, r0
 8107978:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 810797c:	e00f      	b.n	810799e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810797e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107982:	3328      	adds	r3, #40	@ 0x28
 8107984:	2101      	movs	r1, #1
 8107986:	4618      	mov	r0, r3
 8107988:	f001 ff3c 	bl	8109804 <RCCEx_PLL3_Config>
 810798c:	4603      	mov	r3, r0
 810798e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8107992:	e004      	b.n	810799e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8107994:	2301      	movs	r3, #1
 8107996:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810799a:	e000      	b.n	810799e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 810799c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810799e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81079a2:	2b00      	cmp	r3, #0
 81079a4:	d10a      	bne.n	81079bc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 81079a6:	4bbf      	ldr	r3, [pc, #764]	@ (8107ca4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81079a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81079aa:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 81079ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81079b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 81079b4:	4abb      	ldr	r2, [pc, #748]	@ (8107ca4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81079b6:	430b      	orrs	r3, r1
 81079b8:	6553      	str	r3, [r2, #84]	@ 0x54
 81079ba:	e003      	b.n	81079c4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81079bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81079c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 81079c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81079c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81079cc:	f002 0302 	and.w	r3, r2, #2
 81079d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 81079d4:	2300      	movs	r3, #0
 81079d6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 81079da:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 81079de:	460b      	mov	r3, r1
 81079e0:	4313      	orrs	r3, r2
 81079e2:	d041      	beq.n	8107a68 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 81079e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81079e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 81079ea:	2b05      	cmp	r3, #5
 81079ec:	d824      	bhi.n	8107a38 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 81079ee:	a201      	add	r2, pc, #4	@ (adr r2, 81079f4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 81079f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81079f4:	08107a41 	.word	0x08107a41
 81079f8:	08107a0d 	.word	0x08107a0d
 81079fc:	08107a23 	.word	0x08107a23
 8107a00:	08107a41 	.word	0x08107a41
 8107a04:	08107a41 	.word	0x08107a41
 8107a08:	08107a41 	.word	0x08107a41
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8107a0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107a10:	3308      	adds	r3, #8
 8107a12:	2101      	movs	r1, #1
 8107a14:	4618      	mov	r0, r3
 8107a16:	f001 fe43 	bl	81096a0 <RCCEx_PLL2_Config>
 8107a1a:	4603      	mov	r3, r0
 8107a1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8107a20:	e00f      	b.n	8107a42 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8107a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107a26:	3328      	adds	r3, #40	@ 0x28
 8107a28:	2101      	movs	r1, #1
 8107a2a:	4618      	mov	r0, r3
 8107a2c:	f001 feea 	bl	8109804 <RCCEx_PLL3_Config>
 8107a30:	4603      	mov	r3, r0
 8107a32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8107a36:	e004      	b.n	8107a42 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8107a38:	2301      	movs	r3, #1
 8107a3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8107a3e:	e000      	b.n	8107a42 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8107a40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8107a42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107a46:	2b00      	cmp	r3, #0
 8107a48:	d10a      	bne.n	8107a60 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8107a4a:	4b96      	ldr	r3, [pc, #600]	@ (8107ca4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8107a4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8107a4e:	f023 0107 	bic.w	r1, r3, #7
 8107a52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107a56:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8107a58:	4a92      	ldr	r2, [pc, #584]	@ (8107ca4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8107a5a:	430b      	orrs	r3, r1
 8107a5c:	6553      	str	r3, [r2, #84]	@ 0x54
 8107a5e:	e003      	b.n	8107a68 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107a60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107a64:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8107a68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107a70:	f002 0304 	and.w	r3, r2, #4
 8107a74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8107a78:	2300      	movs	r3, #0
 8107a7a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8107a7e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8107a82:	460b      	mov	r3, r1
 8107a84:	4313      	orrs	r3, r2
 8107a86:	d044      	beq.n	8107b12 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8107a88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107a8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8107a90:	2b05      	cmp	r3, #5
 8107a92:	d825      	bhi.n	8107ae0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8107a94:	a201      	add	r2, pc, #4	@ (adr r2, 8107a9c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8107a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107a9a:	bf00      	nop
 8107a9c:	08107ae9 	.word	0x08107ae9
 8107aa0:	08107ab5 	.word	0x08107ab5
 8107aa4:	08107acb 	.word	0x08107acb
 8107aa8:	08107ae9 	.word	0x08107ae9
 8107aac:	08107ae9 	.word	0x08107ae9
 8107ab0:	08107ae9 	.word	0x08107ae9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8107ab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107ab8:	3308      	adds	r3, #8
 8107aba:	2101      	movs	r1, #1
 8107abc:	4618      	mov	r0, r3
 8107abe:	f001 fdef 	bl	81096a0 <RCCEx_PLL2_Config>
 8107ac2:	4603      	mov	r3, r0
 8107ac4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8107ac8:	e00f      	b.n	8107aea <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8107aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107ace:	3328      	adds	r3, #40	@ 0x28
 8107ad0:	2101      	movs	r1, #1
 8107ad2:	4618      	mov	r0, r3
 8107ad4:	f001 fe96 	bl	8109804 <RCCEx_PLL3_Config>
 8107ad8:	4603      	mov	r3, r0
 8107ada:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8107ade:	e004      	b.n	8107aea <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8107ae0:	2301      	movs	r3, #1
 8107ae2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8107ae6:	e000      	b.n	8107aea <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8107ae8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8107aea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107aee:	2b00      	cmp	r3, #0
 8107af0:	d10b      	bne.n	8107b0a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8107af2:	4b6c      	ldr	r3, [pc, #432]	@ (8107ca4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8107af4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8107af6:	f023 0107 	bic.w	r1, r3, #7
 8107afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107afe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8107b02:	4a68      	ldr	r2, [pc, #416]	@ (8107ca4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8107b04:	430b      	orrs	r3, r1
 8107b06:	6593      	str	r3, [r2, #88]	@ 0x58
 8107b08:	e003      	b.n	8107b12 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107b0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107b0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8107b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107b1a:	f002 0320 	and.w	r3, r2, #32
 8107b1e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8107b22:	2300      	movs	r3, #0
 8107b24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8107b28:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8107b2c:	460b      	mov	r3, r1
 8107b2e:	4313      	orrs	r3, r2
 8107b30:	d055      	beq.n	8107bde <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8107b32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107b36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8107b3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8107b3e:	d033      	beq.n	8107ba8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8107b40:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8107b44:	d82c      	bhi.n	8107ba0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8107b46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8107b4a:	d02f      	beq.n	8107bac <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8107b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8107b50:	d826      	bhi.n	8107ba0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8107b52:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8107b56:	d02b      	beq.n	8107bb0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8107b58:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8107b5c:	d820      	bhi.n	8107ba0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8107b5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8107b62:	d012      	beq.n	8107b8a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8107b64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8107b68:	d81a      	bhi.n	8107ba0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8107b6a:	2b00      	cmp	r3, #0
 8107b6c:	d022      	beq.n	8107bb4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8107b6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8107b72:	d115      	bne.n	8107ba0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8107b74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107b78:	3308      	adds	r3, #8
 8107b7a:	2100      	movs	r1, #0
 8107b7c:	4618      	mov	r0, r3
 8107b7e:	f001 fd8f 	bl	81096a0 <RCCEx_PLL2_Config>
 8107b82:	4603      	mov	r3, r0
 8107b84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8107b88:	e015      	b.n	8107bb6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8107b8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107b8e:	3328      	adds	r3, #40	@ 0x28
 8107b90:	2102      	movs	r1, #2
 8107b92:	4618      	mov	r0, r3
 8107b94:	f001 fe36 	bl	8109804 <RCCEx_PLL3_Config>
 8107b98:	4603      	mov	r3, r0
 8107b9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8107b9e:	e00a      	b.n	8107bb6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8107ba0:	2301      	movs	r3, #1
 8107ba2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8107ba6:	e006      	b.n	8107bb6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8107ba8:	bf00      	nop
 8107baa:	e004      	b.n	8107bb6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8107bac:	bf00      	nop
 8107bae:	e002      	b.n	8107bb6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8107bb0:	bf00      	nop
 8107bb2:	e000      	b.n	8107bb6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8107bb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8107bb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107bba:	2b00      	cmp	r3, #0
 8107bbc:	d10b      	bne.n	8107bd6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8107bbe:	4b39      	ldr	r3, [pc, #228]	@ (8107ca4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8107bc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8107bc2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8107bc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107bca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8107bce:	4a35      	ldr	r2, [pc, #212]	@ (8107ca4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8107bd0:	430b      	orrs	r3, r1
 8107bd2:	6553      	str	r3, [r2, #84]	@ 0x54
 8107bd4:	e003      	b.n	8107bde <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107bd6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107bda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8107bde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107be6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8107bea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8107bee:	2300      	movs	r3, #0
 8107bf0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8107bf4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8107bf8:	460b      	mov	r3, r1
 8107bfa:	4313      	orrs	r3, r2
 8107bfc:	d058      	beq.n	8107cb0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8107bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107c02:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8107c06:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8107c0a:	d033      	beq.n	8107c74 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8107c0c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8107c10:	d82c      	bhi.n	8107c6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8107c12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8107c16:	d02f      	beq.n	8107c78 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8107c18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8107c1c:	d826      	bhi.n	8107c6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8107c1e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8107c22:	d02b      	beq.n	8107c7c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8107c24:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8107c28:	d820      	bhi.n	8107c6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8107c2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8107c2e:	d012      	beq.n	8107c56 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8107c30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8107c34:	d81a      	bhi.n	8107c6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8107c36:	2b00      	cmp	r3, #0
 8107c38:	d022      	beq.n	8107c80 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8107c3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8107c3e:	d115      	bne.n	8107c6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8107c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107c44:	3308      	adds	r3, #8
 8107c46:	2100      	movs	r1, #0
 8107c48:	4618      	mov	r0, r3
 8107c4a:	f001 fd29 	bl	81096a0 <RCCEx_PLL2_Config>
 8107c4e:	4603      	mov	r3, r0
 8107c50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8107c54:	e015      	b.n	8107c82 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8107c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107c5a:	3328      	adds	r3, #40	@ 0x28
 8107c5c:	2102      	movs	r1, #2
 8107c5e:	4618      	mov	r0, r3
 8107c60:	f001 fdd0 	bl	8109804 <RCCEx_PLL3_Config>
 8107c64:	4603      	mov	r3, r0
 8107c66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8107c6a:	e00a      	b.n	8107c82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8107c6c:	2301      	movs	r3, #1
 8107c6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8107c72:	e006      	b.n	8107c82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8107c74:	bf00      	nop
 8107c76:	e004      	b.n	8107c82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8107c78:	bf00      	nop
 8107c7a:	e002      	b.n	8107c82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8107c7c:	bf00      	nop
 8107c7e:	e000      	b.n	8107c82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8107c80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8107c82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107c86:	2b00      	cmp	r3, #0
 8107c88:	d10e      	bne.n	8107ca8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8107c8a:	4b06      	ldr	r3, [pc, #24]	@ (8107ca4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8107c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8107c8e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8107c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107c96:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8107c9a:	4a02      	ldr	r2, [pc, #8]	@ (8107ca4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8107c9c:	430b      	orrs	r3, r1
 8107c9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8107ca0:	e006      	b.n	8107cb0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8107ca2:	bf00      	nop
 8107ca4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107ca8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107cac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8107cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107cb8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8107cbc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8107cc0:	2300      	movs	r3, #0
 8107cc2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8107cc6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8107cca:	460b      	mov	r3, r1
 8107ccc:	4313      	orrs	r3, r2
 8107cce:	d055      	beq.n	8107d7c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8107cd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107cd4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8107cd8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8107cdc:	d033      	beq.n	8107d46 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8107cde:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8107ce2:	d82c      	bhi.n	8107d3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8107ce4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8107ce8:	d02f      	beq.n	8107d4a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8107cea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8107cee:	d826      	bhi.n	8107d3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8107cf0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8107cf4:	d02b      	beq.n	8107d4e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8107cf6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8107cfa:	d820      	bhi.n	8107d3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8107cfc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8107d00:	d012      	beq.n	8107d28 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8107d02:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8107d06:	d81a      	bhi.n	8107d3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8107d08:	2b00      	cmp	r3, #0
 8107d0a:	d022      	beq.n	8107d52 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8107d0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8107d10:	d115      	bne.n	8107d3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8107d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107d16:	3308      	adds	r3, #8
 8107d18:	2100      	movs	r1, #0
 8107d1a:	4618      	mov	r0, r3
 8107d1c:	f001 fcc0 	bl	81096a0 <RCCEx_PLL2_Config>
 8107d20:	4603      	mov	r3, r0
 8107d22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8107d26:	e015      	b.n	8107d54 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8107d28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107d2c:	3328      	adds	r3, #40	@ 0x28
 8107d2e:	2102      	movs	r1, #2
 8107d30:	4618      	mov	r0, r3
 8107d32:	f001 fd67 	bl	8109804 <RCCEx_PLL3_Config>
 8107d36:	4603      	mov	r3, r0
 8107d38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8107d3c:	e00a      	b.n	8107d54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8107d3e:	2301      	movs	r3, #1
 8107d40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8107d44:	e006      	b.n	8107d54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8107d46:	bf00      	nop
 8107d48:	e004      	b.n	8107d54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8107d4a:	bf00      	nop
 8107d4c:	e002      	b.n	8107d54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8107d4e:	bf00      	nop
 8107d50:	e000      	b.n	8107d54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8107d52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8107d54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107d58:	2b00      	cmp	r3, #0
 8107d5a:	d10b      	bne.n	8107d74 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8107d5c:	4ba1      	ldr	r3, [pc, #644]	@ (8107fe4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8107d60:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8107d64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107d68:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8107d6c:	4a9d      	ldr	r2, [pc, #628]	@ (8107fe4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107d6e:	430b      	orrs	r3, r1
 8107d70:	6593      	str	r3, [r2, #88]	@ 0x58
 8107d72:	e003      	b.n	8107d7c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107d74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107d78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8107d7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107d84:	f002 0308 	and.w	r3, r2, #8
 8107d88:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8107d8c:	2300      	movs	r3, #0
 8107d8e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8107d92:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8107d96:	460b      	mov	r3, r1
 8107d98:	4313      	orrs	r3, r2
 8107d9a:	d01e      	beq.n	8107dda <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8107d9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107da0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8107da4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8107da8:	d10c      	bne.n	8107dc4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8107daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107dae:	3328      	adds	r3, #40	@ 0x28
 8107db0:	2102      	movs	r1, #2
 8107db2:	4618      	mov	r0, r3
 8107db4:	f001 fd26 	bl	8109804 <RCCEx_PLL3_Config>
 8107db8:	4603      	mov	r3, r0
 8107dba:	2b00      	cmp	r3, #0
 8107dbc:	d002      	beq.n	8107dc4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8107dbe:	2301      	movs	r3, #1
 8107dc0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8107dc4:	4b87      	ldr	r3, [pc, #540]	@ (8107fe4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8107dc8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8107dcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107dd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8107dd4:	4a83      	ldr	r2, [pc, #524]	@ (8107fe4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107dd6:	430b      	orrs	r3, r1
 8107dd8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8107dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107de2:	f002 0310 	and.w	r3, r2, #16
 8107de6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8107dea:	2300      	movs	r3, #0
 8107dec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8107df0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8107df4:	460b      	mov	r3, r1
 8107df6:	4313      	orrs	r3, r2
 8107df8:	d01e      	beq.n	8107e38 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8107dfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107dfe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8107e02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8107e06:	d10c      	bne.n	8107e22 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8107e08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107e0c:	3328      	adds	r3, #40	@ 0x28
 8107e0e:	2102      	movs	r1, #2
 8107e10:	4618      	mov	r0, r3
 8107e12:	f001 fcf7 	bl	8109804 <RCCEx_PLL3_Config>
 8107e16:	4603      	mov	r3, r0
 8107e18:	2b00      	cmp	r3, #0
 8107e1a:	d002      	beq.n	8107e22 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8107e1c:	2301      	movs	r3, #1
 8107e1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8107e22:	4b70      	ldr	r3, [pc, #448]	@ (8107fe4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107e24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8107e26:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8107e2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107e2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8107e32:	4a6c      	ldr	r2, [pc, #432]	@ (8107fe4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107e34:	430b      	orrs	r3, r1
 8107e36:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8107e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107e40:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8107e44:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8107e48:	2300      	movs	r3, #0
 8107e4a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8107e4e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8107e52:	460b      	mov	r3, r1
 8107e54:	4313      	orrs	r3, r2
 8107e56:	d03e      	beq.n	8107ed6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8107e58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107e5c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8107e60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8107e64:	d022      	beq.n	8107eac <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8107e66:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8107e6a:	d81b      	bhi.n	8107ea4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8107e6c:	2b00      	cmp	r3, #0
 8107e6e:	d003      	beq.n	8107e78 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8107e70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8107e74:	d00b      	beq.n	8107e8e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8107e76:	e015      	b.n	8107ea4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8107e78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107e7c:	3308      	adds	r3, #8
 8107e7e:	2100      	movs	r1, #0
 8107e80:	4618      	mov	r0, r3
 8107e82:	f001 fc0d 	bl	81096a0 <RCCEx_PLL2_Config>
 8107e86:	4603      	mov	r3, r0
 8107e88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8107e8c:	e00f      	b.n	8107eae <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8107e8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107e92:	3328      	adds	r3, #40	@ 0x28
 8107e94:	2102      	movs	r1, #2
 8107e96:	4618      	mov	r0, r3
 8107e98:	f001 fcb4 	bl	8109804 <RCCEx_PLL3_Config>
 8107e9c:	4603      	mov	r3, r0
 8107e9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8107ea2:	e004      	b.n	8107eae <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8107ea4:	2301      	movs	r3, #1
 8107ea6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8107eaa:	e000      	b.n	8107eae <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8107eac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8107eae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107eb2:	2b00      	cmp	r3, #0
 8107eb4:	d10b      	bne.n	8107ece <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8107eb6:	4b4b      	ldr	r3, [pc, #300]	@ (8107fe4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107eb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8107eba:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8107ebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107ec2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8107ec6:	4a47      	ldr	r2, [pc, #284]	@ (8107fe4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107ec8:	430b      	orrs	r3, r1
 8107eca:	6593      	str	r3, [r2, #88]	@ 0x58
 8107ecc:	e003      	b.n	8107ed6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107ece:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107ed2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8107ed6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107ede:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8107ee2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8107ee4:	2300      	movs	r3, #0
 8107ee6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8107ee8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8107eec:	460b      	mov	r3, r1
 8107eee:	4313      	orrs	r3, r2
 8107ef0:	d03b      	beq.n	8107f6a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8107ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8107efa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8107efe:	d01f      	beq.n	8107f40 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8107f00:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8107f04:	d818      	bhi.n	8107f38 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8107f06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8107f0a:	d003      	beq.n	8107f14 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8107f0c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8107f10:	d007      	beq.n	8107f22 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8107f12:	e011      	b.n	8107f38 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8107f14:	4b33      	ldr	r3, [pc, #204]	@ (8107fe4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107f18:	4a32      	ldr	r2, [pc, #200]	@ (8107fe4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107f1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8107f1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8107f20:	e00f      	b.n	8107f42 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8107f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107f26:	3328      	adds	r3, #40	@ 0x28
 8107f28:	2101      	movs	r1, #1
 8107f2a:	4618      	mov	r0, r3
 8107f2c:	f001 fc6a 	bl	8109804 <RCCEx_PLL3_Config>
 8107f30:	4603      	mov	r3, r0
 8107f32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8107f36:	e004      	b.n	8107f42 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8107f38:	2301      	movs	r3, #1
 8107f3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8107f3e:	e000      	b.n	8107f42 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8107f40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8107f42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107f46:	2b00      	cmp	r3, #0
 8107f48:	d10b      	bne.n	8107f62 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8107f4a:	4b26      	ldr	r3, [pc, #152]	@ (8107fe4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107f4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8107f4e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8107f52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8107f5a:	4a22      	ldr	r2, [pc, #136]	@ (8107fe4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107f5c:	430b      	orrs	r3, r1
 8107f5e:	6553      	str	r3, [r2, #84]	@ 0x54
 8107f60:	e003      	b.n	8107f6a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107f62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107f66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8107f6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107f72:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8107f76:	673b      	str	r3, [r7, #112]	@ 0x70
 8107f78:	2300      	movs	r3, #0
 8107f7a:	677b      	str	r3, [r7, #116]	@ 0x74
 8107f7c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8107f80:	460b      	mov	r3, r1
 8107f82:	4313      	orrs	r3, r2
 8107f84:	d034      	beq.n	8107ff0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8107f86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107f8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8107f8c:	2b00      	cmp	r3, #0
 8107f8e:	d003      	beq.n	8107f98 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8107f90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8107f94:	d007      	beq.n	8107fa6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8107f96:	e011      	b.n	8107fbc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8107f98:	4b12      	ldr	r3, [pc, #72]	@ (8107fe4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107f9c:	4a11      	ldr	r2, [pc, #68]	@ (8107fe4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107f9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8107fa2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8107fa4:	e00e      	b.n	8107fc4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8107fa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107faa:	3308      	adds	r3, #8
 8107fac:	2102      	movs	r1, #2
 8107fae:	4618      	mov	r0, r3
 8107fb0:	f001 fb76 	bl	81096a0 <RCCEx_PLL2_Config>
 8107fb4:	4603      	mov	r3, r0
 8107fb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8107fba:	e003      	b.n	8107fc4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8107fbc:	2301      	movs	r3, #1
 8107fbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8107fc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8107fc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107fc8:	2b00      	cmp	r3, #0
 8107fca:	d10d      	bne.n	8107fe8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8107fcc:	4b05      	ldr	r3, [pc, #20]	@ (8107fe4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107fce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8107fd0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8107fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107fd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8107fda:	4a02      	ldr	r2, [pc, #8]	@ (8107fe4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107fdc:	430b      	orrs	r3, r1
 8107fde:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8107fe0:	e006      	b.n	8107ff0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8107fe2:	bf00      	nop
 8107fe4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107fe8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8107fec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8107ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8107ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107ff8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8107ffc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8107ffe:	2300      	movs	r3, #0
 8108000:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8108002:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8108006:	460b      	mov	r3, r1
 8108008:	4313      	orrs	r3, r2
 810800a:	d00c      	beq.n	8108026 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 810800c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108010:	3328      	adds	r3, #40	@ 0x28
 8108012:	2102      	movs	r1, #2
 8108014:	4618      	mov	r0, r3
 8108016:	f001 fbf5 	bl	8109804 <RCCEx_PLL3_Config>
 810801a:	4603      	mov	r3, r0
 810801c:	2b00      	cmp	r3, #0
 810801e:	d002      	beq.n	8108026 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8108020:	2301      	movs	r3, #1
 8108022:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8108026:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810802a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810802e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8108032:	663b      	str	r3, [r7, #96]	@ 0x60
 8108034:	2300      	movs	r3, #0
 8108036:	667b      	str	r3, [r7, #100]	@ 0x64
 8108038:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 810803c:	460b      	mov	r3, r1
 810803e:	4313      	orrs	r3, r2
 8108040:	d038      	beq.n	81080b4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8108042:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108046:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 810804a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 810804e:	d018      	beq.n	8108082 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8108050:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8108054:	d811      	bhi.n	810807a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8108056:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 810805a:	d014      	beq.n	8108086 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 810805c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8108060:	d80b      	bhi.n	810807a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8108062:	2b00      	cmp	r3, #0
 8108064:	d011      	beq.n	810808a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8108066:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810806a:	d106      	bne.n	810807a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810806c:	4bc3      	ldr	r3, [pc, #780]	@ (810837c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810806e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8108070:	4ac2      	ldr	r2, [pc, #776]	@ (810837c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8108072:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8108076:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8108078:	e008      	b.n	810808c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810807a:	2301      	movs	r3, #1
 810807c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8108080:	e004      	b.n	810808c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8108082:	bf00      	nop
 8108084:	e002      	b.n	810808c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8108086:	bf00      	nop
 8108088:	e000      	b.n	810808c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 810808a:	bf00      	nop
    }

    if (ret == HAL_OK)
 810808c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8108090:	2b00      	cmp	r3, #0
 8108092:	d10b      	bne.n	81080ac <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8108094:	4bb9      	ldr	r3, [pc, #740]	@ (810837c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8108096:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8108098:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 810809c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81080a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 81080a4:	4ab5      	ldr	r2, [pc, #724]	@ (810837c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81080a6:	430b      	orrs	r3, r1
 81080a8:	6553      	str	r3, [r2, #84]	@ 0x54
 81080aa:	e003      	b.n	81080b4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81080ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81080b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 81080b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81080b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81080bc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 81080c0:	65bb      	str	r3, [r7, #88]	@ 0x58
 81080c2:	2300      	movs	r3, #0
 81080c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 81080c6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 81080ca:	460b      	mov	r3, r1
 81080cc:	4313      	orrs	r3, r2
 81080ce:	d009      	beq.n	81080e4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 81080d0:	4baa      	ldr	r3, [pc, #680]	@ (810837c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81080d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81080d4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 81080d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81080dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 81080de:	4aa7      	ldr	r2, [pc, #668]	@ (810837c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81080e0:	430b      	orrs	r3, r1
 81080e2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 81080e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81080e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81080ec:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 81080f0:	653b      	str	r3, [r7, #80]	@ 0x50
 81080f2:	2300      	movs	r3, #0
 81080f4:	657b      	str	r3, [r7, #84]	@ 0x54
 81080f6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 81080fa:	460b      	mov	r3, r1
 81080fc:	4313      	orrs	r3, r2
 81080fe:	d00a      	beq.n	8108116 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8108100:	4b9e      	ldr	r3, [pc, #632]	@ (810837c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8108102:	691b      	ldr	r3, [r3, #16]
 8108104:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8108108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810810c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8108110:	4a9a      	ldr	r2, [pc, #616]	@ (810837c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8108112:	430b      	orrs	r3, r1
 8108114:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8108116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810811a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810811e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8108122:	64bb      	str	r3, [r7, #72]	@ 0x48
 8108124:	2300      	movs	r3, #0
 8108126:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8108128:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 810812c:	460b      	mov	r3, r1
 810812e:	4313      	orrs	r3, r2
 8108130:	d009      	beq.n	8108146 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8108132:	4b92      	ldr	r3, [pc, #584]	@ (810837c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8108134:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8108136:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 810813a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810813e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8108140:	4a8e      	ldr	r2, [pc, #568]	@ (810837c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8108142:	430b      	orrs	r3, r1
 8108144:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8108146:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810814a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810814e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8108152:	643b      	str	r3, [r7, #64]	@ 0x40
 8108154:	2300      	movs	r3, #0
 8108156:	647b      	str	r3, [r7, #68]	@ 0x44
 8108158:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 810815c:	460b      	mov	r3, r1
 810815e:	4313      	orrs	r3, r2
 8108160:	d00e      	beq.n	8108180 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8108162:	4b86      	ldr	r3, [pc, #536]	@ (810837c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8108164:	691b      	ldr	r3, [r3, #16]
 8108166:	4a85      	ldr	r2, [pc, #532]	@ (810837c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8108168:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 810816c:	6113      	str	r3, [r2, #16]
 810816e:	4b83      	ldr	r3, [pc, #524]	@ (810837c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8108170:	6919      	ldr	r1, [r3, #16]
 8108172:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108176:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 810817a:	4a80      	ldr	r2, [pc, #512]	@ (810837c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810817c:	430b      	orrs	r3, r1
 810817e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8108180:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8108188:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 810818c:	63bb      	str	r3, [r7, #56]	@ 0x38
 810818e:	2300      	movs	r3, #0
 8108190:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8108192:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8108196:	460b      	mov	r3, r1
 8108198:	4313      	orrs	r3, r2
 810819a:	d009      	beq.n	81081b0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 810819c:	4b77      	ldr	r3, [pc, #476]	@ (810837c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810819e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81081a0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 81081a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81081a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81081aa:	4a74      	ldr	r2, [pc, #464]	@ (810837c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81081ac:	430b      	orrs	r3, r1
 81081ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 81081b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81081b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81081b8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 81081bc:	633b      	str	r3, [r7, #48]	@ 0x30
 81081be:	2300      	movs	r3, #0
 81081c0:	637b      	str	r3, [r7, #52]	@ 0x34
 81081c2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 81081c6:	460b      	mov	r3, r1
 81081c8:	4313      	orrs	r3, r2
 81081ca:	d00a      	beq.n	81081e2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 81081cc:	4b6b      	ldr	r3, [pc, #428]	@ (810837c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81081ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81081d0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 81081d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81081d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 81081dc:	4a67      	ldr	r2, [pc, #412]	@ (810837c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81081de:	430b      	orrs	r3, r1
 81081e0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 81081e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81081e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81081ea:	2100      	movs	r1, #0
 81081ec:	62b9      	str	r1, [r7, #40]	@ 0x28
 81081ee:	f003 0301 	and.w	r3, r3, #1
 81081f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 81081f4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 81081f8:	460b      	mov	r3, r1
 81081fa:	4313      	orrs	r3, r2
 81081fc:	d011      	beq.n	8108222 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81081fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108202:	3308      	adds	r3, #8
 8108204:	2100      	movs	r1, #0
 8108206:	4618      	mov	r0, r3
 8108208:	f001 fa4a 	bl	81096a0 <RCCEx_PLL2_Config>
 810820c:	4603      	mov	r3, r0
 810820e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8108212:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8108216:	2b00      	cmp	r3, #0
 8108218:	d003      	beq.n	8108222 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810821a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810821e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8108222:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108226:	e9d3 2300 	ldrd	r2, r3, [r3]
 810822a:	2100      	movs	r1, #0
 810822c:	6239      	str	r1, [r7, #32]
 810822e:	f003 0302 	and.w	r3, r3, #2
 8108232:	627b      	str	r3, [r7, #36]	@ 0x24
 8108234:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8108238:	460b      	mov	r3, r1
 810823a:	4313      	orrs	r3, r2
 810823c:	d011      	beq.n	8108262 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810823e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108242:	3308      	adds	r3, #8
 8108244:	2101      	movs	r1, #1
 8108246:	4618      	mov	r0, r3
 8108248:	f001 fa2a 	bl	81096a0 <RCCEx_PLL2_Config>
 810824c:	4603      	mov	r3, r0
 810824e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8108252:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8108256:	2b00      	cmp	r3, #0
 8108258:	d003      	beq.n	8108262 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810825a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810825e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8108262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108266:	e9d3 2300 	ldrd	r2, r3, [r3]
 810826a:	2100      	movs	r1, #0
 810826c:	61b9      	str	r1, [r7, #24]
 810826e:	f003 0304 	and.w	r3, r3, #4
 8108272:	61fb      	str	r3, [r7, #28]
 8108274:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8108278:	460b      	mov	r3, r1
 810827a:	4313      	orrs	r3, r2
 810827c:	d011      	beq.n	81082a2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810827e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108282:	3308      	adds	r3, #8
 8108284:	2102      	movs	r1, #2
 8108286:	4618      	mov	r0, r3
 8108288:	f001 fa0a 	bl	81096a0 <RCCEx_PLL2_Config>
 810828c:	4603      	mov	r3, r0
 810828e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8108292:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8108296:	2b00      	cmp	r3, #0
 8108298:	d003      	beq.n	81082a2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810829a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810829e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 81082a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81082a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81082aa:	2100      	movs	r1, #0
 81082ac:	6139      	str	r1, [r7, #16]
 81082ae:	f003 0308 	and.w	r3, r3, #8
 81082b2:	617b      	str	r3, [r7, #20]
 81082b4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 81082b8:	460b      	mov	r3, r1
 81082ba:	4313      	orrs	r3, r2
 81082bc:	d011      	beq.n	81082e2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81082be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81082c2:	3328      	adds	r3, #40	@ 0x28
 81082c4:	2100      	movs	r1, #0
 81082c6:	4618      	mov	r0, r3
 81082c8:	f001 fa9c 	bl	8109804 <RCCEx_PLL3_Config>
 81082cc:	4603      	mov	r3, r0
 81082ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 81082d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81082d6:	2b00      	cmp	r3, #0
 81082d8:	d003      	beq.n	81082e2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81082da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81082de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 81082e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81082e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81082ea:	2100      	movs	r1, #0
 81082ec:	60b9      	str	r1, [r7, #8]
 81082ee:	f003 0310 	and.w	r3, r3, #16
 81082f2:	60fb      	str	r3, [r7, #12]
 81082f4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 81082f8:	460b      	mov	r3, r1
 81082fa:	4313      	orrs	r3, r2
 81082fc:	d011      	beq.n	8108322 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81082fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108302:	3328      	adds	r3, #40	@ 0x28
 8108304:	2101      	movs	r1, #1
 8108306:	4618      	mov	r0, r3
 8108308:	f001 fa7c 	bl	8109804 <RCCEx_PLL3_Config>
 810830c:	4603      	mov	r3, r0
 810830e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8108312:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8108316:	2b00      	cmp	r3, #0
 8108318:	d003      	beq.n	8108322 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810831a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810831e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8108322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108326:	e9d3 2300 	ldrd	r2, r3, [r3]
 810832a:	2100      	movs	r1, #0
 810832c:	6039      	str	r1, [r7, #0]
 810832e:	f003 0320 	and.w	r3, r3, #32
 8108332:	607b      	str	r3, [r7, #4]
 8108334:	e9d7 1200 	ldrd	r1, r2, [r7]
 8108338:	460b      	mov	r3, r1
 810833a:	4313      	orrs	r3, r2
 810833c:	d011      	beq.n	8108362 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810833e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108342:	3328      	adds	r3, #40	@ 0x28
 8108344:	2102      	movs	r1, #2
 8108346:	4618      	mov	r0, r3
 8108348:	f001 fa5c 	bl	8109804 <RCCEx_PLL3_Config>
 810834c:	4603      	mov	r3, r0
 810834e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8108352:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8108356:	2b00      	cmp	r3, #0
 8108358:	d003      	beq.n	8108362 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810835a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810835e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8108362:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8108366:	2b00      	cmp	r3, #0
 8108368:	d101      	bne.n	810836e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 810836a:	2300      	movs	r3, #0
 810836c:	e000      	b.n	8108370 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 810836e:	2301      	movs	r3, #1
}
 8108370:	4618      	mov	r0, r3
 8108372:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8108376:	46bd      	mov	sp, r7
 8108378:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 810837c:	58024400 	.word	0x58024400

08108380 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8108380:	b580      	push	{r7, lr}
 8108382:	b090      	sub	sp, #64	@ 0x40
 8108384:	af00      	add	r7, sp, #0
 8108386:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 810838a:	e9d7 2300 	ldrd	r2, r3, [r7]
 810838e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8108392:	430b      	orrs	r3, r1
 8108394:	f040 8094 	bne.w	81084c0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8108398:	4b9e      	ldr	r3, [pc, #632]	@ (8108614 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810839a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810839c:	f003 0307 	and.w	r3, r3, #7
 81083a0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 81083a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81083a4:	2b04      	cmp	r3, #4
 81083a6:	f200 8087 	bhi.w	81084b8 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 81083aa:	a201      	add	r2, pc, #4	@ (adr r2, 81083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 81083ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81083b0:	081083c5 	.word	0x081083c5
 81083b4:	081083ed 	.word	0x081083ed
 81083b8:	08108415 	.word	0x08108415
 81083bc:	081084b1 	.word	0x081084b1
 81083c0:	0810843d 	.word	0x0810843d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81083c4:	4b93      	ldr	r3, [pc, #588]	@ (8108614 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81083c6:	681b      	ldr	r3, [r3, #0]
 81083c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 81083cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81083d0:	d108      	bne.n	81083e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81083d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81083d6:	4618      	mov	r0, r3
 81083d8:	f001 f810 	bl	81093fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81083dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81083de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81083e0:	f000 bd45 	b.w	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81083e4:	2300      	movs	r3, #0
 81083e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81083e8:	f000 bd41 	b.w	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81083ec:	4b89      	ldr	r3, [pc, #548]	@ (8108614 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81083ee:	681b      	ldr	r3, [r3, #0]
 81083f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81083f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 81083f8:	d108      	bne.n	810840c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81083fa:	f107 0318 	add.w	r3, r7, #24
 81083fe:	4618      	mov	r0, r3
 8108400:	f000 fd54 	bl	8108eac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8108404:	69bb      	ldr	r3, [r7, #24]
 8108406:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108408:	f000 bd31 	b.w	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810840c:	2300      	movs	r3, #0
 810840e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108410:	f000 bd2d 	b.w	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8108414:	4b7f      	ldr	r3, [pc, #508]	@ (8108614 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8108416:	681b      	ldr	r3, [r3, #0]
 8108418:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810841c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8108420:	d108      	bne.n	8108434 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108422:	f107 030c 	add.w	r3, r7, #12
 8108426:	4618      	mov	r0, r3
 8108428:	f000 fe94 	bl	8109154 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 810842c:	68fb      	ldr	r3, [r7, #12]
 810842e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108430:	f000 bd1d 	b.w	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108434:	2300      	movs	r3, #0
 8108436:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108438:	f000 bd19 	b.w	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 810843c:	4b75      	ldr	r3, [pc, #468]	@ (8108614 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810843e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8108440:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8108444:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8108446:	4b73      	ldr	r3, [pc, #460]	@ (8108614 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8108448:	681b      	ldr	r3, [r3, #0]
 810844a:	f003 0304 	and.w	r3, r3, #4
 810844e:	2b04      	cmp	r3, #4
 8108450:	d10c      	bne.n	810846c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8108452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8108454:	2b00      	cmp	r3, #0
 8108456:	d109      	bne.n	810846c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8108458:	4b6e      	ldr	r3, [pc, #440]	@ (8108614 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810845a:	681b      	ldr	r3, [r3, #0]
 810845c:	08db      	lsrs	r3, r3, #3
 810845e:	f003 0303 	and.w	r3, r3, #3
 8108462:	4a6d      	ldr	r2, [pc, #436]	@ (8108618 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8108464:	fa22 f303 	lsr.w	r3, r2, r3
 8108468:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810846a:	e01f      	b.n	81084ac <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 810846c:	4b69      	ldr	r3, [pc, #420]	@ (8108614 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810846e:	681b      	ldr	r3, [r3, #0]
 8108470:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8108474:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8108478:	d106      	bne.n	8108488 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 810847a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810847c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8108480:	d102      	bne.n	8108488 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8108482:	4b66      	ldr	r3, [pc, #408]	@ (810861c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8108484:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8108486:	e011      	b.n	81084ac <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8108488:	4b62      	ldr	r3, [pc, #392]	@ (8108614 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810848a:	681b      	ldr	r3, [r3, #0]
 810848c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8108490:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8108494:	d106      	bne.n	81084a4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8108496:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8108498:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810849c:	d102      	bne.n	81084a4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 810849e:	4b60      	ldr	r3, [pc, #384]	@ (8108620 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 81084a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81084a2:	e003      	b.n	81084ac <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 81084a4:	2300      	movs	r3, #0
 81084a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 81084a8:	f000 bce1 	b.w	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81084ac:	f000 bcdf 	b.w	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 81084b0:	4b5c      	ldr	r3, [pc, #368]	@ (8108624 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 81084b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81084b4:	f000 bcdb 	b.w	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 81084b8:	2300      	movs	r3, #0
 81084ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81084bc:	f000 bcd7 	b.w	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 81084c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 81084c4:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 81084c8:	430b      	orrs	r3, r1
 81084ca:	f040 80ad 	bne.w	8108628 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 81084ce:	4b51      	ldr	r3, [pc, #324]	@ (8108614 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81084d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81084d2:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 81084d6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 81084d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81084da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81084de:	d056      	beq.n	810858e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 81084e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81084e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81084e6:	f200 8090 	bhi.w	810860a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 81084ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81084ec:	2bc0      	cmp	r3, #192	@ 0xc0
 81084ee:	f000 8088 	beq.w	8108602 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 81084f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81084f4:	2bc0      	cmp	r3, #192	@ 0xc0
 81084f6:	f200 8088 	bhi.w	810860a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 81084fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81084fc:	2b80      	cmp	r3, #128	@ 0x80
 81084fe:	d032      	beq.n	8108566 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8108500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8108502:	2b80      	cmp	r3, #128	@ 0x80
 8108504:	f200 8081 	bhi.w	810860a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8108508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810850a:	2b00      	cmp	r3, #0
 810850c:	d003      	beq.n	8108516 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 810850e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8108510:	2b40      	cmp	r3, #64	@ 0x40
 8108512:	d014      	beq.n	810853e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8108514:	e079      	b.n	810860a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8108516:	4b3f      	ldr	r3, [pc, #252]	@ (8108614 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8108518:	681b      	ldr	r3, [r3, #0]
 810851a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 810851e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8108522:	d108      	bne.n	8108536 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8108524:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8108528:	4618      	mov	r0, r3
 810852a:	f000 ff67 	bl	81093fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 810852e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8108530:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108532:	f000 bc9c 	b.w	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108536:	2300      	movs	r3, #0
 8108538:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810853a:	f000 bc98 	b.w	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810853e:	4b35      	ldr	r3, [pc, #212]	@ (8108614 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8108540:	681b      	ldr	r3, [r3, #0]
 8108542:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8108546:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 810854a:	d108      	bne.n	810855e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810854c:	f107 0318 	add.w	r3, r7, #24
 8108550:	4618      	mov	r0, r3
 8108552:	f000 fcab 	bl	8108eac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8108556:	69bb      	ldr	r3, [r7, #24]
 8108558:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810855a:	f000 bc88 	b.w	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810855e:	2300      	movs	r3, #0
 8108560:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108562:	f000 bc84 	b.w	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8108566:	4b2b      	ldr	r3, [pc, #172]	@ (8108614 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8108568:	681b      	ldr	r3, [r3, #0]
 810856a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810856e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8108572:	d108      	bne.n	8108586 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108574:	f107 030c 	add.w	r3, r7, #12
 8108578:	4618      	mov	r0, r3
 810857a:	f000 fdeb 	bl	8109154 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 810857e:	68fb      	ldr	r3, [r7, #12]
 8108580:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108582:	f000 bc74 	b.w	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108586:	2300      	movs	r3, #0
 8108588:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810858a:	f000 bc70 	b.w	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 810858e:	4b21      	ldr	r3, [pc, #132]	@ (8108614 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8108590:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8108592:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8108596:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8108598:	4b1e      	ldr	r3, [pc, #120]	@ (8108614 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810859a:	681b      	ldr	r3, [r3, #0]
 810859c:	f003 0304 	and.w	r3, r3, #4
 81085a0:	2b04      	cmp	r3, #4
 81085a2:	d10c      	bne.n	81085be <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 81085a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81085a6:	2b00      	cmp	r3, #0
 81085a8:	d109      	bne.n	81085be <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81085aa:	4b1a      	ldr	r3, [pc, #104]	@ (8108614 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81085ac:	681b      	ldr	r3, [r3, #0]
 81085ae:	08db      	lsrs	r3, r3, #3
 81085b0:	f003 0303 	and.w	r3, r3, #3
 81085b4:	4a18      	ldr	r2, [pc, #96]	@ (8108618 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 81085b6:	fa22 f303 	lsr.w	r3, r2, r3
 81085ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81085bc:	e01f      	b.n	81085fe <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81085be:	4b15      	ldr	r3, [pc, #84]	@ (8108614 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81085c0:	681b      	ldr	r3, [r3, #0]
 81085c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81085c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81085ca:	d106      	bne.n	81085da <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 81085cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81085ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81085d2:	d102      	bne.n	81085da <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 81085d4:	4b11      	ldr	r3, [pc, #68]	@ (810861c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 81085d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81085d8:	e011      	b.n	81085fe <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81085da:	4b0e      	ldr	r3, [pc, #56]	@ (8108614 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81085dc:	681b      	ldr	r3, [r3, #0]
 81085de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 81085e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81085e6:	d106      	bne.n	81085f6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 81085e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81085ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81085ee:	d102      	bne.n	81085f6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 81085f0:	4b0b      	ldr	r3, [pc, #44]	@ (8108620 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 81085f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81085f4:	e003      	b.n	81085fe <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 81085f6:	2300      	movs	r3, #0
 81085f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 81085fa:	f000 bc38 	b.w	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81085fe:	f000 bc36 	b.w	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8108602:	4b08      	ldr	r3, [pc, #32]	@ (8108624 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8108604:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108606:	f000 bc32 	b.w	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 810860a:	2300      	movs	r3, #0
 810860c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810860e:	f000 bc2e 	b.w	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8108612:	bf00      	nop
 8108614:	58024400 	.word	0x58024400
 8108618:	03d09000 	.word	0x03d09000
 810861c:	003d0900 	.word	0x003d0900
 8108620:	007a1200 	.word	0x007a1200
 8108624:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8108628:	e9d7 2300 	ldrd	r2, r3, [r7]
 810862c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8108630:	430b      	orrs	r3, r1
 8108632:	f040 809c 	bne.w	810876e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8108636:	4b9e      	ldr	r3, [pc, #632]	@ (81088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8108638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810863a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 810863e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8108640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8108642:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8108646:	d054      	beq.n	81086f2 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8108648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810864a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 810864e:	f200 808b 	bhi.w	8108768 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8108652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8108654:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8108658:	f000 8083 	beq.w	8108762 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 810865c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810865e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8108662:	f200 8081 	bhi.w	8108768 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8108666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8108668:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 810866c:	d02f      	beq.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 810866e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8108670:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8108674:	d878      	bhi.n	8108768 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8108676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8108678:	2b00      	cmp	r3, #0
 810867a:	d004      	beq.n	8108686 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 810867c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810867e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8108682:	d012      	beq.n	81086aa <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8108684:	e070      	b.n	8108768 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8108686:	4b8a      	ldr	r3, [pc, #552]	@ (81088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8108688:	681b      	ldr	r3, [r3, #0]
 810868a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 810868e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8108692:	d107      	bne.n	81086a4 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8108694:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8108698:	4618      	mov	r0, r3
 810869a:	f000 feaf 	bl	81093fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 810869e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81086a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81086a2:	e3e4      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81086a4:	2300      	movs	r3, #0
 81086a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81086a8:	e3e1      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81086aa:	4b81      	ldr	r3, [pc, #516]	@ (81088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81086ac:	681b      	ldr	r3, [r3, #0]
 81086ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81086b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 81086b6:	d107      	bne.n	81086c8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81086b8:	f107 0318 	add.w	r3, r7, #24
 81086bc:	4618      	mov	r0, r3
 81086be:	f000 fbf5 	bl	8108eac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81086c2:	69bb      	ldr	r3, [r7, #24]
 81086c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81086c6:	e3d2      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81086c8:	2300      	movs	r3, #0
 81086ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81086cc:	e3cf      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81086ce:	4b78      	ldr	r3, [pc, #480]	@ (81088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81086d0:	681b      	ldr	r3, [r3, #0]
 81086d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81086d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81086da:	d107      	bne.n	81086ec <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81086dc:	f107 030c 	add.w	r3, r7, #12
 81086e0:	4618      	mov	r0, r3
 81086e2:	f000 fd37 	bl	8109154 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81086e6:	68fb      	ldr	r3, [r7, #12]
 81086e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81086ea:	e3c0      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81086ec:	2300      	movs	r3, #0
 81086ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81086f0:	e3bd      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 81086f2:	4b6f      	ldr	r3, [pc, #444]	@ (81088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81086f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81086f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 81086fa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81086fc:	4b6c      	ldr	r3, [pc, #432]	@ (81088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81086fe:	681b      	ldr	r3, [r3, #0]
 8108700:	f003 0304 	and.w	r3, r3, #4
 8108704:	2b04      	cmp	r3, #4
 8108706:	d10c      	bne.n	8108722 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8108708:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810870a:	2b00      	cmp	r3, #0
 810870c:	d109      	bne.n	8108722 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810870e:	4b68      	ldr	r3, [pc, #416]	@ (81088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8108710:	681b      	ldr	r3, [r3, #0]
 8108712:	08db      	lsrs	r3, r3, #3
 8108714:	f003 0303 	and.w	r3, r3, #3
 8108718:	4a66      	ldr	r2, [pc, #408]	@ (81088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 810871a:	fa22 f303 	lsr.w	r3, r2, r3
 810871e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8108720:	e01e      	b.n	8108760 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8108722:	4b63      	ldr	r3, [pc, #396]	@ (81088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8108724:	681b      	ldr	r3, [r3, #0]
 8108726:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 810872a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810872e:	d106      	bne.n	810873e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8108730:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8108732:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8108736:	d102      	bne.n	810873e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8108738:	4b5f      	ldr	r3, [pc, #380]	@ (81088b8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 810873a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810873c:	e010      	b.n	8108760 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 810873e:	4b5c      	ldr	r3, [pc, #368]	@ (81088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8108740:	681b      	ldr	r3, [r3, #0]
 8108742:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8108746:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810874a:	d106      	bne.n	810875a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 810874c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810874e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8108752:	d102      	bne.n	810875a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8108754:	4b59      	ldr	r3, [pc, #356]	@ (81088bc <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8108756:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8108758:	e002      	b.n	8108760 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 810875a:	2300      	movs	r3, #0
 810875c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 810875e:	e386      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8108760:	e385      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8108762:	4b57      	ldr	r3, [pc, #348]	@ (81088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8108764:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108766:	e382      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8108768:	2300      	movs	r3, #0
 810876a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810876c:	e37f      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 810876e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8108772:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8108776:	430b      	orrs	r3, r1
 8108778:	f040 80a7 	bne.w	81088ca <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 810877c:	4b4c      	ldr	r3, [pc, #304]	@ (81088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810877e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8108780:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8108784:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8108786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8108788:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 810878c:	d055      	beq.n	810883a <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 810878e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8108790:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8108794:	f200 8096 	bhi.w	81088c4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8108798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810879a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 810879e:	f000 8084 	beq.w	81088aa <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 81087a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81087a4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 81087a8:	f200 808c 	bhi.w	81088c4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 81087ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81087ae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81087b2:	d030      	beq.n	8108816 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 81087b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81087b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81087ba:	f200 8083 	bhi.w	81088c4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 81087be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81087c0:	2b00      	cmp	r3, #0
 81087c2:	d004      	beq.n	81087ce <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 81087c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81087c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 81087ca:	d012      	beq.n	81087f2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 81087cc:	e07a      	b.n	81088c4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81087ce:	4b38      	ldr	r3, [pc, #224]	@ (81088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81087d0:	681b      	ldr	r3, [r3, #0]
 81087d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 81087d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81087da:	d107      	bne.n	81087ec <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81087dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81087e0:	4618      	mov	r0, r3
 81087e2:	f000 fe0b 	bl	81093fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81087e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81087e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81087ea:	e340      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81087ec:	2300      	movs	r3, #0
 81087ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81087f0:	e33d      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81087f2:	4b2f      	ldr	r3, [pc, #188]	@ (81088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81087f4:	681b      	ldr	r3, [r3, #0]
 81087f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81087fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 81087fe:	d107      	bne.n	8108810 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108800:	f107 0318 	add.w	r3, r7, #24
 8108804:	4618      	mov	r0, r3
 8108806:	f000 fb51 	bl	8108eac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810880a:	69bb      	ldr	r3, [r7, #24]
 810880c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810880e:	e32e      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108810:	2300      	movs	r3, #0
 8108812:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108814:	e32b      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8108816:	4b26      	ldr	r3, [pc, #152]	@ (81088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8108818:	681b      	ldr	r3, [r3, #0]
 810881a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810881e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8108822:	d107      	bne.n	8108834 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108824:	f107 030c 	add.w	r3, r7, #12
 8108828:	4618      	mov	r0, r3
 810882a:	f000 fc93 	bl	8109154 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 810882e:	68fb      	ldr	r3, [r7, #12]
 8108830:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108832:	e31c      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108834:	2300      	movs	r3, #0
 8108836:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108838:	e319      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 810883a:	4b1d      	ldr	r3, [pc, #116]	@ (81088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810883c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810883e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8108842:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8108844:	4b1a      	ldr	r3, [pc, #104]	@ (81088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8108846:	681b      	ldr	r3, [r3, #0]
 8108848:	f003 0304 	and.w	r3, r3, #4
 810884c:	2b04      	cmp	r3, #4
 810884e:	d10c      	bne.n	810886a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8108850:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8108852:	2b00      	cmp	r3, #0
 8108854:	d109      	bne.n	810886a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8108856:	4b16      	ldr	r3, [pc, #88]	@ (81088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8108858:	681b      	ldr	r3, [r3, #0]
 810885a:	08db      	lsrs	r3, r3, #3
 810885c:	f003 0303 	and.w	r3, r3, #3
 8108860:	4a14      	ldr	r2, [pc, #80]	@ (81088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8108862:	fa22 f303 	lsr.w	r3, r2, r3
 8108866:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8108868:	e01e      	b.n	81088a8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 810886a:	4b11      	ldr	r3, [pc, #68]	@ (81088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810886c:	681b      	ldr	r3, [r3, #0]
 810886e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8108872:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8108876:	d106      	bne.n	8108886 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8108878:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810887a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810887e:	d102      	bne.n	8108886 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8108880:	4b0d      	ldr	r3, [pc, #52]	@ (81088b8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8108882:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8108884:	e010      	b.n	81088a8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8108886:	4b0a      	ldr	r3, [pc, #40]	@ (81088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8108888:	681b      	ldr	r3, [r3, #0]
 810888a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 810888e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8108892:	d106      	bne.n	81088a2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8108894:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8108896:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810889a:	d102      	bne.n	81088a2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 810889c:	4b07      	ldr	r3, [pc, #28]	@ (81088bc <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 810889e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81088a0:	e002      	b.n	81088a8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 81088a2:	2300      	movs	r3, #0
 81088a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 81088a6:	e2e2      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81088a8:	e2e1      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 81088aa:	4b05      	ldr	r3, [pc, #20]	@ (81088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 81088ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81088ae:	e2de      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81088b0:	58024400 	.word	0x58024400
 81088b4:	03d09000 	.word	0x03d09000
 81088b8:	003d0900 	.word	0x003d0900
 81088bc:	007a1200 	.word	0x007a1200
 81088c0:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 81088c4:	2300      	movs	r3, #0
 81088c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81088c8:	e2d1      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 81088ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 81088ce:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 81088d2:	430b      	orrs	r3, r1
 81088d4:	f040 809c 	bne.w	8108a10 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 81088d8:	4b93      	ldr	r3, [pc, #588]	@ (8108b28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81088da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81088dc:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 81088e0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 81088e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81088e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81088e8:	d054      	beq.n	8108994 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 81088ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81088ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81088f0:	f200 808b 	bhi.w	8108a0a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 81088f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81088f6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 81088fa:	f000 8083 	beq.w	8108a04 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 81088fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108900:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8108904:	f200 8081 	bhi.w	8108a0a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8108908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810890a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 810890e:	d02f      	beq.n	8108970 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8108910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108912:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8108916:	d878      	bhi.n	8108a0a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8108918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810891a:	2b00      	cmp	r3, #0
 810891c:	d004      	beq.n	8108928 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 810891e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108920:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8108924:	d012      	beq.n	810894c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8108926:	e070      	b.n	8108a0a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8108928:	4b7f      	ldr	r3, [pc, #508]	@ (8108b28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810892a:	681b      	ldr	r3, [r3, #0]
 810892c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8108930:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8108934:	d107      	bne.n	8108946 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8108936:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 810893a:	4618      	mov	r0, r3
 810893c:	f000 fd5e 	bl	81093fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8108940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8108942:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108944:	e293      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108946:	2300      	movs	r3, #0
 8108948:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810894a:	e290      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810894c:	4b76      	ldr	r3, [pc, #472]	@ (8108b28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810894e:	681b      	ldr	r3, [r3, #0]
 8108950:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8108954:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8108958:	d107      	bne.n	810896a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810895a:	f107 0318 	add.w	r3, r7, #24
 810895e:	4618      	mov	r0, r3
 8108960:	f000 faa4 	bl	8108eac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8108964:	69bb      	ldr	r3, [r7, #24]
 8108966:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108968:	e281      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810896a:	2300      	movs	r3, #0
 810896c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810896e:	e27e      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8108970:	4b6d      	ldr	r3, [pc, #436]	@ (8108b28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8108972:	681b      	ldr	r3, [r3, #0]
 8108974:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8108978:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810897c:	d107      	bne.n	810898e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810897e:	f107 030c 	add.w	r3, r7, #12
 8108982:	4618      	mov	r0, r3
 8108984:	f000 fbe6 	bl	8109154 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8108988:	68fb      	ldr	r3, [r7, #12]
 810898a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810898c:	e26f      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810898e:	2300      	movs	r3, #0
 8108990:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108992:	e26c      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8108994:	4b64      	ldr	r3, [pc, #400]	@ (8108b28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8108996:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8108998:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 810899c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810899e:	4b62      	ldr	r3, [pc, #392]	@ (8108b28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81089a0:	681b      	ldr	r3, [r3, #0]
 81089a2:	f003 0304 	and.w	r3, r3, #4
 81089a6:	2b04      	cmp	r3, #4
 81089a8:	d10c      	bne.n	81089c4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 81089aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81089ac:	2b00      	cmp	r3, #0
 81089ae:	d109      	bne.n	81089c4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81089b0:	4b5d      	ldr	r3, [pc, #372]	@ (8108b28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81089b2:	681b      	ldr	r3, [r3, #0]
 81089b4:	08db      	lsrs	r3, r3, #3
 81089b6:	f003 0303 	and.w	r3, r3, #3
 81089ba:	4a5c      	ldr	r2, [pc, #368]	@ (8108b2c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 81089bc:	fa22 f303 	lsr.w	r3, r2, r3
 81089c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81089c2:	e01e      	b.n	8108a02 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81089c4:	4b58      	ldr	r3, [pc, #352]	@ (8108b28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81089c6:	681b      	ldr	r3, [r3, #0]
 81089c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81089cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81089d0:	d106      	bne.n	81089e0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 81089d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81089d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81089d8:	d102      	bne.n	81089e0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 81089da:	4b55      	ldr	r3, [pc, #340]	@ (8108b30 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 81089dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81089de:	e010      	b.n	8108a02 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81089e0:	4b51      	ldr	r3, [pc, #324]	@ (8108b28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81089e2:	681b      	ldr	r3, [r3, #0]
 81089e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 81089e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81089ec:	d106      	bne.n	81089fc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 81089ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81089f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81089f4:	d102      	bne.n	81089fc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 81089f6:	4b4f      	ldr	r3, [pc, #316]	@ (8108b34 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 81089f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81089fa:	e002      	b.n	8108a02 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 81089fc:	2300      	movs	r3, #0
 81089fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8108a00:	e235      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8108a02:	e234      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8108a04:	4b4c      	ldr	r3, [pc, #304]	@ (8108b38 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8108a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108a08:	e231      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8108a0a:	2300      	movs	r3, #0
 8108a0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108a0e:	e22e      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8108a10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8108a14:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8108a18:	430b      	orrs	r3, r1
 8108a1a:	f040 808f 	bne.w	8108b3c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8108a1e:	4b42      	ldr	r3, [pc, #264]	@ (8108b28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8108a20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8108a22:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8108a26:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8108a28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108a2a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8108a2e:	d06b      	beq.n	8108b08 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8108a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108a32:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8108a36:	d874      	bhi.n	8108b22 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8108a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108a3a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8108a3e:	d056      	beq.n	8108aee <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8108a40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108a42:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8108a46:	d86c      	bhi.n	8108b22 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8108a48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108a4a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8108a4e:	d03b      	beq.n	8108ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8108a50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108a52:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8108a56:	d864      	bhi.n	8108b22 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8108a58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108a5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8108a5e:	d021      	beq.n	8108aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8108a60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108a62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8108a66:	d85c      	bhi.n	8108b22 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8108a68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108a6a:	2b00      	cmp	r3, #0
 8108a6c:	d004      	beq.n	8108a78 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8108a6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108a70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8108a74:	d004      	beq.n	8108a80 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8108a76:	e054      	b.n	8108b22 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8108a78:	f7fe fa4c 	bl	8106f14 <HAL_RCC_GetPCLK1Freq>
 8108a7c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8108a7e:	e1f6      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8108a80:	4b29      	ldr	r3, [pc, #164]	@ (8108b28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8108a82:	681b      	ldr	r3, [r3, #0]
 8108a84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8108a88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8108a8c:	d107      	bne.n	8108a9e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108a8e:	f107 0318 	add.w	r3, r7, #24
 8108a92:	4618      	mov	r0, r3
 8108a94:	f000 fa0a 	bl	8108eac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8108a98:	69fb      	ldr	r3, [r7, #28]
 8108a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108a9c:	e1e7      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108a9e:	2300      	movs	r3, #0
 8108aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108aa2:	e1e4      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8108aa4:	4b20      	ldr	r3, [pc, #128]	@ (8108b28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8108aa6:	681b      	ldr	r3, [r3, #0]
 8108aa8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8108aac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8108ab0:	d107      	bne.n	8108ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108ab2:	f107 030c 	add.w	r3, r7, #12
 8108ab6:	4618      	mov	r0, r3
 8108ab8:	f000 fb4c 	bl	8109154 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8108abc:	693b      	ldr	r3, [r7, #16]
 8108abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108ac0:	e1d5      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108ac2:	2300      	movs	r3, #0
 8108ac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108ac6:	e1d2      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8108ac8:	4b17      	ldr	r3, [pc, #92]	@ (8108b28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8108aca:	681b      	ldr	r3, [r3, #0]
 8108acc:	f003 0304 	and.w	r3, r3, #4
 8108ad0:	2b04      	cmp	r3, #4
 8108ad2:	d109      	bne.n	8108ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8108ad4:	4b14      	ldr	r3, [pc, #80]	@ (8108b28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8108ad6:	681b      	ldr	r3, [r3, #0]
 8108ad8:	08db      	lsrs	r3, r3, #3
 8108ada:	f003 0303 	and.w	r3, r3, #3
 8108ade:	4a13      	ldr	r2, [pc, #76]	@ (8108b2c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8108ae0:	fa22 f303 	lsr.w	r3, r2, r3
 8108ae4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108ae6:	e1c2      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108ae8:	2300      	movs	r3, #0
 8108aea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108aec:	e1bf      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8108aee:	4b0e      	ldr	r3, [pc, #56]	@ (8108b28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8108af0:	681b      	ldr	r3, [r3, #0]
 8108af2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8108af6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8108afa:	d102      	bne.n	8108b02 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8108afc:	4b0c      	ldr	r3, [pc, #48]	@ (8108b30 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8108afe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108b00:	e1b5      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108b02:	2300      	movs	r3, #0
 8108b04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108b06:	e1b2      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8108b08:	4b07      	ldr	r3, [pc, #28]	@ (8108b28 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8108b0a:	681b      	ldr	r3, [r3, #0]
 8108b0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8108b10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8108b14:	d102      	bne.n	8108b1c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8108b16:	4b07      	ldr	r3, [pc, #28]	@ (8108b34 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8108b18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108b1a:	e1a8      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108b1c:	2300      	movs	r3, #0
 8108b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108b20:	e1a5      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8108b22:	2300      	movs	r3, #0
 8108b24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108b26:	e1a2      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8108b28:	58024400 	.word	0x58024400
 8108b2c:	03d09000 	.word	0x03d09000
 8108b30:	003d0900 	.word	0x003d0900
 8108b34:	007a1200 	.word	0x007a1200
 8108b38:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8108b3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8108b40:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8108b44:	430b      	orrs	r3, r1
 8108b46:	d173      	bne.n	8108c30 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8108b48:	4b9c      	ldr	r3, [pc, #624]	@ (8108dbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8108b4c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8108b50:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8108b52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108b54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8108b58:	d02f      	beq.n	8108bba <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8108b5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108b5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8108b60:	d863      	bhi.n	8108c2a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8108b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108b64:	2b00      	cmp	r3, #0
 8108b66:	d004      	beq.n	8108b72 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8108b68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108b6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8108b6e:	d012      	beq.n	8108b96 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8108b70:	e05b      	b.n	8108c2a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8108b72:	4b92      	ldr	r3, [pc, #584]	@ (8108dbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108b74:	681b      	ldr	r3, [r3, #0]
 8108b76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8108b7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8108b7e:	d107      	bne.n	8108b90 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108b80:	f107 0318 	add.w	r3, r7, #24
 8108b84:	4618      	mov	r0, r3
 8108b86:	f000 f991 	bl	8108eac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8108b8a:	69bb      	ldr	r3, [r7, #24]
 8108b8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108b8e:	e16e      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108b90:	2300      	movs	r3, #0
 8108b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108b94:	e16b      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8108b96:	4b89      	ldr	r3, [pc, #548]	@ (8108dbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108b98:	681b      	ldr	r3, [r3, #0]
 8108b9a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8108b9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8108ba2:	d107      	bne.n	8108bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108ba4:	f107 030c 	add.w	r3, r7, #12
 8108ba8:	4618      	mov	r0, r3
 8108baa:	f000 fad3 	bl	8109154 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8108bae:	697b      	ldr	r3, [r7, #20]
 8108bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108bb2:	e15c      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108bb4:	2300      	movs	r3, #0
 8108bb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108bb8:	e159      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8108bba:	4b80      	ldr	r3, [pc, #512]	@ (8108dbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8108bbe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8108bc2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8108bc4:	4b7d      	ldr	r3, [pc, #500]	@ (8108dbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108bc6:	681b      	ldr	r3, [r3, #0]
 8108bc8:	f003 0304 	and.w	r3, r3, #4
 8108bcc:	2b04      	cmp	r3, #4
 8108bce:	d10c      	bne.n	8108bea <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8108bd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8108bd2:	2b00      	cmp	r3, #0
 8108bd4:	d109      	bne.n	8108bea <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8108bd6:	4b79      	ldr	r3, [pc, #484]	@ (8108dbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108bd8:	681b      	ldr	r3, [r3, #0]
 8108bda:	08db      	lsrs	r3, r3, #3
 8108bdc:	f003 0303 	and.w	r3, r3, #3
 8108be0:	4a77      	ldr	r2, [pc, #476]	@ (8108dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8108be2:	fa22 f303 	lsr.w	r3, r2, r3
 8108be6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8108be8:	e01e      	b.n	8108c28 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8108bea:	4b74      	ldr	r3, [pc, #464]	@ (8108dbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108bec:	681b      	ldr	r3, [r3, #0]
 8108bee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8108bf2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8108bf6:	d106      	bne.n	8108c06 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8108bf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8108bfa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8108bfe:	d102      	bne.n	8108c06 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8108c00:	4b70      	ldr	r3, [pc, #448]	@ (8108dc4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8108c02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8108c04:	e010      	b.n	8108c28 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8108c06:	4b6d      	ldr	r3, [pc, #436]	@ (8108dbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108c08:	681b      	ldr	r3, [r3, #0]
 8108c0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8108c0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8108c12:	d106      	bne.n	8108c22 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8108c14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8108c16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8108c1a:	d102      	bne.n	8108c22 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8108c1c:	4b6a      	ldr	r3, [pc, #424]	@ (8108dc8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8108c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8108c20:	e002      	b.n	8108c28 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8108c22:	2300      	movs	r3, #0
 8108c24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8108c26:	e122      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8108c28:	e121      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8108c2a:	2300      	movs	r3, #0
 8108c2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108c2e:	e11e      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8108c30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8108c34:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8108c38:	430b      	orrs	r3, r1
 8108c3a:	d133      	bne.n	8108ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8108c3c:	4b5f      	ldr	r3, [pc, #380]	@ (8108dbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108c3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8108c40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8108c44:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8108c46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108c48:	2b00      	cmp	r3, #0
 8108c4a:	d004      	beq.n	8108c56 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8108c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108c4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8108c52:	d012      	beq.n	8108c7a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8108c54:	e023      	b.n	8108c9e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8108c56:	4b59      	ldr	r3, [pc, #356]	@ (8108dbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108c58:	681b      	ldr	r3, [r3, #0]
 8108c5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8108c5e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8108c62:	d107      	bne.n	8108c74 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8108c64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8108c68:	4618      	mov	r0, r3
 8108c6a:	f000 fbc7 	bl	81093fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8108c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8108c70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108c72:	e0fc      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108c74:	2300      	movs	r3, #0
 8108c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108c78:	e0f9      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8108c7a:	4b50      	ldr	r3, [pc, #320]	@ (8108dbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108c7c:	681b      	ldr	r3, [r3, #0]
 8108c7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8108c82:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8108c86:	d107      	bne.n	8108c98 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108c88:	f107 0318 	add.w	r3, r7, #24
 8108c8c:	4618      	mov	r0, r3
 8108c8e:	f000 f90d 	bl	8108eac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8108c92:	6a3b      	ldr	r3, [r7, #32]
 8108c94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108c96:	e0ea      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108c98:	2300      	movs	r3, #0
 8108c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108c9c:	e0e7      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8108c9e:	2300      	movs	r3, #0
 8108ca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108ca2:	e0e4      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8108ca4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8108ca8:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8108cac:	430b      	orrs	r3, r1
 8108cae:	f040 808d 	bne.w	8108dcc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8108cb2:	4b42      	ldr	r3, [pc, #264]	@ (8108dbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8108cb6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8108cba:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8108cbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108cbe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8108cc2:	d06b      	beq.n	8108d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8108cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108cc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8108cca:	d874      	bhi.n	8108db6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8108ccc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108cce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8108cd2:	d056      	beq.n	8108d82 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8108cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108cd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8108cda:	d86c      	bhi.n	8108db6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8108cdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108cde:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8108ce2:	d03b      	beq.n	8108d5c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8108ce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108ce6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8108cea:	d864      	bhi.n	8108db6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8108cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108cee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8108cf2:	d021      	beq.n	8108d38 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8108cf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108cf6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8108cfa:	d85c      	bhi.n	8108db6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8108cfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108cfe:	2b00      	cmp	r3, #0
 8108d00:	d004      	beq.n	8108d0c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8108d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108d04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8108d08:	d004      	beq.n	8108d14 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8108d0a:	e054      	b.n	8108db6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8108d0c:	f000 f8b8 	bl	8108e80 <HAL_RCCEx_GetD3PCLK1Freq>
 8108d10:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8108d12:	e0ac      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8108d14:	4b29      	ldr	r3, [pc, #164]	@ (8108dbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108d16:	681b      	ldr	r3, [r3, #0]
 8108d18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8108d1c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8108d20:	d107      	bne.n	8108d32 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108d22:	f107 0318 	add.w	r3, r7, #24
 8108d26:	4618      	mov	r0, r3
 8108d28:	f000 f8c0 	bl	8108eac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8108d2c:	69fb      	ldr	r3, [r7, #28]
 8108d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108d30:	e09d      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108d32:	2300      	movs	r3, #0
 8108d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108d36:	e09a      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8108d38:	4b20      	ldr	r3, [pc, #128]	@ (8108dbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108d3a:	681b      	ldr	r3, [r3, #0]
 8108d3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8108d40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8108d44:	d107      	bne.n	8108d56 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108d46:	f107 030c 	add.w	r3, r7, #12
 8108d4a:	4618      	mov	r0, r3
 8108d4c:	f000 fa02 	bl	8109154 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8108d50:	693b      	ldr	r3, [r7, #16]
 8108d52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108d54:	e08b      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108d56:	2300      	movs	r3, #0
 8108d58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108d5a:	e088      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8108d5c:	4b17      	ldr	r3, [pc, #92]	@ (8108dbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108d5e:	681b      	ldr	r3, [r3, #0]
 8108d60:	f003 0304 	and.w	r3, r3, #4
 8108d64:	2b04      	cmp	r3, #4
 8108d66:	d109      	bne.n	8108d7c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8108d68:	4b14      	ldr	r3, [pc, #80]	@ (8108dbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108d6a:	681b      	ldr	r3, [r3, #0]
 8108d6c:	08db      	lsrs	r3, r3, #3
 8108d6e:	f003 0303 	and.w	r3, r3, #3
 8108d72:	4a13      	ldr	r2, [pc, #76]	@ (8108dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8108d74:	fa22 f303 	lsr.w	r3, r2, r3
 8108d78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108d7a:	e078      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108d7c:	2300      	movs	r3, #0
 8108d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108d80:	e075      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8108d82:	4b0e      	ldr	r3, [pc, #56]	@ (8108dbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108d84:	681b      	ldr	r3, [r3, #0]
 8108d86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8108d8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8108d8e:	d102      	bne.n	8108d96 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8108d90:	4b0c      	ldr	r3, [pc, #48]	@ (8108dc4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8108d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108d94:	e06b      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108d96:	2300      	movs	r3, #0
 8108d98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108d9a:	e068      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8108d9c:	4b07      	ldr	r3, [pc, #28]	@ (8108dbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108d9e:	681b      	ldr	r3, [r3, #0]
 8108da0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8108da4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8108da8:	d102      	bne.n	8108db0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8108daa:	4b07      	ldr	r3, [pc, #28]	@ (8108dc8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8108dac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108dae:	e05e      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108db0:	2300      	movs	r3, #0
 8108db2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108db4:	e05b      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8108db6:	2300      	movs	r3, #0
 8108db8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108dba:	e058      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8108dbc:	58024400 	.word	0x58024400
 8108dc0:	03d09000 	.word	0x03d09000
 8108dc4:	003d0900 	.word	0x003d0900
 8108dc8:	007a1200 	.word	0x007a1200
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8108dcc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8108dd0:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8108dd4:	430b      	orrs	r3, r1
 8108dd6:	d148      	bne.n	8108e6a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8108dd8:	4b27      	ldr	r3, [pc, #156]	@ (8108e78 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8108dda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8108ddc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8108de0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8108de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108de4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8108de8:	d02a      	beq.n	8108e40 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8108dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108dec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8108df0:	d838      	bhi.n	8108e64 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8108df2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108df4:	2b00      	cmp	r3, #0
 8108df6:	d004      	beq.n	8108e02 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8108df8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108dfa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8108dfe:	d00d      	beq.n	8108e1c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8108e00:	e030      	b.n	8108e64 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8108e02:	4b1d      	ldr	r3, [pc, #116]	@ (8108e78 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8108e04:	681b      	ldr	r3, [r3, #0]
 8108e06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8108e0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8108e0e:	d102      	bne.n	8108e16 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8108e10:	4b1a      	ldr	r3, [pc, #104]	@ (8108e7c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8108e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108e14:	e02b      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108e16:	2300      	movs	r3, #0
 8108e18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108e1a:	e028      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8108e1c:	4b16      	ldr	r3, [pc, #88]	@ (8108e78 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8108e1e:	681b      	ldr	r3, [r3, #0]
 8108e20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8108e24:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8108e28:	d107      	bne.n	8108e3a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8108e2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8108e2e:	4618      	mov	r0, r3
 8108e30:	f000 fae4 	bl	81093fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8108e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8108e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108e38:	e019      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108e3a:	2300      	movs	r3, #0
 8108e3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108e3e:	e016      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8108e40:	4b0d      	ldr	r3, [pc, #52]	@ (8108e78 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8108e42:	681b      	ldr	r3, [r3, #0]
 8108e44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8108e48:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8108e4c:	d107      	bne.n	8108e5e <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108e4e:	f107 0318 	add.w	r3, r7, #24
 8108e52:	4618      	mov	r0, r3
 8108e54:	f000 f82a 	bl	8108eac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8108e58:	69fb      	ldr	r3, [r7, #28]
 8108e5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108e5c:	e007      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108e5e:	2300      	movs	r3, #0
 8108e60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108e62:	e004      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8108e64:	2300      	movs	r3, #0
 8108e66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108e68:	e001      	b.n	8108e6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8108e6a:	2300      	movs	r3, #0
 8108e6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8108e6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8108e70:	4618      	mov	r0, r3
 8108e72:	3740      	adds	r7, #64	@ 0x40
 8108e74:	46bd      	mov	sp, r7
 8108e76:	bd80      	pop	{r7, pc}
 8108e78:	58024400 	.word	0x58024400
 8108e7c:	007a1200 	.word	0x007a1200

08108e80 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8108e80:	b580      	push	{r7, lr}
 8108e82:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8108e84:	f7fe f814 	bl	8106eb0 <HAL_RCC_GetHCLKFreq>
 8108e88:	4602      	mov	r2, r0
 8108e8a:	4b06      	ldr	r3, [pc, #24]	@ (8108ea4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8108e8c:	6a1b      	ldr	r3, [r3, #32]
 8108e8e:	091b      	lsrs	r3, r3, #4
 8108e90:	f003 0307 	and.w	r3, r3, #7
 8108e94:	4904      	ldr	r1, [pc, #16]	@ (8108ea8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8108e96:	5ccb      	ldrb	r3, [r1, r3]
 8108e98:	f003 031f 	and.w	r3, r3, #31
 8108e9c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8108ea0:	4618      	mov	r0, r3
 8108ea2:	bd80      	pop	{r7, pc}
 8108ea4:	58024400 	.word	0x58024400
 8108ea8:	081113e8 	.word	0x081113e8

08108eac <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8108eac:	b480      	push	{r7}
 8108eae:	b089      	sub	sp, #36	@ 0x24
 8108eb0:	af00      	add	r7, sp, #0
 8108eb2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8108eb4:	4ba1      	ldr	r3, [pc, #644]	@ (810913c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8108eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8108eb8:	f003 0303 	and.w	r3, r3, #3
 8108ebc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8108ebe:	4b9f      	ldr	r3, [pc, #636]	@ (810913c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8108ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8108ec2:	0b1b      	lsrs	r3, r3, #12
 8108ec4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8108ec8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8108eca:	4b9c      	ldr	r3, [pc, #624]	@ (810913c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8108ecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8108ece:	091b      	lsrs	r3, r3, #4
 8108ed0:	f003 0301 	and.w	r3, r3, #1
 8108ed4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8108ed6:	4b99      	ldr	r3, [pc, #612]	@ (810913c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8108ed8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8108eda:	08db      	lsrs	r3, r3, #3
 8108edc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8108ee0:	693a      	ldr	r2, [r7, #16]
 8108ee2:	fb02 f303 	mul.w	r3, r2, r3
 8108ee6:	ee07 3a90 	vmov	s15, r3
 8108eea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108eee:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8108ef2:	697b      	ldr	r3, [r7, #20]
 8108ef4:	2b00      	cmp	r3, #0
 8108ef6:	f000 8111 	beq.w	810911c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8108efa:	69bb      	ldr	r3, [r7, #24]
 8108efc:	2b02      	cmp	r3, #2
 8108efe:	f000 8083 	beq.w	8109008 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8108f02:	69bb      	ldr	r3, [r7, #24]
 8108f04:	2b02      	cmp	r3, #2
 8108f06:	f200 80a1 	bhi.w	810904c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8108f0a:	69bb      	ldr	r3, [r7, #24]
 8108f0c:	2b00      	cmp	r3, #0
 8108f0e:	d003      	beq.n	8108f18 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8108f10:	69bb      	ldr	r3, [r7, #24]
 8108f12:	2b01      	cmp	r3, #1
 8108f14:	d056      	beq.n	8108fc4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8108f16:	e099      	b.n	810904c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108f18:	4b88      	ldr	r3, [pc, #544]	@ (810913c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8108f1a:	681b      	ldr	r3, [r3, #0]
 8108f1c:	f003 0320 	and.w	r3, r3, #32
 8108f20:	2b00      	cmp	r3, #0
 8108f22:	d02d      	beq.n	8108f80 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8108f24:	4b85      	ldr	r3, [pc, #532]	@ (810913c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8108f26:	681b      	ldr	r3, [r3, #0]
 8108f28:	08db      	lsrs	r3, r3, #3
 8108f2a:	f003 0303 	and.w	r3, r3, #3
 8108f2e:	4a84      	ldr	r2, [pc, #528]	@ (8109140 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8108f30:	fa22 f303 	lsr.w	r3, r2, r3
 8108f34:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8108f36:	68bb      	ldr	r3, [r7, #8]
 8108f38:	ee07 3a90 	vmov	s15, r3
 8108f3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108f40:	697b      	ldr	r3, [r7, #20]
 8108f42:	ee07 3a90 	vmov	s15, r3
 8108f46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108f4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108f4e:	4b7b      	ldr	r3, [pc, #492]	@ (810913c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8108f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8108f52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108f56:	ee07 3a90 	vmov	s15, r3
 8108f5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108f5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8108f62:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8109144 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8108f66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108f6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108f6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8108f72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108f76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108f7a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8108f7e:	e087      	b.n	8109090 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8108f80:	697b      	ldr	r3, [r7, #20]
 8108f82:	ee07 3a90 	vmov	s15, r3
 8108f86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108f8a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8109148 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8108f8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108f92:	4b6a      	ldr	r3, [pc, #424]	@ (810913c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8108f94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8108f96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108f9a:	ee07 3a90 	vmov	s15, r3
 8108f9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108fa2:	ed97 6a03 	vldr	s12, [r7, #12]
 8108fa6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8109144 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8108faa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108fae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108fb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8108fb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108fba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108fbe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8108fc2:	e065      	b.n	8109090 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8108fc4:	697b      	ldr	r3, [r7, #20]
 8108fc6:	ee07 3a90 	vmov	s15, r3
 8108fca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108fce:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 810914c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8108fd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108fd6:	4b59      	ldr	r3, [pc, #356]	@ (810913c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8108fd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8108fda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108fde:	ee07 3a90 	vmov	s15, r3
 8108fe2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108fe6:	ed97 6a03 	vldr	s12, [r7, #12]
 8108fea:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8109144 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8108fee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108ff2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108ff6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8108ffa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108ffe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109002:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8109006:	e043      	b.n	8109090 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8109008:	697b      	ldr	r3, [r7, #20]
 810900a:	ee07 3a90 	vmov	s15, r3
 810900e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109012:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8109150 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8109016:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810901a:	4b48      	ldr	r3, [pc, #288]	@ (810913c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810901c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810901e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8109022:	ee07 3a90 	vmov	s15, r3
 8109026:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810902a:	ed97 6a03 	vldr	s12, [r7, #12]
 810902e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8109144 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8109032:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8109036:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810903a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810903e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8109042:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109046:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810904a:	e021      	b.n	8109090 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 810904c:	697b      	ldr	r3, [r7, #20]
 810904e:	ee07 3a90 	vmov	s15, r3
 8109052:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109056:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 810914c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 810905a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810905e:	4b37      	ldr	r3, [pc, #220]	@ (810913c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8109060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8109062:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8109066:	ee07 3a90 	vmov	s15, r3
 810906a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810906e:	ed97 6a03 	vldr	s12, [r7, #12]
 8109072:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8109144 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8109076:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810907a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810907e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8109082:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8109086:	ee67 7a27 	vmul.f32	s15, s14, s15
 810908a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810908e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8109090:	4b2a      	ldr	r3, [pc, #168]	@ (810913c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8109092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8109094:	0a5b      	lsrs	r3, r3, #9
 8109096:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810909a:	ee07 3a90 	vmov	s15, r3
 810909e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81090a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81090a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 81090aa:	edd7 6a07 	vldr	s13, [r7, #28]
 81090ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81090b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81090b6:	ee17 2a90 	vmov	r2, s15
 81090ba:	687b      	ldr	r3, [r7, #4]
 81090bc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 81090be:	4b1f      	ldr	r3, [pc, #124]	@ (810913c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81090c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81090c2:	0c1b      	lsrs	r3, r3, #16
 81090c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81090c8:	ee07 3a90 	vmov	s15, r3
 81090cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81090d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81090d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 81090d8:	edd7 6a07 	vldr	s13, [r7, #28]
 81090dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81090e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81090e4:	ee17 2a90 	vmov	r2, s15
 81090e8:	687b      	ldr	r3, [r7, #4]
 81090ea:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 81090ec:	4b13      	ldr	r3, [pc, #76]	@ (810913c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81090ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81090f0:	0e1b      	lsrs	r3, r3, #24
 81090f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81090f6:	ee07 3a90 	vmov	s15, r3
 81090fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81090fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8109102:	ee37 7a87 	vadd.f32	s14, s15, s14
 8109106:	edd7 6a07 	vldr	s13, [r7, #28]
 810910a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810910e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8109112:	ee17 2a90 	vmov	r2, s15
 8109116:	687b      	ldr	r3, [r7, #4]
 8109118:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 810911a:	e008      	b.n	810912e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 810911c:	687b      	ldr	r3, [r7, #4]
 810911e:	2200      	movs	r2, #0
 8109120:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8109122:	687b      	ldr	r3, [r7, #4]
 8109124:	2200      	movs	r2, #0
 8109126:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8109128:	687b      	ldr	r3, [r7, #4]
 810912a:	2200      	movs	r2, #0
 810912c:	609a      	str	r2, [r3, #8]
}
 810912e:	bf00      	nop
 8109130:	3724      	adds	r7, #36	@ 0x24
 8109132:	46bd      	mov	sp, r7
 8109134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109138:	4770      	bx	lr
 810913a:	bf00      	nop
 810913c:	58024400 	.word	0x58024400
 8109140:	03d09000 	.word	0x03d09000
 8109144:	46000000 	.word	0x46000000
 8109148:	4c742400 	.word	0x4c742400
 810914c:	4a742400 	.word	0x4a742400
 8109150:	4af42400 	.word	0x4af42400

08109154 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8109154:	b480      	push	{r7}
 8109156:	b089      	sub	sp, #36	@ 0x24
 8109158:	af00      	add	r7, sp, #0
 810915a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810915c:	4ba1      	ldr	r3, [pc, #644]	@ (81093e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810915e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8109160:	f003 0303 	and.w	r3, r3, #3
 8109164:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8109166:	4b9f      	ldr	r3, [pc, #636]	@ (81093e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8109168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810916a:	0d1b      	lsrs	r3, r3, #20
 810916c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8109170:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8109172:	4b9c      	ldr	r3, [pc, #624]	@ (81093e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8109174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8109176:	0a1b      	lsrs	r3, r3, #8
 8109178:	f003 0301 	and.w	r3, r3, #1
 810917c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 810917e:	4b99      	ldr	r3, [pc, #612]	@ (81093e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8109180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8109182:	08db      	lsrs	r3, r3, #3
 8109184:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8109188:	693a      	ldr	r2, [r7, #16]
 810918a:	fb02 f303 	mul.w	r3, r2, r3
 810918e:	ee07 3a90 	vmov	s15, r3
 8109192:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109196:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 810919a:	697b      	ldr	r3, [r7, #20]
 810919c:	2b00      	cmp	r3, #0
 810919e:	f000 8111 	beq.w	81093c4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 81091a2:	69bb      	ldr	r3, [r7, #24]
 81091a4:	2b02      	cmp	r3, #2
 81091a6:	f000 8083 	beq.w	81092b0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 81091aa:	69bb      	ldr	r3, [r7, #24]
 81091ac:	2b02      	cmp	r3, #2
 81091ae:	f200 80a1 	bhi.w	81092f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 81091b2:	69bb      	ldr	r3, [r7, #24]
 81091b4:	2b00      	cmp	r3, #0
 81091b6:	d003      	beq.n	81091c0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 81091b8:	69bb      	ldr	r3, [r7, #24]
 81091ba:	2b01      	cmp	r3, #1
 81091bc:	d056      	beq.n	810926c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 81091be:	e099      	b.n	81092f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81091c0:	4b88      	ldr	r3, [pc, #544]	@ (81093e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81091c2:	681b      	ldr	r3, [r3, #0]
 81091c4:	f003 0320 	and.w	r3, r3, #32
 81091c8:	2b00      	cmp	r3, #0
 81091ca:	d02d      	beq.n	8109228 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81091cc:	4b85      	ldr	r3, [pc, #532]	@ (81093e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81091ce:	681b      	ldr	r3, [r3, #0]
 81091d0:	08db      	lsrs	r3, r3, #3
 81091d2:	f003 0303 	and.w	r3, r3, #3
 81091d6:	4a84      	ldr	r2, [pc, #528]	@ (81093e8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 81091d8:	fa22 f303 	lsr.w	r3, r2, r3
 81091dc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81091de:	68bb      	ldr	r3, [r7, #8]
 81091e0:	ee07 3a90 	vmov	s15, r3
 81091e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81091e8:	697b      	ldr	r3, [r7, #20]
 81091ea:	ee07 3a90 	vmov	s15, r3
 81091ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81091f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81091f6:	4b7b      	ldr	r3, [pc, #492]	@ (81093e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81091f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81091fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81091fe:	ee07 3a90 	vmov	s15, r3
 8109202:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8109206:	ed97 6a03 	vldr	s12, [r7, #12]
 810920a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 81093ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810920e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8109212:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8109216:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810921a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810921e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109222:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8109226:	e087      	b.n	8109338 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8109228:	697b      	ldr	r3, [r7, #20]
 810922a:	ee07 3a90 	vmov	s15, r3
 810922e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109232:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 81093f0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8109236:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810923a:	4b6a      	ldr	r3, [pc, #424]	@ (81093e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810923c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810923e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8109242:	ee07 3a90 	vmov	s15, r3
 8109246:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810924a:	ed97 6a03 	vldr	s12, [r7, #12]
 810924e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 81093ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8109252:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8109256:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810925a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810925e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8109262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109266:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810926a:	e065      	b.n	8109338 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 810926c:	697b      	ldr	r3, [r7, #20]
 810926e:	ee07 3a90 	vmov	s15, r3
 8109272:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109276:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 81093f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 810927a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810927e:	4b59      	ldr	r3, [pc, #356]	@ (81093e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8109280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8109282:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8109286:	ee07 3a90 	vmov	s15, r3
 810928a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810928e:	ed97 6a03 	vldr	s12, [r7, #12]
 8109292:	eddf 5a56 	vldr	s11, [pc, #344]	@ 81093ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8109296:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810929a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810929e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81092a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81092a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81092aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81092ae:	e043      	b.n	8109338 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81092b0:	697b      	ldr	r3, [r7, #20]
 81092b2:	ee07 3a90 	vmov	s15, r3
 81092b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81092ba:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 81093f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 81092be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81092c2:	4b48      	ldr	r3, [pc, #288]	@ (81093e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81092c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81092c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81092ca:	ee07 3a90 	vmov	s15, r3
 81092ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81092d2:	ed97 6a03 	vldr	s12, [r7, #12]
 81092d6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 81093ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81092da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81092de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81092e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81092e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81092ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 81092ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81092f2:	e021      	b.n	8109338 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81092f4:	697b      	ldr	r3, [r7, #20]
 81092f6:	ee07 3a90 	vmov	s15, r3
 81092fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81092fe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 81093f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8109302:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8109306:	4b37      	ldr	r3, [pc, #220]	@ (81093e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8109308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810930a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810930e:	ee07 3a90 	vmov	s15, r3
 8109312:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8109316:	ed97 6a03 	vldr	s12, [r7, #12]
 810931a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 81093ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810931e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8109322:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8109326:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810932a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810932e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109332:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8109336:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8109338:	4b2a      	ldr	r3, [pc, #168]	@ (81093e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810933a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810933c:	0a5b      	lsrs	r3, r3, #9
 810933e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8109342:	ee07 3a90 	vmov	s15, r3
 8109346:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810934a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810934e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8109352:	edd7 6a07 	vldr	s13, [r7, #28]
 8109356:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810935a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810935e:	ee17 2a90 	vmov	r2, s15
 8109362:	687b      	ldr	r3, [r7, #4]
 8109364:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8109366:	4b1f      	ldr	r3, [pc, #124]	@ (81093e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8109368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810936a:	0c1b      	lsrs	r3, r3, #16
 810936c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8109370:	ee07 3a90 	vmov	s15, r3
 8109374:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109378:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810937c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8109380:	edd7 6a07 	vldr	s13, [r7, #28]
 8109384:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8109388:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810938c:	ee17 2a90 	vmov	r2, s15
 8109390:	687b      	ldr	r3, [r7, #4]
 8109392:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8109394:	4b13      	ldr	r3, [pc, #76]	@ (81093e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8109396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8109398:	0e1b      	lsrs	r3, r3, #24
 810939a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810939e:	ee07 3a90 	vmov	s15, r3
 81093a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81093a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81093aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 81093ae:	edd7 6a07 	vldr	s13, [r7, #28]
 81093b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81093b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81093ba:	ee17 2a90 	vmov	r2, s15
 81093be:	687b      	ldr	r3, [r7, #4]
 81093c0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 81093c2:	e008      	b.n	81093d6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 81093c4:	687b      	ldr	r3, [r7, #4]
 81093c6:	2200      	movs	r2, #0
 81093c8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 81093ca:	687b      	ldr	r3, [r7, #4]
 81093cc:	2200      	movs	r2, #0
 81093ce:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 81093d0:	687b      	ldr	r3, [r7, #4]
 81093d2:	2200      	movs	r2, #0
 81093d4:	609a      	str	r2, [r3, #8]
}
 81093d6:	bf00      	nop
 81093d8:	3724      	adds	r7, #36	@ 0x24
 81093da:	46bd      	mov	sp, r7
 81093dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81093e0:	4770      	bx	lr
 81093e2:	bf00      	nop
 81093e4:	58024400 	.word	0x58024400
 81093e8:	03d09000 	.word	0x03d09000
 81093ec:	46000000 	.word	0x46000000
 81093f0:	4c742400 	.word	0x4c742400
 81093f4:	4a742400 	.word	0x4a742400
 81093f8:	4af42400 	.word	0x4af42400

081093fc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 81093fc:	b480      	push	{r7}
 81093fe:	b089      	sub	sp, #36	@ 0x24
 8109400:	af00      	add	r7, sp, #0
 8109402:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8109404:	4ba0      	ldr	r3, [pc, #640]	@ (8109688 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8109406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8109408:	f003 0303 	and.w	r3, r3, #3
 810940c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 810940e:	4b9e      	ldr	r3, [pc, #632]	@ (8109688 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8109410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8109412:	091b      	lsrs	r3, r3, #4
 8109414:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8109418:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 810941a:	4b9b      	ldr	r3, [pc, #620]	@ (8109688 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810941c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810941e:	f003 0301 	and.w	r3, r3, #1
 8109422:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8109424:	4b98      	ldr	r3, [pc, #608]	@ (8109688 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8109426:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8109428:	08db      	lsrs	r3, r3, #3
 810942a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 810942e:	693a      	ldr	r2, [r7, #16]
 8109430:	fb02 f303 	mul.w	r3, r2, r3
 8109434:	ee07 3a90 	vmov	s15, r3
 8109438:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810943c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8109440:	697b      	ldr	r3, [r7, #20]
 8109442:	2b00      	cmp	r3, #0
 8109444:	f000 8111 	beq.w	810966a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8109448:	69bb      	ldr	r3, [r7, #24]
 810944a:	2b02      	cmp	r3, #2
 810944c:	f000 8083 	beq.w	8109556 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8109450:	69bb      	ldr	r3, [r7, #24]
 8109452:	2b02      	cmp	r3, #2
 8109454:	f200 80a1 	bhi.w	810959a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8109458:	69bb      	ldr	r3, [r7, #24]
 810945a:	2b00      	cmp	r3, #0
 810945c:	d003      	beq.n	8109466 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 810945e:	69bb      	ldr	r3, [r7, #24]
 8109460:	2b01      	cmp	r3, #1
 8109462:	d056      	beq.n	8109512 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8109464:	e099      	b.n	810959a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8109466:	4b88      	ldr	r3, [pc, #544]	@ (8109688 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8109468:	681b      	ldr	r3, [r3, #0]
 810946a:	f003 0320 	and.w	r3, r3, #32
 810946e:	2b00      	cmp	r3, #0
 8109470:	d02d      	beq.n	81094ce <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8109472:	4b85      	ldr	r3, [pc, #532]	@ (8109688 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8109474:	681b      	ldr	r3, [r3, #0]
 8109476:	08db      	lsrs	r3, r3, #3
 8109478:	f003 0303 	and.w	r3, r3, #3
 810947c:	4a83      	ldr	r2, [pc, #524]	@ (810968c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 810947e:	fa22 f303 	lsr.w	r3, r2, r3
 8109482:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8109484:	68bb      	ldr	r3, [r7, #8]
 8109486:	ee07 3a90 	vmov	s15, r3
 810948a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810948e:	697b      	ldr	r3, [r7, #20]
 8109490:	ee07 3a90 	vmov	s15, r3
 8109494:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109498:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810949c:	4b7a      	ldr	r3, [pc, #488]	@ (8109688 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810949e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81094a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81094a4:	ee07 3a90 	vmov	s15, r3
 81094a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81094ac:	ed97 6a03 	vldr	s12, [r7, #12]
 81094b0:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8109690 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 81094b4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81094b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81094bc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81094c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81094c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 81094c8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 81094cc:	e087      	b.n	81095de <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81094ce:	697b      	ldr	r3, [r7, #20]
 81094d0:	ee07 3a90 	vmov	s15, r3
 81094d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81094d8:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8109694 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 81094dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81094e0:	4b69      	ldr	r3, [pc, #420]	@ (8109688 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81094e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81094e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81094e8:	ee07 3a90 	vmov	s15, r3
 81094ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81094f0:	ed97 6a03 	vldr	s12, [r7, #12]
 81094f4:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8109690 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 81094f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81094fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8109500:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8109504:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8109508:	ee67 7a27 	vmul.f32	s15, s14, s15
 810950c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8109510:	e065      	b.n	81095de <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8109512:	697b      	ldr	r3, [r7, #20]
 8109514:	ee07 3a90 	vmov	s15, r3
 8109518:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810951c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8109698 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8109520:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8109524:	4b58      	ldr	r3, [pc, #352]	@ (8109688 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8109526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8109528:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810952c:	ee07 3a90 	vmov	s15, r3
 8109530:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8109534:	ed97 6a03 	vldr	s12, [r7, #12]
 8109538:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8109690 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 810953c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8109540:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8109544:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8109548:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810954c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109550:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8109554:	e043      	b.n	81095de <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8109556:	697b      	ldr	r3, [r7, #20]
 8109558:	ee07 3a90 	vmov	s15, r3
 810955c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8109560:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 810969c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8109564:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8109568:	4b47      	ldr	r3, [pc, #284]	@ (8109688 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810956a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810956c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8109570:	ee07 3a90 	vmov	s15, r3
 8109574:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8109578:	ed97 6a03 	vldr	s12, [r7, #12]
 810957c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8109690 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8109580:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8109584:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8109588:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810958c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8109590:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109594:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8109598:	e021      	b.n	81095de <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810959a:	697b      	ldr	r3, [r7, #20]
 810959c:	ee07 3a90 	vmov	s15, r3
 81095a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81095a4:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8109694 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 81095a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81095ac:	4b36      	ldr	r3, [pc, #216]	@ (8109688 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81095ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81095b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81095b4:	ee07 3a90 	vmov	s15, r3
 81095b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81095bc:	ed97 6a03 	vldr	s12, [r7, #12]
 81095c0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8109690 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 81095c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81095c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81095cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81095d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81095d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 81095d8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81095dc:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 81095de:	4b2a      	ldr	r3, [pc, #168]	@ (8109688 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81095e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81095e2:	0a5b      	lsrs	r3, r3, #9
 81095e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81095e8:	ee07 3a90 	vmov	s15, r3
 81095ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81095f0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81095f4:	ee37 7a87 	vadd.f32	s14, s15, s14
 81095f8:	edd7 6a07 	vldr	s13, [r7, #28]
 81095fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8109600:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8109604:	ee17 2a90 	vmov	r2, s15
 8109608:	687b      	ldr	r3, [r7, #4]
 810960a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 810960c:	4b1e      	ldr	r3, [pc, #120]	@ (8109688 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810960e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8109610:	0c1b      	lsrs	r3, r3, #16
 8109612:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8109616:	ee07 3a90 	vmov	s15, r3
 810961a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810961e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8109622:	ee37 7a87 	vadd.f32	s14, s15, s14
 8109626:	edd7 6a07 	vldr	s13, [r7, #28]
 810962a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810962e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8109632:	ee17 2a90 	vmov	r2, s15
 8109636:	687b      	ldr	r3, [r7, #4]
 8109638:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 810963a:	4b13      	ldr	r3, [pc, #76]	@ (8109688 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810963c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810963e:	0e1b      	lsrs	r3, r3, #24
 8109640:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8109644:	ee07 3a90 	vmov	s15, r3
 8109648:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810964c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8109650:	ee37 7a87 	vadd.f32	s14, s15, s14
 8109654:	edd7 6a07 	vldr	s13, [r7, #28]
 8109658:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810965c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8109660:	ee17 2a90 	vmov	r2, s15
 8109664:	687b      	ldr	r3, [r7, #4]
 8109666:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8109668:	e008      	b.n	810967c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 810966a:	687b      	ldr	r3, [r7, #4]
 810966c:	2200      	movs	r2, #0
 810966e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8109670:	687b      	ldr	r3, [r7, #4]
 8109672:	2200      	movs	r2, #0
 8109674:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8109676:	687b      	ldr	r3, [r7, #4]
 8109678:	2200      	movs	r2, #0
 810967a:	609a      	str	r2, [r3, #8]
}
 810967c:	bf00      	nop
 810967e:	3724      	adds	r7, #36	@ 0x24
 8109680:	46bd      	mov	sp, r7
 8109682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109686:	4770      	bx	lr
 8109688:	58024400 	.word	0x58024400
 810968c:	03d09000 	.word	0x03d09000
 8109690:	46000000 	.word	0x46000000
 8109694:	4c742400 	.word	0x4c742400
 8109698:	4a742400 	.word	0x4a742400
 810969c:	4af42400 	.word	0x4af42400

081096a0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 81096a0:	b580      	push	{r7, lr}
 81096a2:	b084      	sub	sp, #16
 81096a4:	af00      	add	r7, sp, #0
 81096a6:	6078      	str	r0, [r7, #4]
 81096a8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 81096aa:	2300      	movs	r3, #0
 81096ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81096ae:	4b54      	ldr	r3, [pc, #336]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 81096b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81096b2:	f003 0303 	and.w	r3, r3, #3
 81096b6:	2b03      	cmp	r3, #3
 81096b8:	d101      	bne.n	81096be <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 81096ba:	2301      	movs	r3, #1
 81096bc:	e09b      	b.n	81097f6 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 81096be:	4b50      	ldr	r3, [pc, #320]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 81096c0:	681b      	ldr	r3, [r3, #0]
 81096c2:	4a4f      	ldr	r2, [pc, #316]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 81096c4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 81096c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81096ca:	f7fa fbaf 	bl	8103e2c <HAL_GetTick>
 81096ce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 81096d0:	e008      	b.n	81096e4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 81096d2:	f7fa fbab 	bl	8103e2c <HAL_GetTick>
 81096d6:	4602      	mov	r2, r0
 81096d8:	68bb      	ldr	r3, [r7, #8]
 81096da:	1ad3      	subs	r3, r2, r3
 81096dc:	2b02      	cmp	r3, #2
 81096de:	d901      	bls.n	81096e4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 81096e0:	2303      	movs	r3, #3
 81096e2:	e088      	b.n	81097f6 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 81096e4:	4b46      	ldr	r3, [pc, #280]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 81096e6:	681b      	ldr	r3, [r3, #0]
 81096e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81096ec:	2b00      	cmp	r3, #0
 81096ee:	d1f0      	bne.n	81096d2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 81096f0:	4b43      	ldr	r3, [pc, #268]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 81096f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81096f4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 81096f8:	687b      	ldr	r3, [r7, #4]
 81096fa:	681b      	ldr	r3, [r3, #0]
 81096fc:	031b      	lsls	r3, r3, #12
 81096fe:	4940      	ldr	r1, [pc, #256]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 8109700:	4313      	orrs	r3, r2
 8109702:	628b      	str	r3, [r1, #40]	@ 0x28
 8109704:	687b      	ldr	r3, [r7, #4]
 8109706:	685b      	ldr	r3, [r3, #4]
 8109708:	3b01      	subs	r3, #1
 810970a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810970e:	687b      	ldr	r3, [r7, #4]
 8109710:	689b      	ldr	r3, [r3, #8]
 8109712:	3b01      	subs	r3, #1
 8109714:	025b      	lsls	r3, r3, #9
 8109716:	b29b      	uxth	r3, r3
 8109718:	431a      	orrs	r2, r3
 810971a:	687b      	ldr	r3, [r7, #4]
 810971c:	68db      	ldr	r3, [r3, #12]
 810971e:	3b01      	subs	r3, #1
 8109720:	041b      	lsls	r3, r3, #16
 8109722:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8109726:	431a      	orrs	r2, r3
 8109728:	687b      	ldr	r3, [r7, #4]
 810972a:	691b      	ldr	r3, [r3, #16]
 810972c:	3b01      	subs	r3, #1
 810972e:	061b      	lsls	r3, r3, #24
 8109730:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8109734:	4932      	ldr	r1, [pc, #200]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 8109736:	4313      	orrs	r3, r2
 8109738:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 810973a:	4b31      	ldr	r3, [pc, #196]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 810973c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810973e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8109742:	687b      	ldr	r3, [r7, #4]
 8109744:	695b      	ldr	r3, [r3, #20]
 8109746:	492e      	ldr	r1, [pc, #184]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 8109748:	4313      	orrs	r3, r2
 810974a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 810974c:	4b2c      	ldr	r3, [pc, #176]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 810974e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8109750:	f023 0220 	bic.w	r2, r3, #32
 8109754:	687b      	ldr	r3, [r7, #4]
 8109756:	699b      	ldr	r3, [r3, #24]
 8109758:	4929      	ldr	r1, [pc, #164]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 810975a:	4313      	orrs	r3, r2
 810975c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 810975e:	4b28      	ldr	r3, [pc, #160]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 8109760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8109762:	4a27      	ldr	r2, [pc, #156]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 8109764:	f023 0310 	bic.w	r3, r3, #16
 8109768:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 810976a:	4b25      	ldr	r3, [pc, #148]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 810976c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810976e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8109772:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8109776:	687a      	ldr	r2, [r7, #4]
 8109778:	69d2      	ldr	r2, [r2, #28]
 810977a:	00d2      	lsls	r2, r2, #3
 810977c:	4920      	ldr	r1, [pc, #128]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 810977e:	4313      	orrs	r3, r2
 8109780:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8109782:	4b1f      	ldr	r3, [pc, #124]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 8109784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8109786:	4a1e      	ldr	r2, [pc, #120]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 8109788:	f043 0310 	orr.w	r3, r3, #16
 810978c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 810978e:	683b      	ldr	r3, [r7, #0]
 8109790:	2b00      	cmp	r3, #0
 8109792:	d106      	bne.n	81097a2 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8109794:	4b1a      	ldr	r3, [pc, #104]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 8109796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8109798:	4a19      	ldr	r2, [pc, #100]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 810979a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 810979e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81097a0:	e00f      	b.n	81097c2 <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 81097a2:	683b      	ldr	r3, [r7, #0]
 81097a4:	2b01      	cmp	r3, #1
 81097a6:	d106      	bne.n	81097b6 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 81097a8:	4b15      	ldr	r3, [pc, #84]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 81097aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81097ac:	4a14      	ldr	r2, [pc, #80]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 81097ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 81097b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81097b4:	e005      	b.n	81097c2 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 81097b6:	4b12      	ldr	r3, [pc, #72]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 81097b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81097ba:	4a11      	ldr	r2, [pc, #68]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 81097bc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 81097c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 81097c2:	4b0f      	ldr	r3, [pc, #60]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 81097c4:	681b      	ldr	r3, [r3, #0]
 81097c6:	4a0e      	ldr	r2, [pc, #56]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 81097c8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 81097cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81097ce:	f7fa fb2d 	bl	8103e2c <HAL_GetTick>
 81097d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 81097d4:	e008      	b.n	81097e8 <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 81097d6:	f7fa fb29 	bl	8103e2c <HAL_GetTick>
 81097da:	4602      	mov	r2, r0
 81097dc:	68bb      	ldr	r3, [r7, #8]
 81097de:	1ad3      	subs	r3, r2, r3
 81097e0:	2b02      	cmp	r3, #2
 81097e2:	d901      	bls.n	81097e8 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 81097e4:	2303      	movs	r3, #3
 81097e6:	e006      	b.n	81097f6 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 81097e8:	4b05      	ldr	r3, [pc, #20]	@ (8109800 <RCCEx_PLL2_Config+0x160>)
 81097ea:	681b      	ldr	r3, [r3, #0]
 81097ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81097f0:	2b00      	cmp	r3, #0
 81097f2:	d0f0      	beq.n	81097d6 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 81097f4:	7bfb      	ldrb	r3, [r7, #15]
}
 81097f6:	4618      	mov	r0, r3
 81097f8:	3710      	adds	r7, #16
 81097fa:	46bd      	mov	sp, r7
 81097fc:	bd80      	pop	{r7, pc}
 81097fe:	bf00      	nop
 8109800:	58024400 	.word	0x58024400

08109804 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8109804:	b580      	push	{r7, lr}
 8109806:	b084      	sub	sp, #16
 8109808:	af00      	add	r7, sp, #0
 810980a:	6078      	str	r0, [r7, #4]
 810980c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 810980e:	2300      	movs	r3, #0
 8109810:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8109812:	4b54      	ldr	r3, [pc, #336]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 8109814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8109816:	f003 0303 	and.w	r3, r3, #3
 810981a:	2b03      	cmp	r3, #3
 810981c:	d101      	bne.n	8109822 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 810981e:	2301      	movs	r3, #1
 8109820:	e09b      	b.n	810995a <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8109822:	4b50      	ldr	r3, [pc, #320]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 8109824:	681b      	ldr	r3, [r3, #0]
 8109826:	4a4f      	ldr	r2, [pc, #316]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 8109828:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 810982c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810982e:	f7fa fafd 	bl	8103e2c <HAL_GetTick>
 8109832:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8109834:	e008      	b.n	8109848 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8109836:	f7fa faf9 	bl	8103e2c <HAL_GetTick>
 810983a:	4602      	mov	r2, r0
 810983c:	68bb      	ldr	r3, [r7, #8]
 810983e:	1ad3      	subs	r3, r2, r3
 8109840:	2b02      	cmp	r3, #2
 8109842:	d901      	bls.n	8109848 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8109844:	2303      	movs	r3, #3
 8109846:	e088      	b.n	810995a <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8109848:	4b46      	ldr	r3, [pc, #280]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 810984a:	681b      	ldr	r3, [r3, #0]
 810984c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8109850:	2b00      	cmp	r3, #0
 8109852:	d1f0      	bne.n	8109836 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8109854:	4b43      	ldr	r3, [pc, #268]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 8109856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8109858:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 810985c:	687b      	ldr	r3, [r7, #4]
 810985e:	681b      	ldr	r3, [r3, #0]
 8109860:	051b      	lsls	r3, r3, #20
 8109862:	4940      	ldr	r1, [pc, #256]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 8109864:	4313      	orrs	r3, r2
 8109866:	628b      	str	r3, [r1, #40]	@ 0x28
 8109868:	687b      	ldr	r3, [r7, #4]
 810986a:	685b      	ldr	r3, [r3, #4]
 810986c:	3b01      	subs	r3, #1
 810986e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8109872:	687b      	ldr	r3, [r7, #4]
 8109874:	689b      	ldr	r3, [r3, #8]
 8109876:	3b01      	subs	r3, #1
 8109878:	025b      	lsls	r3, r3, #9
 810987a:	b29b      	uxth	r3, r3
 810987c:	431a      	orrs	r2, r3
 810987e:	687b      	ldr	r3, [r7, #4]
 8109880:	68db      	ldr	r3, [r3, #12]
 8109882:	3b01      	subs	r3, #1
 8109884:	041b      	lsls	r3, r3, #16
 8109886:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 810988a:	431a      	orrs	r2, r3
 810988c:	687b      	ldr	r3, [r7, #4]
 810988e:	691b      	ldr	r3, [r3, #16]
 8109890:	3b01      	subs	r3, #1
 8109892:	061b      	lsls	r3, r3, #24
 8109894:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8109898:	4932      	ldr	r1, [pc, #200]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 810989a:	4313      	orrs	r3, r2
 810989c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 810989e:	4b31      	ldr	r3, [pc, #196]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 81098a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81098a2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 81098a6:	687b      	ldr	r3, [r7, #4]
 81098a8:	695b      	ldr	r3, [r3, #20]
 81098aa:	492e      	ldr	r1, [pc, #184]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 81098ac:	4313      	orrs	r3, r2
 81098ae:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 81098b0:	4b2c      	ldr	r3, [pc, #176]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 81098b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81098b4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 81098b8:	687b      	ldr	r3, [r7, #4]
 81098ba:	699b      	ldr	r3, [r3, #24]
 81098bc:	4929      	ldr	r1, [pc, #164]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 81098be:	4313      	orrs	r3, r2
 81098c0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 81098c2:	4b28      	ldr	r3, [pc, #160]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 81098c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81098c6:	4a27      	ldr	r2, [pc, #156]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 81098c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 81098cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 81098ce:	4b25      	ldr	r3, [pc, #148]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 81098d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81098d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 81098d6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 81098da:	687a      	ldr	r2, [r7, #4]
 81098dc:	69d2      	ldr	r2, [r2, #28]
 81098de:	00d2      	lsls	r2, r2, #3
 81098e0:	4920      	ldr	r1, [pc, #128]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 81098e2:	4313      	orrs	r3, r2
 81098e4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 81098e6:	4b1f      	ldr	r3, [pc, #124]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 81098e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81098ea:	4a1e      	ldr	r2, [pc, #120]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 81098ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 81098f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 81098f2:	683b      	ldr	r3, [r7, #0]
 81098f4:	2b00      	cmp	r3, #0
 81098f6:	d106      	bne.n	8109906 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 81098f8:	4b1a      	ldr	r3, [pc, #104]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 81098fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81098fc:	4a19      	ldr	r2, [pc, #100]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 81098fe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8109902:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8109904:	e00f      	b.n	8109926 <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8109906:	683b      	ldr	r3, [r7, #0]
 8109908:	2b01      	cmp	r3, #1
 810990a:	d106      	bne.n	810991a <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 810990c:	4b15      	ldr	r3, [pc, #84]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 810990e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8109910:	4a14      	ldr	r2, [pc, #80]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 8109912:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8109916:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8109918:	e005      	b.n	8109926 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 810991a:	4b12      	ldr	r3, [pc, #72]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 810991c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810991e:	4a11      	ldr	r2, [pc, #68]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 8109920:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8109924:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8109926:	4b0f      	ldr	r3, [pc, #60]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 8109928:	681b      	ldr	r3, [r3, #0]
 810992a:	4a0e      	ldr	r2, [pc, #56]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 810992c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8109930:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8109932:	f7fa fa7b 	bl	8103e2c <HAL_GetTick>
 8109936:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8109938:	e008      	b.n	810994c <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 810993a:	f7fa fa77 	bl	8103e2c <HAL_GetTick>
 810993e:	4602      	mov	r2, r0
 8109940:	68bb      	ldr	r3, [r7, #8]
 8109942:	1ad3      	subs	r3, r2, r3
 8109944:	2b02      	cmp	r3, #2
 8109946:	d901      	bls.n	810994c <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8109948:	2303      	movs	r3, #3
 810994a:	e006      	b.n	810995a <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 810994c:	4b05      	ldr	r3, [pc, #20]	@ (8109964 <RCCEx_PLL3_Config+0x160>)
 810994e:	681b      	ldr	r3, [r3, #0]
 8109950:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8109954:	2b00      	cmp	r3, #0
 8109956:	d0f0      	beq.n	810993a <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8109958:	7bfb      	ldrb	r3, [r7, #15]
}
 810995a:	4618      	mov	r0, r3
 810995c:	3710      	adds	r7, #16
 810995e:	46bd      	mov	sp, r7
 8109960:	bd80      	pop	{r7, pc}
 8109962:	bf00      	nop
 8109964:	58024400 	.word	0x58024400

08109968 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8109968:	b580      	push	{r7, lr}
 810996a:	b082      	sub	sp, #8
 810996c:	af00      	add	r7, sp, #0
 810996e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8109970:	687b      	ldr	r3, [r7, #4]
 8109972:	2b00      	cmp	r3, #0
 8109974:	d101      	bne.n	810997a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8109976:	2301      	movs	r3, #1
 8109978:	e049      	b.n	8109a0e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 810997a:	687b      	ldr	r3, [r7, #4]
 810997c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8109980:	b2db      	uxtb	r3, r3
 8109982:	2b00      	cmp	r3, #0
 8109984:	d106      	bne.n	8109994 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8109986:	687b      	ldr	r3, [r7, #4]
 8109988:	2200      	movs	r2, #0
 810998a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 810998e:	6878      	ldr	r0, [r7, #4]
 8109990:	f7f9 fec6 	bl	8103720 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8109994:	687b      	ldr	r3, [r7, #4]
 8109996:	2202      	movs	r2, #2
 8109998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 810999c:	687b      	ldr	r3, [r7, #4]
 810999e:	681a      	ldr	r2, [r3, #0]
 81099a0:	687b      	ldr	r3, [r7, #4]
 81099a2:	3304      	adds	r3, #4
 81099a4:	4619      	mov	r1, r3
 81099a6:	4610      	mov	r0, r2
 81099a8:	f000 fe70 	bl	810a68c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 81099ac:	687b      	ldr	r3, [r7, #4]
 81099ae:	2201      	movs	r2, #1
 81099b0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81099b4:	687b      	ldr	r3, [r7, #4]
 81099b6:	2201      	movs	r2, #1
 81099b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 81099bc:	687b      	ldr	r3, [r7, #4]
 81099be:	2201      	movs	r2, #1
 81099c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 81099c4:	687b      	ldr	r3, [r7, #4]
 81099c6:	2201      	movs	r2, #1
 81099c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 81099cc:	687b      	ldr	r3, [r7, #4]
 81099ce:	2201      	movs	r2, #1
 81099d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 81099d4:	687b      	ldr	r3, [r7, #4]
 81099d6:	2201      	movs	r2, #1
 81099d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 81099dc:	687b      	ldr	r3, [r7, #4]
 81099de:	2201      	movs	r2, #1
 81099e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81099e4:	687b      	ldr	r3, [r7, #4]
 81099e6:	2201      	movs	r2, #1
 81099e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 81099ec:	687b      	ldr	r3, [r7, #4]
 81099ee:	2201      	movs	r2, #1
 81099f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 81099f4:	687b      	ldr	r3, [r7, #4]
 81099f6:	2201      	movs	r2, #1
 81099f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 81099fc:	687b      	ldr	r3, [r7, #4]
 81099fe:	2201      	movs	r2, #1
 8109a00:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8109a04:	687b      	ldr	r3, [r7, #4]
 8109a06:	2201      	movs	r2, #1
 8109a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8109a0c:	2300      	movs	r3, #0
}
 8109a0e:	4618      	mov	r0, r3
 8109a10:	3708      	adds	r7, #8
 8109a12:	46bd      	mov	sp, r7
 8109a14:	bd80      	pop	{r7, pc}
	...

08109a18 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8109a18:	b480      	push	{r7}
 8109a1a:	b085      	sub	sp, #20
 8109a1c:	af00      	add	r7, sp, #0
 8109a1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8109a20:	687b      	ldr	r3, [r7, #4]
 8109a22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8109a26:	b2db      	uxtb	r3, r3
 8109a28:	2b01      	cmp	r3, #1
 8109a2a:	d001      	beq.n	8109a30 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8109a2c:	2301      	movs	r3, #1
 8109a2e:	e04c      	b.n	8109aca <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8109a30:	687b      	ldr	r3, [r7, #4]
 8109a32:	2202      	movs	r2, #2
 8109a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8109a38:	687b      	ldr	r3, [r7, #4]
 8109a3a:	681b      	ldr	r3, [r3, #0]
 8109a3c:	4a26      	ldr	r2, [pc, #152]	@ (8109ad8 <HAL_TIM_Base_Start+0xc0>)
 8109a3e:	4293      	cmp	r3, r2
 8109a40:	d022      	beq.n	8109a88 <HAL_TIM_Base_Start+0x70>
 8109a42:	687b      	ldr	r3, [r7, #4]
 8109a44:	681b      	ldr	r3, [r3, #0]
 8109a46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8109a4a:	d01d      	beq.n	8109a88 <HAL_TIM_Base_Start+0x70>
 8109a4c:	687b      	ldr	r3, [r7, #4]
 8109a4e:	681b      	ldr	r3, [r3, #0]
 8109a50:	4a22      	ldr	r2, [pc, #136]	@ (8109adc <HAL_TIM_Base_Start+0xc4>)
 8109a52:	4293      	cmp	r3, r2
 8109a54:	d018      	beq.n	8109a88 <HAL_TIM_Base_Start+0x70>
 8109a56:	687b      	ldr	r3, [r7, #4]
 8109a58:	681b      	ldr	r3, [r3, #0]
 8109a5a:	4a21      	ldr	r2, [pc, #132]	@ (8109ae0 <HAL_TIM_Base_Start+0xc8>)
 8109a5c:	4293      	cmp	r3, r2
 8109a5e:	d013      	beq.n	8109a88 <HAL_TIM_Base_Start+0x70>
 8109a60:	687b      	ldr	r3, [r7, #4]
 8109a62:	681b      	ldr	r3, [r3, #0]
 8109a64:	4a1f      	ldr	r2, [pc, #124]	@ (8109ae4 <HAL_TIM_Base_Start+0xcc>)
 8109a66:	4293      	cmp	r3, r2
 8109a68:	d00e      	beq.n	8109a88 <HAL_TIM_Base_Start+0x70>
 8109a6a:	687b      	ldr	r3, [r7, #4]
 8109a6c:	681b      	ldr	r3, [r3, #0]
 8109a6e:	4a1e      	ldr	r2, [pc, #120]	@ (8109ae8 <HAL_TIM_Base_Start+0xd0>)
 8109a70:	4293      	cmp	r3, r2
 8109a72:	d009      	beq.n	8109a88 <HAL_TIM_Base_Start+0x70>
 8109a74:	687b      	ldr	r3, [r7, #4]
 8109a76:	681b      	ldr	r3, [r3, #0]
 8109a78:	4a1c      	ldr	r2, [pc, #112]	@ (8109aec <HAL_TIM_Base_Start+0xd4>)
 8109a7a:	4293      	cmp	r3, r2
 8109a7c:	d004      	beq.n	8109a88 <HAL_TIM_Base_Start+0x70>
 8109a7e:	687b      	ldr	r3, [r7, #4]
 8109a80:	681b      	ldr	r3, [r3, #0]
 8109a82:	4a1b      	ldr	r2, [pc, #108]	@ (8109af0 <HAL_TIM_Base_Start+0xd8>)
 8109a84:	4293      	cmp	r3, r2
 8109a86:	d115      	bne.n	8109ab4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8109a88:	687b      	ldr	r3, [r7, #4]
 8109a8a:	681b      	ldr	r3, [r3, #0]
 8109a8c:	689a      	ldr	r2, [r3, #8]
 8109a8e:	4b19      	ldr	r3, [pc, #100]	@ (8109af4 <HAL_TIM_Base_Start+0xdc>)
 8109a90:	4013      	ands	r3, r2
 8109a92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8109a94:	68fb      	ldr	r3, [r7, #12]
 8109a96:	2b06      	cmp	r3, #6
 8109a98:	d015      	beq.n	8109ac6 <HAL_TIM_Base_Start+0xae>
 8109a9a:	68fb      	ldr	r3, [r7, #12]
 8109a9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8109aa0:	d011      	beq.n	8109ac6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8109aa2:	687b      	ldr	r3, [r7, #4]
 8109aa4:	681b      	ldr	r3, [r3, #0]
 8109aa6:	681a      	ldr	r2, [r3, #0]
 8109aa8:	687b      	ldr	r3, [r7, #4]
 8109aaa:	681b      	ldr	r3, [r3, #0]
 8109aac:	f042 0201 	orr.w	r2, r2, #1
 8109ab0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8109ab2:	e008      	b.n	8109ac6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8109ab4:	687b      	ldr	r3, [r7, #4]
 8109ab6:	681b      	ldr	r3, [r3, #0]
 8109ab8:	681a      	ldr	r2, [r3, #0]
 8109aba:	687b      	ldr	r3, [r7, #4]
 8109abc:	681b      	ldr	r3, [r3, #0]
 8109abe:	f042 0201 	orr.w	r2, r2, #1
 8109ac2:	601a      	str	r2, [r3, #0]
 8109ac4:	e000      	b.n	8109ac8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8109ac6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8109ac8:	2300      	movs	r3, #0
}
 8109aca:	4618      	mov	r0, r3
 8109acc:	3714      	adds	r7, #20
 8109ace:	46bd      	mov	sp, r7
 8109ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109ad4:	4770      	bx	lr
 8109ad6:	bf00      	nop
 8109ad8:	40010000 	.word	0x40010000
 8109adc:	40000400 	.word	0x40000400
 8109ae0:	40000800 	.word	0x40000800
 8109ae4:	40000c00 	.word	0x40000c00
 8109ae8:	40010400 	.word	0x40010400
 8109aec:	40001800 	.word	0x40001800
 8109af0:	40014000 	.word	0x40014000
 8109af4:	00010007 	.word	0x00010007

08109af8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8109af8:	b480      	push	{r7}
 8109afa:	b085      	sub	sp, #20
 8109afc:	af00      	add	r7, sp, #0
 8109afe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8109b00:	687b      	ldr	r3, [r7, #4]
 8109b02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8109b06:	b2db      	uxtb	r3, r3
 8109b08:	2b01      	cmp	r3, #1
 8109b0a:	d001      	beq.n	8109b10 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8109b0c:	2301      	movs	r3, #1
 8109b0e:	e054      	b.n	8109bba <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8109b10:	687b      	ldr	r3, [r7, #4]
 8109b12:	2202      	movs	r2, #2
 8109b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8109b18:	687b      	ldr	r3, [r7, #4]
 8109b1a:	681b      	ldr	r3, [r3, #0]
 8109b1c:	68da      	ldr	r2, [r3, #12]
 8109b1e:	687b      	ldr	r3, [r7, #4]
 8109b20:	681b      	ldr	r3, [r3, #0]
 8109b22:	f042 0201 	orr.w	r2, r2, #1
 8109b26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8109b28:	687b      	ldr	r3, [r7, #4]
 8109b2a:	681b      	ldr	r3, [r3, #0]
 8109b2c:	4a26      	ldr	r2, [pc, #152]	@ (8109bc8 <HAL_TIM_Base_Start_IT+0xd0>)
 8109b2e:	4293      	cmp	r3, r2
 8109b30:	d022      	beq.n	8109b78 <HAL_TIM_Base_Start_IT+0x80>
 8109b32:	687b      	ldr	r3, [r7, #4]
 8109b34:	681b      	ldr	r3, [r3, #0]
 8109b36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8109b3a:	d01d      	beq.n	8109b78 <HAL_TIM_Base_Start_IT+0x80>
 8109b3c:	687b      	ldr	r3, [r7, #4]
 8109b3e:	681b      	ldr	r3, [r3, #0]
 8109b40:	4a22      	ldr	r2, [pc, #136]	@ (8109bcc <HAL_TIM_Base_Start_IT+0xd4>)
 8109b42:	4293      	cmp	r3, r2
 8109b44:	d018      	beq.n	8109b78 <HAL_TIM_Base_Start_IT+0x80>
 8109b46:	687b      	ldr	r3, [r7, #4]
 8109b48:	681b      	ldr	r3, [r3, #0]
 8109b4a:	4a21      	ldr	r2, [pc, #132]	@ (8109bd0 <HAL_TIM_Base_Start_IT+0xd8>)
 8109b4c:	4293      	cmp	r3, r2
 8109b4e:	d013      	beq.n	8109b78 <HAL_TIM_Base_Start_IT+0x80>
 8109b50:	687b      	ldr	r3, [r7, #4]
 8109b52:	681b      	ldr	r3, [r3, #0]
 8109b54:	4a1f      	ldr	r2, [pc, #124]	@ (8109bd4 <HAL_TIM_Base_Start_IT+0xdc>)
 8109b56:	4293      	cmp	r3, r2
 8109b58:	d00e      	beq.n	8109b78 <HAL_TIM_Base_Start_IT+0x80>
 8109b5a:	687b      	ldr	r3, [r7, #4]
 8109b5c:	681b      	ldr	r3, [r3, #0]
 8109b5e:	4a1e      	ldr	r2, [pc, #120]	@ (8109bd8 <HAL_TIM_Base_Start_IT+0xe0>)
 8109b60:	4293      	cmp	r3, r2
 8109b62:	d009      	beq.n	8109b78 <HAL_TIM_Base_Start_IT+0x80>
 8109b64:	687b      	ldr	r3, [r7, #4]
 8109b66:	681b      	ldr	r3, [r3, #0]
 8109b68:	4a1c      	ldr	r2, [pc, #112]	@ (8109bdc <HAL_TIM_Base_Start_IT+0xe4>)
 8109b6a:	4293      	cmp	r3, r2
 8109b6c:	d004      	beq.n	8109b78 <HAL_TIM_Base_Start_IT+0x80>
 8109b6e:	687b      	ldr	r3, [r7, #4]
 8109b70:	681b      	ldr	r3, [r3, #0]
 8109b72:	4a1b      	ldr	r2, [pc, #108]	@ (8109be0 <HAL_TIM_Base_Start_IT+0xe8>)
 8109b74:	4293      	cmp	r3, r2
 8109b76:	d115      	bne.n	8109ba4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8109b78:	687b      	ldr	r3, [r7, #4]
 8109b7a:	681b      	ldr	r3, [r3, #0]
 8109b7c:	689a      	ldr	r2, [r3, #8]
 8109b7e:	4b19      	ldr	r3, [pc, #100]	@ (8109be4 <HAL_TIM_Base_Start_IT+0xec>)
 8109b80:	4013      	ands	r3, r2
 8109b82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8109b84:	68fb      	ldr	r3, [r7, #12]
 8109b86:	2b06      	cmp	r3, #6
 8109b88:	d015      	beq.n	8109bb6 <HAL_TIM_Base_Start_IT+0xbe>
 8109b8a:	68fb      	ldr	r3, [r7, #12]
 8109b8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8109b90:	d011      	beq.n	8109bb6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8109b92:	687b      	ldr	r3, [r7, #4]
 8109b94:	681b      	ldr	r3, [r3, #0]
 8109b96:	681a      	ldr	r2, [r3, #0]
 8109b98:	687b      	ldr	r3, [r7, #4]
 8109b9a:	681b      	ldr	r3, [r3, #0]
 8109b9c:	f042 0201 	orr.w	r2, r2, #1
 8109ba0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8109ba2:	e008      	b.n	8109bb6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8109ba4:	687b      	ldr	r3, [r7, #4]
 8109ba6:	681b      	ldr	r3, [r3, #0]
 8109ba8:	681a      	ldr	r2, [r3, #0]
 8109baa:	687b      	ldr	r3, [r7, #4]
 8109bac:	681b      	ldr	r3, [r3, #0]
 8109bae:	f042 0201 	orr.w	r2, r2, #1
 8109bb2:	601a      	str	r2, [r3, #0]
 8109bb4:	e000      	b.n	8109bb8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8109bb6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8109bb8:	2300      	movs	r3, #0
}
 8109bba:	4618      	mov	r0, r3
 8109bbc:	3714      	adds	r7, #20
 8109bbe:	46bd      	mov	sp, r7
 8109bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109bc4:	4770      	bx	lr
 8109bc6:	bf00      	nop
 8109bc8:	40010000 	.word	0x40010000
 8109bcc:	40000400 	.word	0x40000400
 8109bd0:	40000800 	.word	0x40000800
 8109bd4:	40000c00 	.word	0x40000c00
 8109bd8:	40010400 	.word	0x40010400
 8109bdc:	40001800 	.word	0x40001800
 8109be0:	40014000 	.word	0x40014000
 8109be4:	00010007 	.word	0x00010007

08109be8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8109be8:	b580      	push	{r7, lr}
 8109bea:	b082      	sub	sp, #8
 8109bec:	af00      	add	r7, sp, #0
 8109bee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8109bf0:	687b      	ldr	r3, [r7, #4]
 8109bf2:	2b00      	cmp	r3, #0
 8109bf4:	d101      	bne.n	8109bfa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8109bf6:	2301      	movs	r3, #1
 8109bf8:	e049      	b.n	8109c8e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8109bfa:	687b      	ldr	r3, [r7, #4]
 8109bfc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8109c00:	b2db      	uxtb	r3, r3
 8109c02:	2b00      	cmp	r3, #0
 8109c04:	d106      	bne.n	8109c14 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8109c06:	687b      	ldr	r3, [r7, #4]
 8109c08:	2200      	movs	r2, #0
 8109c0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8109c0e:	6878      	ldr	r0, [r7, #4]
 8109c10:	f000 f841 	bl	8109c96 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8109c14:	687b      	ldr	r3, [r7, #4]
 8109c16:	2202      	movs	r2, #2
 8109c18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8109c1c:	687b      	ldr	r3, [r7, #4]
 8109c1e:	681a      	ldr	r2, [r3, #0]
 8109c20:	687b      	ldr	r3, [r7, #4]
 8109c22:	3304      	adds	r3, #4
 8109c24:	4619      	mov	r1, r3
 8109c26:	4610      	mov	r0, r2
 8109c28:	f000 fd30 	bl	810a68c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8109c2c:	687b      	ldr	r3, [r7, #4]
 8109c2e:	2201      	movs	r2, #1
 8109c30:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8109c34:	687b      	ldr	r3, [r7, #4]
 8109c36:	2201      	movs	r2, #1
 8109c38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8109c3c:	687b      	ldr	r3, [r7, #4]
 8109c3e:	2201      	movs	r2, #1
 8109c40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8109c44:	687b      	ldr	r3, [r7, #4]
 8109c46:	2201      	movs	r2, #1
 8109c48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8109c4c:	687b      	ldr	r3, [r7, #4]
 8109c4e:	2201      	movs	r2, #1
 8109c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8109c54:	687b      	ldr	r3, [r7, #4]
 8109c56:	2201      	movs	r2, #1
 8109c58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8109c5c:	687b      	ldr	r3, [r7, #4]
 8109c5e:	2201      	movs	r2, #1
 8109c60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8109c64:	687b      	ldr	r3, [r7, #4]
 8109c66:	2201      	movs	r2, #1
 8109c68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8109c6c:	687b      	ldr	r3, [r7, #4]
 8109c6e:	2201      	movs	r2, #1
 8109c70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8109c74:	687b      	ldr	r3, [r7, #4]
 8109c76:	2201      	movs	r2, #1
 8109c78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8109c7c:	687b      	ldr	r3, [r7, #4]
 8109c7e:	2201      	movs	r2, #1
 8109c80:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8109c84:	687b      	ldr	r3, [r7, #4]
 8109c86:	2201      	movs	r2, #1
 8109c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8109c8c:	2300      	movs	r3, #0
}
 8109c8e:	4618      	mov	r0, r3
 8109c90:	3708      	adds	r7, #8
 8109c92:	46bd      	mov	sp, r7
 8109c94:	bd80      	pop	{r7, pc}

08109c96 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8109c96:	b480      	push	{r7}
 8109c98:	b083      	sub	sp, #12
 8109c9a:	af00      	add	r7, sp, #0
 8109c9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8109c9e:	bf00      	nop
 8109ca0:	370c      	adds	r7, #12
 8109ca2:	46bd      	mov	sp, r7
 8109ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109ca8:	4770      	bx	lr
	...

08109cac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8109cac:	b580      	push	{r7, lr}
 8109cae:	b084      	sub	sp, #16
 8109cb0:	af00      	add	r7, sp, #0
 8109cb2:	6078      	str	r0, [r7, #4]
 8109cb4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8109cb6:	683b      	ldr	r3, [r7, #0]
 8109cb8:	2b00      	cmp	r3, #0
 8109cba:	d109      	bne.n	8109cd0 <HAL_TIM_PWM_Start+0x24>
 8109cbc:	687b      	ldr	r3, [r7, #4]
 8109cbe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8109cc2:	b2db      	uxtb	r3, r3
 8109cc4:	2b01      	cmp	r3, #1
 8109cc6:	bf14      	ite	ne
 8109cc8:	2301      	movne	r3, #1
 8109cca:	2300      	moveq	r3, #0
 8109ccc:	b2db      	uxtb	r3, r3
 8109cce:	e03c      	b.n	8109d4a <HAL_TIM_PWM_Start+0x9e>
 8109cd0:	683b      	ldr	r3, [r7, #0]
 8109cd2:	2b04      	cmp	r3, #4
 8109cd4:	d109      	bne.n	8109cea <HAL_TIM_PWM_Start+0x3e>
 8109cd6:	687b      	ldr	r3, [r7, #4]
 8109cd8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8109cdc:	b2db      	uxtb	r3, r3
 8109cde:	2b01      	cmp	r3, #1
 8109ce0:	bf14      	ite	ne
 8109ce2:	2301      	movne	r3, #1
 8109ce4:	2300      	moveq	r3, #0
 8109ce6:	b2db      	uxtb	r3, r3
 8109ce8:	e02f      	b.n	8109d4a <HAL_TIM_PWM_Start+0x9e>
 8109cea:	683b      	ldr	r3, [r7, #0]
 8109cec:	2b08      	cmp	r3, #8
 8109cee:	d109      	bne.n	8109d04 <HAL_TIM_PWM_Start+0x58>
 8109cf0:	687b      	ldr	r3, [r7, #4]
 8109cf2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8109cf6:	b2db      	uxtb	r3, r3
 8109cf8:	2b01      	cmp	r3, #1
 8109cfa:	bf14      	ite	ne
 8109cfc:	2301      	movne	r3, #1
 8109cfe:	2300      	moveq	r3, #0
 8109d00:	b2db      	uxtb	r3, r3
 8109d02:	e022      	b.n	8109d4a <HAL_TIM_PWM_Start+0x9e>
 8109d04:	683b      	ldr	r3, [r7, #0]
 8109d06:	2b0c      	cmp	r3, #12
 8109d08:	d109      	bne.n	8109d1e <HAL_TIM_PWM_Start+0x72>
 8109d0a:	687b      	ldr	r3, [r7, #4]
 8109d0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8109d10:	b2db      	uxtb	r3, r3
 8109d12:	2b01      	cmp	r3, #1
 8109d14:	bf14      	ite	ne
 8109d16:	2301      	movne	r3, #1
 8109d18:	2300      	moveq	r3, #0
 8109d1a:	b2db      	uxtb	r3, r3
 8109d1c:	e015      	b.n	8109d4a <HAL_TIM_PWM_Start+0x9e>
 8109d1e:	683b      	ldr	r3, [r7, #0]
 8109d20:	2b10      	cmp	r3, #16
 8109d22:	d109      	bne.n	8109d38 <HAL_TIM_PWM_Start+0x8c>
 8109d24:	687b      	ldr	r3, [r7, #4]
 8109d26:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8109d2a:	b2db      	uxtb	r3, r3
 8109d2c:	2b01      	cmp	r3, #1
 8109d2e:	bf14      	ite	ne
 8109d30:	2301      	movne	r3, #1
 8109d32:	2300      	moveq	r3, #0
 8109d34:	b2db      	uxtb	r3, r3
 8109d36:	e008      	b.n	8109d4a <HAL_TIM_PWM_Start+0x9e>
 8109d38:	687b      	ldr	r3, [r7, #4]
 8109d3a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8109d3e:	b2db      	uxtb	r3, r3
 8109d40:	2b01      	cmp	r3, #1
 8109d42:	bf14      	ite	ne
 8109d44:	2301      	movne	r3, #1
 8109d46:	2300      	moveq	r3, #0
 8109d48:	b2db      	uxtb	r3, r3
 8109d4a:	2b00      	cmp	r3, #0
 8109d4c:	d001      	beq.n	8109d52 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8109d4e:	2301      	movs	r3, #1
 8109d50:	e0a1      	b.n	8109e96 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8109d52:	683b      	ldr	r3, [r7, #0]
 8109d54:	2b00      	cmp	r3, #0
 8109d56:	d104      	bne.n	8109d62 <HAL_TIM_PWM_Start+0xb6>
 8109d58:	687b      	ldr	r3, [r7, #4]
 8109d5a:	2202      	movs	r2, #2
 8109d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8109d60:	e023      	b.n	8109daa <HAL_TIM_PWM_Start+0xfe>
 8109d62:	683b      	ldr	r3, [r7, #0]
 8109d64:	2b04      	cmp	r3, #4
 8109d66:	d104      	bne.n	8109d72 <HAL_TIM_PWM_Start+0xc6>
 8109d68:	687b      	ldr	r3, [r7, #4]
 8109d6a:	2202      	movs	r2, #2
 8109d6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8109d70:	e01b      	b.n	8109daa <HAL_TIM_PWM_Start+0xfe>
 8109d72:	683b      	ldr	r3, [r7, #0]
 8109d74:	2b08      	cmp	r3, #8
 8109d76:	d104      	bne.n	8109d82 <HAL_TIM_PWM_Start+0xd6>
 8109d78:	687b      	ldr	r3, [r7, #4]
 8109d7a:	2202      	movs	r2, #2
 8109d7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8109d80:	e013      	b.n	8109daa <HAL_TIM_PWM_Start+0xfe>
 8109d82:	683b      	ldr	r3, [r7, #0]
 8109d84:	2b0c      	cmp	r3, #12
 8109d86:	d104      	bne.n	8109d92 <HAL_TIM_PWM_Start+0xe6>
 8109d88:	687b      	ldr	r3, [r7, #4]
 8109d8a:	2202      	movs	r2, #2
 8109d8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8109d90:	e00b      	b.n	8109daa <HAL_TIM_PWM_Start+0xfe>
 8109d92:	683b      	ldr	r3, [r7, #0]
 8109d94:	2b10      	cmp	r3, #16
 8109d96:	d104      	bne.n	8109da2 <HAL_TIM_PWM_Start+0xf6>
 8109d98:	687b      	ldr	r3, [r7, #4]
 8109d9a:	2202      	movs	r2, #2
 8109d9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8109da0:	e003      	b.n	8109daa <HAL_TIM_PWM_Start+0xfe>
 8109da2:	687b      	ldr	r3, [r7, #4]
 8109da4:	2202      	movs	r2, #2
 8109da6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8109daa:	687b      	ldr	r3, [r7, #4]
 8109dac:	681b      	ldr	r3, [r3, #0]
 8109dae:	2201      	movs	r2, #1
 8109db0:	6839      	ldr	r1, [r7, #0]
 8109db2:	4618      	mov	r0, r3
 8109db4:	f001 f882 	bl	810aebc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8109db8:	687b      	ldr	r3, [r7, #4]
 8109dba:	681b      	ldr	r3, [r3, #0]
 8109dbc:	4a38      	ldr	r2, [pc, #224]	@ (8109ea0 <HAL_TIM_PWM_Start+0x1f4>)
 8109dbe:	4293      	cmp	r3, r2
 8109dc0:	d013      	beq.n	8109dea <HAL_TIM_PWM_Start+0x13e>
 8109dc2:	687b      	ldr	r3, [r7, #4]
 8109dc4:	681b      	ldr	r3, [r3, #0]
 8109dc6:	4a37      	ldr	r2, [pc, #220]	@ (8109ea4 <HAL_TIM_PWM_Start+0x1f8>)
 8109dc8:	4293      	cmp	r3, r2
 8109dca:	d00e      	beq.n	8109dea <HAL_TIM_PWM_Start+0x13e>
 8109dcc:	687b      	ldr	r3, [r7, #4]
 8109dce:	681b      	ldr	r3, [r3, #0]
 8109dd0:	4a35      	ldr	r2, [pc, #212]	@ (8109ea8 <HAL_TIM_PWM_Start+0x1fc>)
 8109dd2:	4293      	cmp	r3, r2
 8109dd4:	d009      	beq.n	8109dea <HAL_TIM_PWM_Start+0x13e>
 8109dd6:	687b      	ldr	r3, [r7, #4]
 8109dd8:	681b      	ldr	r3, [r3, #0]
 8109dda:	4a34      	ldr	r2, [pc, #208]	@ (8109eac <HAL_TIM_PWM_Start+0x200>)
 8109ddc:	4293      	cmp	r3, r2
 8109dde:	d004      	beq.n	8109dea <HAL_TIM_PWM_Start+0x13e>
 8109de0:	687b      	ldr	r3, [r7, #4]
 8109de2:	681b      	ldr	r3, [r3, #0]
 8109de4:	4a32      	ldr	r2, [pc, #200]	@ (8109eb0 <HAL_TIM_PWM_Start+0x204>)
 8109de6:	4293      	cmp	r3, r2
 8109de8:	d101      	bne.n	8109dee <HAL_TIM_PWM_Start+0x142>
 8109dea:	2301      	movs	r3, #1
 8109dec:	e000      	b.n	8109df0 <HAL_TIM_PWM_Start+0x144>
 8109dee:	2300      	movs	r3, #0
 8109df0:	2b00      	cmp	r3, #0
 8109df2:	d007      	beq.n	8109e04 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8109df4:	687b      	ldr	r3, [r7, #4]
 8109df6:	681b      	ldr	r3, [r3, #0]
 8109df8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8109dfa:	687b      	ldr	r3, [r7, #4]
 8109dfc:	681b      	ldr	r3, [r3, #0]
 8109dfe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8109e02:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8109e04:	687b      	ldr	r3, [r7, #4]
 8109e06:	681b      	ldr	r3, [r3, #0]
 8109e08:	4a25      	ldr	r2, [pc, #148]	@ (8109ea0 <HAL_TIM_PWM_Start+0x1f4>)
 8109e0a:	4293      	cmp	r3, r2
 8109e0c:	d022      	beq.n	8109e54 <HAL_TIM_PWM_Start+0x1a8>
 8109e0e:	687b      	ldr	r3, [r7, #4]
 8109e10:	681b      	ldr	r3, [r3, #0]
 8109e12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8109e16:	d01d      	beq.n	8109e54 <HAL_TIM_PWM_Start+0x1a8>
 8109e18:	687b      	ldr	r3, [r7, #4]
 8109e1a:	681b      	ldr	r3, [r3, #0]
 8109e1c:	4a25      	ldr	r2, [pc, #148]	@ (8109eb4 <HAL_TIM_PWM_Start+0x208>)
 8109e1e:	4293      	cmp	r3, r2
 8109e20:	d018      	beq.n	8109e54 <HAL_TIM_PWM_Start+0x1a8>
 8109e22:	687b      	ldr	r3, [r7, #4]
 8109e24:	681b      	ldr	r3, [r3, #0]
 8109e26:	4a24      	ldr	r2, [pc, #144]	@ (8109eb8 <HAL_TIM_PWM_Start+0x20c>)
 8109e28:	4293      	cmp	r3, r2
 8109e2a:	d013      	beq.n	8109e54 <HAL_TIM_PWM_Start+0x1a8>
 8109e2c:	687b      	ldr	r3, [r7, #4]
 8109e2e:	681b      	ldr	r3, [r3, #0]
 8109e30:	4a22      	ldr	r2, [pc, #136]	@ (8109ebc <HAL_TIM_PWM_Start+0x210>)
 8109e32:	4293      	cmp	r3, r2
 8109e34:	d00e      	beq.n	8109e54 <HAL_TIM_PWM_Start+0x1a8>
 8109e36:	687b      	ldr	r3, [r7, #4]
 8109e38:	681b      	ldr	r3, [r3, #0]
 8109e3a:	4a1a      	ldr	r2, [pc, #104]	@ (8109ea4 <HAL_TIM_PWM_Start+0x1f8>)
 8109e3c:	4293      	cmp	r3, r2
 8109e3e:	d009      	beq.n	8109e54 <HAL_TIM_PWM_Start+0x1a8>
 8109e40:	687b      	ldr	r3, [r7, #4]
 8109e42:	681b      	ldr	r3, [r3, #0]
 8109e44:	4a1e      	ldr	r2, [pc, #120]	@ (8109ec0 <HAL_TIM_PWM_Start+0x214>)
 8109e46:	4293      	cmp	r3, r2
 8109e48:	d004      	beq.n	8109e54 <HAL_TIM_PWM_Start+0x1a8>
 8109e4a:	687b      	ldr	r3, [r7, #4]
 8109e4c:	681b      	ldr	r3, [r3, #0]
 8109e4e:	4a16      	ldr	r2, [pc, #88]	@ (8109ea8 <HAL_TIM_PWM_Start+0x1fc>)
 8109e50:	4293      	cmp	r3, r2
 8109e52:	d115      	bne.n	8109e80 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8109e54:	687b      	ldr	r3, [r7, #4]
 8109e56:	681b      	ldr	r3, [r3, #0]
 8109e58:	689a      	ldr	r2, [r3, #8]
 8109e5a:	4b1a      	ldr	r3, [pc, #104]	@ (8109ec4 <HAL_TIM_PWM_Start+0x218>)
 8109e5c:	4013      	ands	r3, r2
 8109e5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8109e60:	68fb      	ldr	r3, [r7, #12]
 8109e62:	2b06      	cmp	r3, #6
 8109e64:	d015      	beq.n	8109e92 <HAL_TIM_PWM_Start+0x1e6>
 8109e66:	68fb      	ldr	r3, [r7, #12]
 8109e68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8109e6c:	d011      	beq.n	8109e92 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8109e6e:	687b      	ldr	r3, [r7, #4]
 8109e70:	681b      	ldr	r3, [r3, #0]
 8109e72:	681a      	ldr	r2, [r3, #0]
 8109e74:	687b      	ldr	r3, [r7, #4]
 8109e76:	681b      	ldr	r3, [r3, #0]
 8109e78:	f042 0201 	orr.w	r2, r2, #1
 8109e7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8109e7e:	e008      	b.n	8109e92 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8109e80:	687b      	ldr	r3, [r7, #4]
 8109e82:	681b      	ldr	r3, [r3, #0]
 8109e84:	681a      	ldr	r2, [r3, #0]
 8109e86:	687b      	ldr	r3, [r7, #4]
 8109e88:	681b      	ldr	r3, [r3, #0]
 8109e8a:	f042 0201 	orr.w	r2, r2, #1
 8109e8e:	601a      	str	r2, [r3, #0]
 8109e90:	e000      	b.n	8109e94 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8109e92:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8109e94:	2300      	movs	r3, #0
}
 8109e96:	4618      	mov	r0, r3
 8109e98:	3710      	adds	r7, #16
 8109e9a:	46bd      	mov	sp, r7
 8109e9c:	bd80      	pop	{r7, pc}
 8109e9e:	bf00      	nop
 8109ea0:	40010000 	.word	0x40010000
 8109ea4:	40010400 	.word	0x40010400
 8109ea8:	40014000 	.word	0x40014000
 8109eac:	40014400 	.word	0x40014400
 8109eb0:	40014800 	.word	0x40014800
 8109eb4:	40000400 	.word	0x40000400
 8109eb8:	40000800 	.word	0x40000800
 8109ebc:	40000c00 	.word	0x40000c00
 8109ec0:	40001800 	.word	0x40001800
 8109ec4:	00010007 	.word	0x00010007

08109ec8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8109ec8:	b580      	push	{r7, lr}
 8109eca:	b086      	sub	sp, #24
 8109ecc:	af00      	add	r7, sp, #0
 8109ece:	6078      	str	r0, [r7, #4]
 8109ed0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8109ed2:	687b      	ldr	r3, [r7, #4]
 8109ed4:	2b00      	cmp	r3, #0
 8109ed6:	d101      	bne.n	8109edc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8109ed8:	2301      	movs	r3, #1
 8109eda:	e097      	b.n	810a00c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8109edc:	687b      	ldr	r3, [r7, #4]
 8109ede:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8109ee2:	b2db      	uxtb	r3, r3
 8109ee4:	2b00      	cmp	r3, #0
 8109ee6:	d106      	bne.n	8109ef6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8109ee8:	687b      	ldr	r3, [r7, #4]
 8109eea:	2200      	movs	r2, #0
 8109eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8109ef0:	6878      	ldr	r0, [r7, #4]
 8109ef2:	f7f9 fc69 	bl	81037c8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8109ef6:	687b      	ldr	r3, [r7, #4]
 8109ef8:	2202      	movs	r2, #2
 8109efa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8109efe:	687b      	ldr	r3, [r7, #4]
 8109f00:	681b      	ldr	r3, [r3, #0]
 8109f02:	689b      	ldr	r3, [r3, #8]
 8109f04:	687a      	ldr	r2, [r7, #4]
 8109f06:	6812      	ldr	r2, [r2, #0]
 8109f08:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8109f0c:	f023 0307 	bic.w	r3, r3, #7
 8109f10:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8109f12:	687b      	ldr	r3, [r7, #4]
 8109f14:	681a      	ldr	r2, [r3, #0]
 8109f16:	687b      	ldr	r3, [r7, #4]
 8109f18:	3304      	adds	r3, #4
 8109f1a:	4619      	mov	r1, r3
 8109f1c:	4610      	mov	r0, r2
 8109f1e:	f000 fbb5 	bl	810a68c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8109f22:	687b      	ldr	r3, [r7, #4]
 8109f24:	681b      	ldr	r3, [r3, #0]
 8109f26:	689b      	ldr	r3, [r3, #8]
 8109f28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8109f2a:	687b      	ldr	r3, [r7, #4]
 8109f2c:	681b      	ldr	r3, [r3, #0]
 8109f2e:	699b      	ldr	r3, [r3, #24]
 8109f30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8109f32:	687b      	ldr	r3, [r7, #4]
 8109f34:	681b      	ldr	r3, [r3, #0]
 8109f36:	6a1b      	ldr	r3, [r3, #32]
 8109f38:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8109f3a:	683b      	ldr	r3, [r7, #0]
 8109f3c:	681b      	ldr	r3, [r3, #0]
 8109f3e:	697a      	ldr	r2, [r7, #20]
 8109f40:	4313      	orrs	r3, r2
 8109f42:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8109f44:	693b      	ldr	r3, [r7, #16]
 8109f46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8109f4a:	f023 0303 	bic.w	r3, r3, #3
 8109f4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8109f50:	683b      	ldr	r3, [r7, #0]
 8109f52:	689a      	ldr	r2, [r3, #8]
 8109f54:	683b      	ldr	r3, [r7, #0]
 8109f56:	699b      	ldr	r3, [r3, #24]
 8109f58:	021b      	lsls	r3, r3, #8
 8109f5a:	4313      	orrs	r3, r2
 8109f5c:	693a      	ldr	r2, [r7, #16]
 8109f5e:	4313      	orrs	r3, r2
 8109f60:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8109f62:	693b      	ldr	r3, [r7, #16]
 8109f64:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8109f68:	f023 030c 	bic.w	r3, r3, #12
 8109f6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8109f6e:	693b      	ldr	r3, [r7, #16]
 8109f70:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8109f74:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8109f78:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8109f7a:	683b      	ldr	r3, [r7, #0]
 8109f7c:	68da      	ldr	r2, [r3, #12]
 8109f7e:	683b      	ldr	r3, [r7, #0]
 8109f80:	69db      	ldr	r3, [r3, #28]
 8109f82:	021b      	lsls	r3, r3, #8
 8109f84:	4313      	orrs	r3, r2
 8109f86:	693a      	ldr	r2, [r7, #16]
 8109f88:	4313      	orrs	r3, r2
 8109f8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8109f8c:	683b      	ldr	r3, [r7, #0]
 8109f8e:	691b      	ldr	r3, [r3, #16]
 8109f90:	011a      	lsls	r2, r3, #4
 8109f92:	683b      	ldr	r3, [r7, #0]
 8109f94:	6a1b      	ldr	r3, [r3, #32]
 8109f96:	031b      	lsls	r3, r3, #12
 8109f98:	4313      	orrs	r3, r2
 8109f9a:	693a      	ldr	r2, [r7, #16]
 8109f9c:	4313      	orrs	r3, r2
 8109f9e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8109fa0:	68fb      	ldr	r3, [r7, #12]
 8109fa2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8109fa6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8109fa8:	68fb      	ldr	r3, [r7, #12]
 8109faa:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8109fae:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8109fb0:	683b      	ldr	r3, [r7, #0]
 8109fb2:	685a      	ldr	r2, [r3, #4]
 8109fb4:	683b      	ldr	r3, [r7, #0]
 8109fb6:	695b      	ldr	r3, [r3, #20]
 8109fb8:	011b      	lsls	r3, r3, #4
 8109fba:	4313      	orrs	r3, r2
 8109fbc:	68fa      	ldr	r2, [r7, #12]
 8109fbe:	4313      	orrs	r3, r2
 8109fc0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8109fc2:	687b      	ldr	r3, [r7, #4]
 8109fc4:	681b      	ldr	r3, [r3, #0]
 8109fc6:	697a      	ldr	r2, [r7, #20]
 8109fc8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8109fca:	687b      	ldr	r3, [r7, #4]
 8109fcc:	681b      	ldr	r3, [r3, #0]
 8109fce:	693a      	ldr	r2, [r7, #16]
 8109fd0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8109fd2:	687b      	ldr	r3, [r7, #4]
 8109fd4:	681b      	ldr	r3, [r3, #0]
 8109fd6:	68fa      	ldr	r2, [r7, #12]
 8109fd8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8109fda:	687b      	ldr	r3, [r7, #4]
 8109fdc:	2201      	movs	r2, #1
 8109fde:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8109fe2:	687b      	ldr	r3, [r7, #4]
 8109fe4:	2201      	movs	r2, #1
 8109fe6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8109fea:	687b      	ldr	r3, [r7, #4]
 8109fec:	2201      	movs	r2, #1
 8109fee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8109ff2:	687b      	ldr	r3, [r7, #4]
 8109ff4:	2201      	movs	r2, #1
 8109ff6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8109ffa:	687b      	ldr	r3, [r7, #4]
 8109ffc:	2201      	movs	r2, #1
 8109ffe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 810a002:	687b      	ldr	r3, [r7, #4]
 810a004:	2201      	movs	r2, #1
 810a006:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 810a00a:	2300      	movs	r3, #0
}
 810a00c:	4618      	mov	r0, r3
 810a00e:	3718      	adds	r7, #24
 810a010:	46bd      	mov	sp, r7
 810a012:	bd80      	pop	{r7, pc}

0810a014 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 810a014:	b580      	push	{r7, lr}
 810a016:	b084      	sub	sp, #16
 810a018:	af00      	add	r7, sp, #0
 810a01a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 810a01c:	687b      	ldr	r3, [r7, #4]
 810a01e:	681b      	ldr	r3, [r3, #0]
 810a020:	68db      	ldr	r3, [r3, #12]
 810a022:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 810a024:	687b      	ldr	r3, [r7, #4]
 810a026:	681b      	ldr	r3, [r3, #0]
 810a028:	691b      	ldr	r3, [r3, #16]
 810a02a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 810a02c:	68bb      	ldr	r3, [r7, #8]
 810a02e:	f003 0302 	and.w	r3, r3, #2
 810a032:	2b00      	cmp	r3, #0
 810a034:	d020      	beq.n	810a078 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 810a036:	68fb      	ldr	r3, [r7, #12]
 810a038:	f003 0302 	and.w	r3, r3, #2
 810a03c:	2b00      	cmp	r3, #0
 810a03e:	d01b      	beq.n	810a078 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 810a040:	687b      	ldr	r3, [r7, #4]
 810a042:	681b      	ldr	r3, [r3, #0]
 810a044:	f06f 0202 	mvn.w	r2, #2
 810a048:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 810a04a:	687b      	ldr	r3, [r7, #4]
 810a04c:	2201      	movs	r2, #1
 810a04e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 810a050:	687b      	ldr	r3, [r7, #4]
 810a052:	681b      	ldr	r3, [r3, #0]
 810a054:	699b      	ldr	r3, [r3, #24]
 810a056:	f003 0303 	and.w	r3, r3, #3
 810a05a:	2b00      	cmp	r3, #0
 810a05c:	d003      	beq.n	810a066 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 810a05e:	6878      	ldr	r0, [r7, #4]
 810a060:	f000 faf6 	bl	810a650 <HAL_TIM_IC_CaptureCallback>
 810a064:	e005      	b.n	810a072 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 810a066:	6878      	ldr	r0, [r7, #4]
 810a068:	f000 fae8 	bl	810a63c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 810a06c:	6878      	ldr	r0, [r7, #4]
 810a06e:	f000 faf9 	bl	810a664 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810a072:	687b      	ldr	r3, [r7, #4]
 810a074:	2200      	movs	r2, #0
 810a076:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 810a078:	68bb      	ldr	r3, [r7, #8]
 810a07a:	f003 0304 	and.w	r3, r3, #4
 810a07e:	2b00      	cmp	r3, #0
 810a080:	d020      	beq.n	810a0c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 810a082:	68fb      	ldr	r3, [r7, #12]
 810a084:	f003 0304 	and.w	r3, r3, #4
 810a088:	2b00      	cmp	r3, #0
 810a08a:	d01b      	beq.n	810a0c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 810a08c:	687b      	ldr	r3, [r7, #4]
 810a08e:	681b      	ldr	r3, [r3, #0]
 810a090:	f06f 0204 	mvn.w	r2, #4
 810a094:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 810a096:	687b      	ldr	r3, [r7, #4]
 810a098:	2202      	movs	r2, #2
 810a09a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 810a09c:	687b      	ldr	r3, [r7, #4]
 810a09e:	681b      	ldr	r3, [r3, #0]
 810a0a0:	699b      	ldr	r3, [r3, #24]
 810a0a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 810a0a6:	2b00      	cmp	r3, #0
 810a0a8:	d003      	beq.n	810a0b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 810a0aa:	6878      	ldr	r0, [r7, #4]
 810a0ac:	f000 fad0 	bl	810a650 <HAL_TIM_IC_CaptureCallback>
 810a0b0:	e005      	b.n	810a0be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810a0b2:	6878      	ldr	r0, [r7, #4]
 810a0b4:	f000 fac2 	bl	810a63c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 810a0b8:	6878      	ldr	r0, [r7, #4]
 810a0ba:	f000 fad3 	bl	810a664 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810a0be:	687b      	ldr	r3, [r7, #4]
 810a0c0:	2200      	movs	r2, #0
 810a0c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 810a0c4:	68bb      	ldr	r3, [r7, #8]
 810a0c6:	f003 0308 	and.w	r3, r3, #8
 810a0ca:	2b00      	cmp	r3, #0
 810a0cc:	d020      	beq.n	810a110 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 810a0ce:	68fb      	ldr	r3, [r7, #12]
 810a0d0:	f003 0308 	and.w	r3, r3, #8
 810a0d4:	2b00      	cmp	r3, #0
 810a0d6:	d01b      	beq.n	810a110 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 810a0d8:	687b      	ldr	r3, [r7, #4]
 810a0da:	681b      	ldr	r3, [r3, #0]
 810a0dc:	f06f 0208 	mvn.w	r2, #8
 810a0e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 810a0e2:	687b      	ldr	r3, [r7, #4]
 810a0e4:	2204      	movs	r2, #4
 810a0e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 810a0e8:	687b      	ldr	r3, [r7, #4]
 810a0ea:	681b      	ldr	r3, [r3, #0]
 810a0ec:	69db      	ldr	r3, [r3, #28]
 810a0ee:	f003 0303 	and.w	r3, r3, #3
 810a0f2:	2b00      	cmp	r3, #0
 810a0f4:	d003      	beq.n	810a0fe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 810a0f6:	6878      	ldr	r0, [r7, #4]
 810a0f8:	f000 faaa 	bl	810a650 <HAL_TIM_IC_CaptureCallback>
 810a0fc:	e005      	b.n	810a10a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810a0fe:	6878      	ldr	r0, [r7, #4]
 810a100:	f000 fa9c 	bl	810a63c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 810a104:	6878      	ldr	r0, [r7, #4]
 810a106:	f000 faad 	bl	810a664 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810a10a:	687b      	ldr	r3, [r7, #4]
 810a10c:	2200      	movs	r2, #0
 810a10e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 810a110:	68bb      	ldr	r3, [r7, #8]
 810a112:	f003 0310 	and.w	r3, r3, #16
 810a116:	2b00      	cmp	r3, #0
 810a118:	d020      	beq.n	810a15c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 810a11a:	68fb      	ldr	r3, [r7, #12]
 810a11c:	f003 0310 	and.w	r3, r3, #16
 810a120:	2b00      	cmp	r3, #0
 810a122:	d01b      	beq.n	810a15c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 810a124:	687b      	ldr	r3, [r7, #4]
 810a126:	681b      	ldr	r3, [r3, #0]
 810a128:	f06f 0210 	mvn.w	r2, #16
 810a12c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 810a12e:	687b      	ldr	r3, [r7, #4]
 810a130:	2208      	movs	r2, #8
 810a132:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 810a134:	687b      	ldr	r3, [r7, #4]
 810a136:	681b      	ldr	r3, [r3, #0]
 810a138:	69db      	ldr	r3, [r3, #28]
 810a13a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 810a13e:	2b00      	cmp	r3, #0
 810a140:	d003      	beq.n	810a14a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 810a142:	6878      	ldr	r0, [r7, #4]
 810a144:	f000 fa84 	bl	810a650 <HAL_TIM_IC_CaptureCallback>
 810a148:	e005      	b.n	810a156 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810a14a:	6878      	ldr	r0, [r7, #4]
 810a14c:	f000 fa76 	bl	810a63c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 810a150:	6878      	ldr	r0, [r7, #4]
 810a152:	f000 fa87 	bl	810a664 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810a156:	687b      	ldr	r3, [r7, #4]
 810a158:	2200      	movs	r2, #0
 810a15a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 810a15c:	68bb      	ldr	r3, [r7, #8]
 810a15e:	f003 0301 	and.w	r3, r3, #1
 810a162:	2b00      	cmp	r3, #0
 810a164:	d00c      	beq.n	810a180 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 810a166:	68fb      	ldr	r3, [r7, #12]
 810a168:	f003 0301 	and.w	r3, r3, #1
 810a16c:	2b00      	cmp	r3, #0
 810a16e:	d007      	beq.n	810a180 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 810a170:	687b      	ldr	r3, [r7, #4]
 810a172:	681b      	ldr	r3, [r3, #0]
 810a174:	f06f 0201 	mvn.w	r2, #1
 810a178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 810a17a:	6878      	ldr	r0, [r7, #4]
 810a17c:	f7f9 f980 	bl	8103480 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 810a180:	68bb      	ldr	r3, [r7, #8]
 810a182:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 810a186:	2b00      	cmp	r3, #0
 810a188:	d104      	bne.n	810a194 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 810a18a:	68bb      	ldr	r3, [r7, #8]
 810a18c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 810a190:	2b00      	cmp	r3, #0
 810a192:	d00c      	beq.n	810a1ae <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 810a194:	68fb      	ldr	r3, [r7, #12]
 810a196:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 810a19a:	2b00      	cmp	r3, #0
 810a19c:	d007      	beq.n	810a1ae <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 810a19e:	687b      	ldr	r3, [r7, #4]
 810a1a0:	681b      	ldr	r3, [r3, #0]
 810a1a2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 810a1a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 810a1a8:	6878      	ldr	r0, [r7, #4]
 810a1aa:	f000 ffc3 	bl	810b134 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 810a1ae:	68bb      	ldr	r3, [r7, #8]
 810a1b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 810a1b4:	2b00      	cmp	r3, #0
 810a1b6:	d00c      	beq.n	810a1d2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 810a1b8:	68fb      	ldr	r3, [r7, #12]
 810a1ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 810a1be:	2b00      	cmp	r3, #0
 810a1c0:	d007      	beq.n	810a1d2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 810a1c2:	687b      	ldr	r3, [r7, #4]
 810a1c4:	681b      	ldr	r3, [r3, #0]
 810a1c6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 810a1ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 810a1cc:	6878      	ldr	r0, [r7, #4]
 810a1ce:	f000 ffbb 	bl	810b148 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 810a1d2:	68bb      	ldr	r3, [r7, #8]
 810a1d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 810a1d8:	2b00      	cmp	r3, #0
 810a1da:	d00c      	beq.n	810a1f6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 810a1dc:	68fb      	ldr	r3, [r7, #12]
 810a1de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 810a1e2:	2b00      	cmp	r3, #0
 810a1e4:	d007      	beq.n	810a1f6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 810a1e6:	687b      	ldr	r3, [r7, #4]
 810a1e8:	681b      	ldr	r3, [r3, #0]
 810a1ea:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 810a1ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 810a1f0:	6878      	ldr	r0, [r7, #4]
 810a1f2:	f000 fa41 	bl	810a678 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 810a1f6:	68bb      	ldr	r3, [r7, #8]
 810a1f8:	f003 0320 	and.w	r3, r3, #32
 810a1fc:	2b00      	cmp	r3, #0
 810a1fe:	d00c      	beq.n	810a21a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 810a200:	68fb      	ldr	r3, [r7, #12]
 810a202:	f003 0320 	and.w	r3, r3, #32
 810a206:	2b00      	cmp	r3, #0
 810a208:	d007      	beq.n	810a21a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 810a20a:	687b      	ldr	r3, [r7, #4]
 810a20c:	681b      	ldr	r3, [r3, #0]
 810a20e:	f06f 0220 	mvn.w	r2, #32
 810a212:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 810a214:	6878      	ldr	r0, [r7, #4]
 810a216:	f000 ff83 	bl	810b120 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 810a21a:	bf00      	nop
 810a21c:	3710      	adds	r7, #16
 810a21e:	46bd      	mov	sp, r7
 810a220:	bd80      	pop	{r7, pc}
	...

0810a224 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 810a224:	b580      	push	{r7, lr}
 810a226:	b086      	sub	sp, #24
 810a228:	af00      	add	r7, sp, #0
 810a22a:	60f8      	str	r0, [r7, #12]
 810a22c:	60b9      	str	r1, [r7, #8]
 810a22e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 810a230:	2300      	movs	r3, #0
 810a232:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 810a234:	68fb      	ldr	r3, [r7, #12]
 810a236:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 810a23a:	2b01      	cmp	r3, #1
 810a23c:	d101      	bne.n	810a242 <HAL_TIM_PWM_ConfigChannel+0x1e>
 810a23e:	2302      	movs	r3, #2
 810a240:	e0ff      	b.n	810a442 <HAL_TIM_PWM_ConfigChannel+0x21e>
 810a242:	68fb      	ldr	r3, [r7, #12]
 810a244:	2201      	movs	r2, #1
 810a246:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 810a24a:	687b      	ldr	r3, [r7, #4]
 810a24c:	2b14      	cmp	r3, #20
 810a24e:	f200 80f0 	bhi.w	810a432 <HAL_TIM_PWM_ConfigChannel+0x20e>
 810a252:	a201      	add	r2, pc, #4	@ (adr r2, 810a258 <HAL_TIM_PWM_ConfigChannel+0x34>)
 810a254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810a258:	0810a2ad 	.word	0x0810a2ad
 810a25c:	0810a433 	.word	0x0810a433
 810a260:	0810a433 	.word	0x0810a433
 810a264:	0810a433 	.word	0x0810a433
 810a268:	0810a2ed 	.word	0x0810a2ed
 810a26c:	0810a433 	.word	0x0810a433
 810a270:	0810a433 	.word	0x0810a433
 810a274:	0810a433 	.word	0x0810a433
 810a278:	0810a32f 	.word	0x0810a32f
 810a27c:	0810a433 	.word	0x0810a433
 810a280:	0810a433 	.word	0x0810a433
 810a284:	0810a433 	.word	0x0810a433
 810a288:	0810a36f 	.word	0x0810a36f
 810a28c:	0810a433 	.word	0x0810a433
 810a290:	0810a433 	.word	0x0810a433
 810a294:	0810a433 	.word	0x0810a433
 810a298:	0810a3b1 	.word	0x0810a3b1
 810a29c:	0810a433 	.word	0x0810a433
 810a2a0:	0810a433 	.word	0x0810a433
 810a2a4:	0810a433 	.word	0x0810a433
 810a2a8:	0810a3f1 	.word	0x0810a3f1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 810a2ac:	68fb      	ldr	r3, [r7, #12]
 810a2ae:	681b      	ldr	r3, [r3, #0]
 810a2b0:	68b9      	ldr	r1, [r7, #8]
 810a2b2:	4618      	mov	r0, r3
 810a2b4:	f000 fa90 	bl	810a7d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 810a2b8:	68fb      	ldr	r3, [r7, #12]
 810a2ba:	681b      	ldr	r3, [r3, #0]
 810a2bc:	699a      	ldr	r2, [r3, #24]
 810a2be:	68fb      	ldr	r3, [r7, #12]
 810a2c0:	681b      	ldr	r3, [r3, #0]
 810a2c2:	f042 0208 	orr.w	r2, r2, #8
 810a2c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 810a2c8:	68fb      	ldr	r3, [r7, #12]
 810a2ca:	681b      	ldr	r3, [r3, #0]
 810a2cc:	699a      	ldr	r2, [r3, #24]
 810a2ce:	68fb      	ldr	r3, [r7, #12]
 810a2d0:	681b      	ldr	r3, [r3, #0]
 810a2d2:	f022 0204 	bic.w	r2, r2, #4
 810a2d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 810a2d8:	68fb      	ldr	r3, [r7, #12]
 810a2da:	681b      	ldr	r3, [r3, #0]
 810a2dc:	6999      	ldr	r1, [r3, #24]
 810a2de:	68bb      	ldr	r3, [r7, #8]
 810a2e0:	691a      	ldr	r2, [r3, #16]
 810a2e2:	68fb      	ldr	r3, [r7, #12]
 810a2e4:	681b      	ldr	r3, [r3, #0]
 810a2e6:	430a      	orrs	r2, r1
 810a2e8:	619a      	str	r2, [r3, #24]
      break;
 810a2ea:	e0a5      	b.n	810a438 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 810a2ec:	68fb      	ldr	r3, [r7, #12]
 810a2ee:	681b      	ldr	r3, [r3, #0]
 810a2f0:	68b9      	ldr	r1, [r7, #8]
 810a2f2:	4618      	mov	r0, r3
 810a2f4:	f000 fb00 	bl	810a8f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 810a2f8:	68fb      	ldr	r3, [r7, #12]
 810a2fa:	681b      	ldr	r3, [r3, #0]
 810a2fc:	699a      	ldr	r2, [r3, #24]
 810a2fe:	68fb      	ldr	r3, [r7, #12]
 810a300:	681b      	ldr	r3, [r3, #0]
 810a302:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 810a306:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 810a308:	68fb      	ldr	r3, [r7, #12]
 810a30a:	681b      	ldr	r3, [r3, #0]
 810a30c:	699a      	ldr	r2, [r3, #24]
 810a30e:	68fb      	ldr	r3, [r7, #12]
 810a310:	681b      	ldr	r3, [r3, #0]
 810a312:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 810a316:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 810a318:	68fb      	ldr	r3, [r7, #12]
 810a31a:	681b      	ldr	r3, [r3, #0]
 810a31c:	6999      	ldr	r1, [r3, #24]
 810a31e:	68bb      	ldr	r3, [r7, #8]
 810a320:	691b      	ldr	r3, [r3, #16]
 810a322:	021a      	lsls	r2, r3, #8
 810a324:	68fb      	ldr	r3, [r7, #12]
 810a326:	681b      	ldr	r3, [r3, #0]
 810a328:	430a      	orrs	r2, r1
 810a32a:	619a      	str	r2, [r3, #24]
      break;
 810a32c:	e084      	b.n	810a438 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 810a32e:	68fb      	ldr	r3, [r7, #12]
 810a330:	681b      	ldr	r3, [r3, #0]
 810a332:	68b9      	ldr	r1, [r7, #8]
 810a334:	4618      	mov	r0, r3
 810a336:	f000 fb69 	bl	810aa0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 810a33a:	68fb      	ldr	r3, [r7, #12]
 810a33c:	681b      	ldr	r3, [r3, #0]
 810a33e:	69da      	ldr	r2, [r3, #28]
 810a340:	68fb      	ldr	r3, [r7, #12]
 810a342:	681b      	ldr	r3, [r3, #0]
 810a344:	f042 0208 	orr.w	r2, r2, #8
 810a348:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 810a34a:	68fb      	ldr	r3, [r7, #12]
 810a34c:	681b      	ldr	r3, [r3, #0]
 810a34e:	69da      	ldr	r2, [r3, #28]
 810a350:	68fb      	ldr	r3, [r7, #12]
 810a352:	681b      	ldr	r3, [r3, #0]
 810a354:	f022 0204 	bic.w	r2, r2, #4
 810a358:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 810a35a:	68fb      	ldr	r3, [r7, #12]
 810a35c:	681b      	ldr	r3, [r3, #0]
 810a35e:	69d9      	ldr	r1, [r3, #28]
 810a360:	68bb      	ldr	r3, [r7, #8]
 810a362:	691a      	ldr	r2, [r3, #16]
 810a364:	68fb      	ldr	r3, [r7, #12]
 810a366:	681b      	ldr	r3, [r3, #0]
 810a368:	430a      	orrs	r2, r1
 810a36a:	61da      	str	r2, [r3, #28]
      break;
 810a36c:	e064      	b.n	810a438 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 810a36e:	68fb      	ldr	r3, [r7, #12]
 810a370:	681b      	ldr	r3, [r3, #0]
 810a372:	68b9      	ldr	r1, [r7, #8]
 810a374:	4618      	mov	r0, r3
 810a376:	f000 fbd1 	bl	810ab1c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 810a37a:	68fb      	ldr	r3, [r7, #12]
 810a37c:	681b      	ldr	r3, [r3, #0]
 810a37e:	69da      	ldr	r2, [r3, #28]
 810a380:	68fb      	ldr	r3, [r7, #12]
 810a382:	681b      	ldr	r3, [r3, #0]
 810a384:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 810a388:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 810a38a:	68fb      	ldr	r3, [r7, #12]
 810a38c:	681b      	ldr	r3, [r3, #0]
 810a38e:	69da      	ldr	r2, [r3, #28]
 810a390:	68fb      	ldr	r3, [r7, #12]
 810a392:	681b      	ldr	r3, [r3, #0]
 810a394:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 810a398:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 810a39a:	68fb      	ldr	r3, [r7, #12]
 810a39c:	681b      	ldr	r3, [r3, #0]
 810a39e:	69d9      	ldr	r1, [r3, #28]
 810a3a0:	68bb      	ldr	r3, [r7, #8]
 810a3a2:	691b      	ldr	r3, [r3, #16]
 810a3a4:	021a      	lsls	r2, r3, #8
 810a3a6:	68fb      	ldr	r3, [r7, #12]
 810a3a8:	681b      	ldr	r3, [r3, #0]
 810a3aa:	430a      	orrs	r2, r1
 810a3ac:	61da      	str	r2, [r3, #28]
      break;
 810a3ae:	e043      	b.n	810a438 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 810a3b0:	68fb      	ldr	r3, [r7, #12]
 810a3b2:	681b      	ldr	r3, [r3, #0]
 810a3b4:	68b9      	ldr	r1, [r7, #8]
 810a3b6:	4618      	mov	r0, r3
 810a3b8:	f000 fc1a 	bl	810abf0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 810a3bc:	68fb      	ldr	r3, [r7, #12]
 810a3be:	681b      	ldr	r3, [r3, #0]
 810a3c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 810a3c2:	68fb      	ldr	r3, [r7, #12]
 810a3c4:	681b      	ldr	r3, [r3, #0]
 810a3c6:	f042 0208 	orr.w	r2, r2, #8
 810a3ca:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 810a3cc:	68fb      	ldr	r3, [r7, #12]
 810a3ce:	681b      	ldr	r3, [r3, #0]
 810a3d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 810a3d2:	68fb      	ldr	r3, [r7, #12]
 810a3d4:	681b      	ldr	r3, [r3, #0]
 810a3d6:	f022 0204 	bic.w	r2, r2, #4
 810a3da:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 810a3dc:	68fb      	ldr	r3, [r7, #12]
 810a3de:	681b      	ldr	r3, [r3, #0]
 810a3e0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 810a3e2:	68bb      	ldr	r3, [r7, #8]
 810a3e4:	691a      	ldr	r2, [r3, #16]
 810a3e6:	68fb      	ldr	r3, [r7, #12]
 810a3e8:	681b      	ldr	r3, [r3, #0]
 810a3ea:	430a      	orrs	r2, r1
 810a3ec:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 810a3ee:	e023      	b.n	810a438 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 810a3f0:	68fb      	ldr	r3, [r7, #12]
 810a3f2:	681b      	ldr	r3, [r3, #0]
 810a3f4:	68b9      	ldr	r1, [r7, #8]
 810a3f6:	4618      	mov	r0, r3
 810a3f8:	f000 fc5e 	bl	810acb8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 810a3fc:	68fb      	ldr	r3, [r7, #12]
 810a3fe:	681b      	ldr	r3, [r3, #0]
 810a400:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 810a402:	68fb      	ldr	r3, [r7, #12]
 810a404:	681b      	ldr	r3, [r3, #0]
 810a406:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 810a40a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 810a40c:	68fb      	ldr	r3, [r7, #12]
 810a40e:	681b      	ldr	r3, [r3, #0]
 810a410:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 810a412:	68fb      	ldr	r3, [r7, #12]
 810a414:	681b      	ldr	r3, [r3, #0]
 810a416:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 810a41a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 810a41c:	68fb      	ldr	r3, [r7, #12]
 810a41e:	681b      	ldr	r3, [r3, #0]
 810a420:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 810a422:	68bb      	ldr	r3, [r7, #8]
 810a424:	691b      	ldr	r3, [r3, #16]
 810a426:	021a      	lsls	r2, r3, #8
 810a428:	68fb      	ldr	r3, [r7, #12]
 810a42a:	681b      	ldr	r3, [r3, #0]
 810a42c:	430a      	orrs	r2, r1
 810a42e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 810a430:	e002      	b.n	810a438 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 810a432:	2301      	movs	r3, #1
 810a434:	75fb      	strb	r3, [r7, #23]
      break;
 810a436:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 810a438:	68fb      	ldr	r3, [r7, #12]
 810a43a:	2200      	movs	r2, #0
 810a43c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 810a440:	7dfb      	ldrb	r3, [r7, #23]
}
 810a442:	4618      	mov	r0, r3
 810a444:	3718      	adds	r7, #24
 810a446:	46bd      	mov	sp, r7
 810a448:	bd80      	pop	{r7, pc}
 810a44a:	bf00      	nop

0810a44c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 810a44c:	b580      	push	{r7, lr}
 810a44e:	b084      	sub	sp, #16
 810a450:	af00      	add	r7, sp, #0
 810a452:	6078      	str	r0, [r7, #4]
 810a454:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 810a456:	2300      	movs	r3, #0
 810a458:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 810a45a:	687b      	ldr	r3, [r7, #4]
 810a45c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 810a460:	2b01      	cmp	r3, #1
 810a462:	d101      	bne.n	810a468 <HAL_TIM_ConfigClockSource+0x1c>
 810a464:	2302      	movs	r3, #2
 810a466:	e0de      	b.n	810a626 <HAL_TIM_ConfigClockSource+0x1da>
 810a468:	687b      	ldr	r3, [r7, #4]
 810a46a:	2201      	movs	r2, #1
 810a46c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 810a470:	687b      	ldr	r3, [r7, #4]
 810a472:	2202      	movs	r2, #2
 810a474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 810a478:	687b      	ldr	r3, [r7, #4]
 810a47a:	681b      	ldr	r3, [r3, #0]
 810a47c:	689b      	ldr	r3, [r3, #8]
 810a47e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 810a480:	68bb      	ldr	r3, [r7, #8]
 810a482:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 810a486:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 810a48a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 810a48c:	68bb      	ldr	r3, [r7, #8]
 810a48e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 810a492:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 810a494:	687b      	ldr	r3, [r7, #4]
 810a496:	681b      	ldr	r3, [r3, #0]
 810a498:	68ba      	ldr	r2, [r7, #8]
 810a49a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 810a49c:	683b      	ldr	r3, [r7, #0]
 810a49e:	681b      	ldr	r3, [r3, #0]
 810a4a0:	4a63      	ldr	r2, [pc, #396]	@ (810a630 <HAL_TIM_ConfigClockSource+0x1e4>)
 810a4a2:	4293      	cmp	r3, r2
 810a4a4:	f000 80a9 	beq.w	810a5fa <HAL_TIM_ConfigClockSource+0x1ae>
 810a4a8:	4a61      	ldr	r2, [pc, #388]	@ (810a630 <HAL_TIM_ConfigClockSource+0x1e4>)
 810a4aa:	4293      	cmp	r3, r2
 810a4ac:	f200 80ae 	bhi.w	810a60c <HAL_TIM_ConfigClockSource+0x1c0>
 810a4b0:	4a60      	ldr	r2, [pc, #384]	@ (810a634 <HAL_TIM_ConfigClockSource+0x1e8>)
 810a4b2:	4293      	cmp	r3, r2
 810a4b4:	f000 80a1 	beq.w	810a5fa <HAL_TIM_ConfigClockSource+0x1ae>
 810a4b8:	4a5e      	ldr	r2, [pc, #376]	@ (810a634 <HAL_TIM_ConfigClockSource+0x1e8>)
 810a4ba:	4293      	cmp	r3, r2
 810a4bc:	f200 80a6 	bhi.w	810a60c <HAL_TIM_ConfigClockSource+0x1c0>
 810a4c0:	4a5d      	ldr	r2, [pc, #372]	@ (810a638 <HAL_TIM_ConfigClockSource+0x1ec>)
 810a4c2:	4293      	cmp	r3, r2
 810a4c4:	f000 8099 	beq.w	810a5fa <HAL_TIM_ConfigClockSource+0x1ae>
 810a4c8:	4a5b      	ldr	r2, [pc, #364]	@ (810a638 <HAL_TIM_ConfigClockSource+0x1ec>)
 810a4ca:	4293      	cmp	r3, r2
 810a4cc:	f200 809e 	bhi.w	810a60c <HAL_TIM_ConfigClockSource+0x1c0>
 810a4d0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 810a4d4:	f000 8091 	beq.w	810a5fa <HAL_TIM_ConfigClockSource+0x1ae>
 810a4d8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 810a4dc:	f200 8096 	bhi.w	810a60c <HAL_TIM_ConfigClockSource+0x1c0>
 810a4e0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 810a4e4:	f000 8089 	beq.w	810a5fa <HAL_TIM_ConfigClockSource+0x1ae>
 810a4e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 810a4ec:	f200 808e 	bhi.w	810a60c <HAL_TIM_ConfigClockSource+0x1c0>
 810a4f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 810a4f4:	d03e      	beq.n	810a574 <HAL_TIM_ConfigClockSource+0x128>
 810a4f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 810a4fa:	f200 8087 	bhi.w	810a60c <HAL_TIM_ConfigClockSource+0x1c0>
 810a4fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 810a502:	f000 8086 	beq.w	810a612 <HAL_TIM_ConfigClockSource+0x1c6>
 810a506:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 810a50a:	d87f      	bhi.n	810a60c <HAL_TIM_ConfigClockSource+0x1c0>
 810a50c:	2b70      	cmp	r3, #112	@ 0x70
 810a50e:	d01a      	beq.n	810a546 <HAL_TIM_ConfigClockSource+0xfa>
 810a510:	2b70      	cmp	r3, #112	@ 0x70
 810a512:	d87b      	bhi.n	810a60c <HAL_TIM_ConfigClockSource+0x1c0>
 810a514:	2b60      	cmp	r3, #96	@ 0x60
 810a516:	d050      	beq.n	810a5ba <HAL_TIM_ConfigClockSource+0x16e>
 810a518:	2b60      	cmp	r3, #96	@ 0x60
 810a51a:	d877      	bhi.n	810a60c <HAL_TIM_ConfigClockSource+0x1c0>
 810a51c:	2b50      	cmp	r3, #80	@ 0x50
 810a51e:	d03c      	beq.n	810a59a <HAL_TIM_ConfigClockSource+0x14e>
 810a520:	2b50      	cmp	r3, #80	@ 0x50
 810a522:	d873      	bhi.n	810a60c <HAL_TIM_ConfigClockSource+0x1c0>
 810a524:	2b40      	cmp	r3, #64	@ 0x40
 810a526:	d058      	beq.n	810a5da <HAL_TIM_ConfigClockSource+0x18e>
 810a528:	2b40      	cmp	r3, #64	@ 0x40
 810a52a:	d86f      	bhi.n	810a60c <HAL_TIM_ConfigClockSource+0x1c0>
 810a52c:	2b30      	cmp	r3, #48	@ 0x30
 810a52e:	d064      	beq.n	810a5fa <HAL_TIM_ConfigClockSource+0x1ae>
 810a530:	2b30      	cmp	r3, #48	@ 0x30
 810a532:	d86b      	bhi.n	810a60c <HAL_TIM_ConfigClockSource+0x1c0>
 810a534:	2b20      	cmp	r3, #32
 810a536:	d060      	beq.n	810a5fa <HAL_TIM_ConfigClockSource+0x1ae>
 810a538:	2b20      	cmp	r3, #32
 810a53a:	d867      	bhi.n	810a60c <HAL_TIM_ConfigClockSource+0x1c0>
 810a53c:	2b00      	cmp	r3, #0
 810a53e:	d05c      	beq.n	810a5fa <HAL_TIM_ConfigClockSource+0x1ae>
 810a540:	2b10      	cmp	r3, #16
 810a542:	d05a      	beq.n	810a5fa <HAL_TIM_ConfigClockSource+0x1ae>
 810a544:	e062      	b.n	810a60c <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 810a546:	687b      	ldr	r3, [r7, #4]
 810a548:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 810a54a:	683b      	ldr	r3, [r7, #0]
 810a54c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 810a54e:	683b      	ldr	r3, [r7, #0]
 810a550:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 810a552:	683b      	ldr	r3, [r7, #0]
 810a554:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 810a556:	f000 fc91 	bl	810ae7c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 810a55a:	687b      	ldr	r3, [r7, #4]
 810a55c:	681b      	ldr	r3, [r3, #0]
 810a55e:	689b      	ldr	r3, [r3, #8]
 810a560:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 810a562:	68bb      	ldr	r3, [r7, #8]
 810a564:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 810a568:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 810a56a:	687b      	ldr	r3, [r7, #4]
 810a56c:	681b      	ldr	r3, [r3, #0]
 810a56e:	68ba      	ldr	r2, [r7, #8]
 810a570:	609a      	str	r2, [r3, #8]
      break;
 810a572:	e04f      	b.n	810a614 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 810a574:	687b      	ldr	r3, [r7, #4]
 810a576:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 810a578:	683b      	ldr	r3, [r7, #0]
 810a57a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 810a57c:	683b      	ldr	r3, [r7, #0]
 810a57e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 810a580:	683b      	ldr	r3, [r7, #0]
 810a582:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 810a584:	f000 fc7a 	bl	810ae7c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 810a588:	687b      	ldr	r3, [r7, #4]
 810a58a:	681b      	ldr	r3, [r3, #0]
 810a58c:	689a      	ldr	r2, [r3, #8]
 810a58e:	687b      	ldr	r3, [r7, #4]
 810a590:	681b      	ldr	r3, [r3, #0]
 810a592:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 810a596:	609a      	str	r2, [r3, #8]
      break;
 810a598:	e03c      	b.n	810a614 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 810a59a:	687b      	ldr	r3, [r7, #4]
 810a59c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 810a59e:	683b      	ldr	r3, [r7, #0]
 810a5a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 810a5a2:	683b      	ldr	r3, [r7, #0]
 810a5a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 810a5a6:	461a      	mov	r2, r3
 810a5a8:	f000 fbec 	bl	810ad84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 810a5ac:	687b      	ldr	r3, [r7, #4]
 810a5ae:	681b      	ldr	r3, [r3, #0]
 810a5b0:	2150      	movs	r1, #80	@ 0x50
 810a5b2:	4618      	mov	r0, r3
 810a5b4:	f000 fc45 	bl	810ae42 <TIM_ITRx_SetConfig>
      break;
 810a5b8:	e02c      	b.n	810a614 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 810a5ba:	687b      	ldr	r3, [r7, #4]
 810a5bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 810a5be:	683b      	ldr	r3, [r7, #0]
 810a5c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 810a5c2:	683b      	ldr	r3, [r7, #0]
 810a5c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 810a5c6:	461a      	mov	r2, r3
 810a5c8:	f000 fc0b 	bl	810ade2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 810a5cc:	687b      	ldr	r3, [r7, #4]
 810a5ce:	681b      	ldr	r3, [r3, #0]
 810a5d0:	2160      	movs	r1, #96	@ 0x60
 810a5d2:	4618      	mov	r0, r3
 810a5d4:	f000 fc35 	bl	810ae42 <TIM_ITRx_SetConfig>
      break;
 810a5d8:	e01c      	b.n	810a614 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 810a5da:	687b      	ldr	r3, [r7, #4]
 810a5dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 810a5de:	683b      	ldr	r3, [r7, #0]
 810a5e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 810a5e2:	683b      	ldr	r3, [r7, #0]
 810a5e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 810a5e6:	461a      	mov	r2, r3
 810a5e8:	f000 fbcc 	bl	810ad84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 810a5ec:	687b      	ldr	r3, [r7, #4]
 810a5ee:	681b      	ldr	r3, [r3, #0]
 810a5f0:	2140      	movs	r1, #64	@ 0x40
 810a5f2:	4618      	mov	r0, r3
 810a5f4:	f000 fc25 	bl	810ae42 <TIM_ITRx_SetConfig>
      break;
 810a5f8:	e00c      	b.n	810a614 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 810a5fa:	687b      	ldr	r3, [r7, #4]
 810a5fc:	681a      	ldr	r2, [r3, #0]
 810a5fe:	683b      	ldr	r3, [r7, #0]
 810a600:	681b      	ldr	r3, [r3, #0]
 810a602:	4619      	mov	r1, r3
 810a604:	4610      	mov	r0, r2
 810a606:	f000 fc1c 	bl	810ae42 <TIM_ITRx_SetConfig>
      break;
 810a60a:	e003      	b.n	810a614 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 810a60c:	2301      	movs	r3, #1
 810a60e:	73fb      	strb	r3, [r7, #15]
      break;
 810a610:	e000      	b.n	810a614 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 810a612:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 810a614:	687b      	ldr	r3, [r7, #4]
 810a616:	2201      	movs	r2, #1
 810a618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 810a61c:	687b      	ldr	r3, [r7, #4]
 810a61e:	2200      	movs	r2, #0
 810a620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 810a624:	7bfb      	ldrb	r3, [r7, #15]
}
 810a626:	4618      	mov	r0, r3
 810a628:	3710      	adds	r7, #16
 810a62a:	46bd      	mov	sp, r7
 810a62c:	bd80      	pop	{r7, pc}
 810a62e:	bf00      	nop
 810a630:	00100040 	.word	0x00100040
 810a634:	00100030 	.word	0x00100030
 810a638:	00100020 	.word	0x00100020

0810a63c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 810a63c:	b480      	push	{r7}
 810a63e:	b083      	sub	sp, #12
 810a640:	af00      	add	r7, sp, #0
 810a642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 810a644:	bf00      	nop
 810a646:	370c      	adds	r7, #12
 810a648:	46bd      	mov	sp, r7
 810a64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a64e:	4770      	bx	lr

0810a650 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 810a650:	b480      	push	{r7}
 810a652:	b083      	sub	sp, #12
 810a654:	af00      	add	r7, sp, #0
 810a656:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 810a658:	bf00      	nop
 810a65a:	370c      	adds	r7, #12
 810a65c:	46bd      	mov	sp, r7
 810a65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a662:	4770      	bx	lr

0810a664 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 810a664:	b480      	push	{r7}
 810a666:	b083      	sub	sp, #12
 810a668:	af00      	add	r7, sp, #0
 810a66a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 810a66c:	bf00      	nop
 810a66e:	370c      	adds	r7, #12
 810a670:	46bd      	mov	sp, r7
 810a672:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a676:	4770      	bx	lr

0810a678 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 810a678:	b480      	push	{r7}
 810a67a:	b083      	sub	sp, #12
 810a67c:	af00      	add	r7, sp, #0
 810a67e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 810a680:	bf00      	nop
 810a682:	370c      	adds	r7, #12
 810a684:	46bd      	mov	sp, r7
 810a686:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a68a:	4770      	bx	lr

0810a68c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 810a68c:	b480      	push	{r7}
 810a68e:	b085      	sub	sp, #20
 810a690:	af00      	add	r7, sp, #0
 810a692:	6078      	str	r0, [r7, #4]
 810a694:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 810a696:	687b      	ldr	r3, [r7, #4]
 810a698:	681b      	ldr	r3, [r3, #0]
 810a69a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 810a69c:	687b      	ldr	r3, [r7, #4]
 810a69e:	4a46      	ldr	r2, [pc, #280]	@ (810a7b8 <TIM_Base_SetConfig+0x12c>)
 810a6a0:	4293      	cmp	r3, r2
 810a6a2:	d013      	beq.n	810a6cc <TIM_Base_SetConfig+0x40>
 810a6a4:	687b      	ldr	r3, [r7, #4]
 810a6a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810a6aa:	d00f      	beq.n	810a6cc <TIM_Base_SetConfig+0x40>
 810a6ac:	687b      	ldr	r3, [r7, #4]
 810a6ae:	4a43      	ldr	r2, [pc, #268]	@ (810a7bc <TIM_Base_SetConfig+0x130>)
 810a6b0:	4293      	cmp	r3, r2
 810a6b2:	d00b      	beq.n	810a6cc <TIM_Base_SetConfig+0x40>
 810a6b4:	687b      	ldr	r3, [r7, #4]
 810a6b6:	4a42      	ldr	r2, [pc, #264]	@ (810a7c0 <TIM_Base_SetConfig+0x134>)
 810a6b8:	4293      	cmp	r3, r2
 810a6ba:	d007      	beq.n	810a6cc <TIM_Base_SetConfig+0x40>
 810a6bc:	687b      	ldr	r3, [r7, #4]
 810a6be:	4a41      	ldr	r2, [pc, #260]	@ (810a7c4 <TIM_Base_SetConfig+0x138>)
 810a6c0:	4293      	cmp	r3, r2
 810a6c2:	d003      	beq.n	810a6cc <TIM_Base_SetConfig+0x40>
 810a6c4:	687b      	ldr	r3, [r7, #4]
 810a6c6:	4a40      	ldr	r2, [pc, #256]	@ (810a7c8 <TIM_Base_SetConfig+0x13c>)
 810a6c8:	4293      	cmp	r3, r2
 810a6ca:	d108      	bne.n	810a6de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 810a6cc:	68fb      	ldr	r3, [r7, #12]
 810a6ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 810a6d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 810a6d4:	683b      	ldr	r3, [r7, #0]
 810a6d6:	685b      	ldr	r3, [r3, #4]
 810a6d8:	68fa      	ldr	r2, [r7, #12]
 810a6da:	4313      	orrs	r3, r2
 810a6dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 810a6de:	687b      	ldr	r3, [r7, #4]
 810a6e0:	4a35      	ldr	r2, [pc, #212]	@ (810a7b8 <TIM_Base_SetConfig+0x12c>)
 810a6e2:	4293      	cmp	r3, r2
 810a6e4:	d01f      	beq.n	810a726 <TIM_Base_SetConfig+0x9a>
 810a6e6:	687b      	ldr	r3, [r7, #4]
 810a6e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810a6ec:	d01b      	beq.n	810a726 <TIM_Base_SetConfig+0x9a>
 810a6ee:	687b      	ldr	r3, [r7, #4]
 810a6f0:	4a32      	ldr	r2, [pc, #200]	@ (810a7bc <TIM_Base_SetConfig+0x130>)
 810a6f2:	4293      	cmp	r3, r2
 810a6f4:	d017      	beq.n	810a726 <TIM_Base_SetConfig+0x9a>
 810a6f6:	687b      	ldr	r3, [r7, #4]
 810a6f8:	4a31      	ldr	r2, [pc, #196]	@ (810a7c0 <TIM_Base_SetConfig+0x134>)
 810a6fa:	4293      	cmp	r3, r2
 810a6fc:	d013      	beq.n	810a726 <TIM_Base_SetConfig+0x9a>
 810a6fe:	687b      	ldr	r3, [r7, #4]
 810a700:	4a30      	ldr	r2, [pc, #192]	@ (810a7c4 <TIM_Base_SetConfig+0x138>)
 810a702:	4293      	cmp	r3, r2
 810a704:	d00f      	beq.n	810a726 <TIM_Base_SetConfig+0x9a>
 810a706:	687b      	ldr	r3, [r7, #4]
 810a708:	4a2f      	ldr	r2, [pc, #188]	@ (810a7c8 <TIM_Base_SetConfig+0x13c>)
 810a70a:	4293      	cmp	r3, r2
 810a70c:	d00b      	beq.n	810a726 <TIM_Base_SetConfig+0x9a>
 810a70e:	687b      	ldr	r3, [r7, #4]
 810a710:	4a2e      	ldr	r2, [pc, #184]	@ (810a7cc <TIM_Base_SetConfig+0x140>)
 810a712:	4293      	cmp	r3, r2
 810a714:	d007      	beq.n	810a726 <TIM_Base_SetConfig+0x9a>
 810a716:	687b      	ldr	r3, [r7, #4]
 810a718:	4a2d      	ldr	r2, [pc, #180]	@ (810a7d0 <TIM_Base_SetConfig+0x144>)
 810a71a:	4293      	cmp	r3, r2
 810a71c:	d003      	beq.n	810a726 <TIM_Base_SetConfig+0x9a>
 810a71e:	687b      	ldr	r3, [r7, #4]
 810a720:	4a2c      	ldr	r2, [pc, #176]	@ (810a7d4 <TIM_Base_SetConfig+0x148>)
 810a722:	4293      	cmp	r3, r2
 810a724:	d108      	bne.n	810a738 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 810a726:	68fb      	ldr	r3, [r7, #12]
 810a728:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 810a72c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 810a72e:	683b      	ldr	r3, [r7, #0]
 810a730:	68db      	ldr	r3, [r3, #12]
 810a732:	68fa      	ldr	r2, [r7, #12]
 810a734:	4313      	orrs	r3, r2
 810a736:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 810a738:	68fb      	ldr	r3, [r7, #12]
 810a73a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 810a73e:	683b      	ldr	r3, [r7, #0]
 810a740:	695b      	ldr	r3, [r3, #20]
 810a742:	4313      	orrs	r3, r2
 810a744:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 810a746:	687b      	ldr	r3, [r7, #4]
 810a748:	68fa      	ldr	r2, [r7, #12]
 810a74a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 810a74c:	683b      	ldr	r3, [r7, #0]
 810a74e:	689a      	ldr	r2, [r3, #8]
 810a750:	687b      	ldr	r3, [r7, #4]
 810a752:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 810a754:	683b      	ldr	r3, [r7, #0]
 810a756:	681a      	ldr	r2, [r3, #0]
 810a758:	687b      	ldr	r3, [r7, #4]
 810a75a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 810a75c:	687b      	ldr	r3, [r7, #4]
 810a75e:	4a16      	ldr	r2, [pc, #88]	@ (810a7b8 <TIM_Base_SetConfig+0x12c>)
 810a760:	4293      	cmp	r3, r2
 810a762:	d00f      	beq.n	810a784 <TIM_Base_SetConfig+0xf8>
 810a764:	687b      	ldr	r3, [r7, #4]
 810a766:	4a18      	ldr	r2, [pc, #96]	@ (810a7c8 <TIM_Base_SetConfig+0x13c>)
 810a768:	4293      	cmp	r3, r2
 810a76a:	d00b      	beq.n	810a784 <TIM_Base_SetConfig+0xf8>
 810a76c:	687b      	ldr	r3, [r7, #4]
 810a76e:	4a17      	ldr	r2, [pc, #92]	@ (810a7cc <TIM_Base_SetConfig+0x140>)
 810a770:	4293      	cmp	r3, r2
 810a772:	d007      	beq.n	810a784 <TIM_Base_SetConfig+0xf8>
 810a774:	687b      	ldr	r3, [r7, #4]
 810a776:	4a16      	ldr	r2, [pc, #88]	@ (810a7d0 <TIM_Base_SetConfig+0x144>)
 810a778:	4293      	cmp	r3, r2
 810a77a:	d003      	beq.n	810a784 <TIM_Base_SetConfig+0xf8>
 810a77c:	687b      	ldr	r3, [r7, #4]
 810a77e:	4a15      	ldr	r2, [pc, #84]	@ (810a7d4 <TIM_Base_SetConfig+0x148>)
 810a780:	4293      	cmp	r3, r2
 810a782:	d103      	bne.n	810a78c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 810a784:	683b      	ldr	r3, [r7, #0]
 810a786:	691a      	ldr	r2, [r3, #16]
 810a788:	687b      	ldr	r3, [r7, #4]
 810a78a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 810a78c:	687b      	ldr	r3, [r7, #4]
 810a78e:	2201      	movs	r2, #1
 810a790:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 810a792:	687b      	ldr	r3, [r7, #4]
 810a794:	691b      	ldr	r3, [r3, #16]
 810a796:	f003 0301 	and.w	r3, r3, #1
 810a79a:	2b01      	cmp	r3, #1
 810a79c:	d105      	bne.n	810a7aa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 810a79e:	687b      	ldr	r3, [r7, #4]
 810a7a0:	691b      	ldr	r3, [r3, #16]
 810a7a2:	f023 0201 	bic.w	r2, r3, #1
 810a7a6:	687b      	ldr	r3, [r7, #4]
 810a7a8:	611a      	str	r2, [r3, #16]
  }
}
 810a7aa:	bf00      	nop
 810a7ac:	3714      	adds	r7, #20
 810a7ae:	46bd      	mov	sp, r7
 810a7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a7b4:	4770      	bx	lr
 810a7b6:	bf00      	nop
 810a7b8:	40010000 	.word	0x40010000
 810a7bc:	40000400 	.word	0x40000400
 810a7c0:	40000800 	.word	0x40000800
 810a7c4:	40000c00 	.word	0x40000c00
 810a7c8:	40010400 	.word	0x40010400
 810a7cc:	40014000 	.word	0x40014000
 810a7d0:	40014400 	.word	0x40014400
 810a7d4:	40014800 	.word	0x40014800

0810a7d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 810a7d8:	b480      	push	{r7}
 810a7da:	b087      	sub	sp, #28
 810a7dc:	af00      	add	r7, sp, #0
 810a7de:	6078      	str	r0, [r7, #4]
 810a7e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810a7e2:	687b      	ldr	r3, [r7, #4]
 810a7e4:	6a1b      	ldr	r3, [r3, #32]
 810a7e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 810a7e8:	687b      	ldr	r3, [r7, #4]
 810a7ea:	6a1b      	ldr	r3, [r3, #32]
 810a7ec:	f023 0201 	bic.w	r2, r3, #1
 810a7f0:	687b      	ldr	r3, [r7, #4]
 810a7f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810a7f4:	687b      	ldr	r3, [r7, #4]
 810a7f6:	685b      	ldr	r3, [r3, #4]
 810a7f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 810a7fa:	687b      	ldr	r3, [r7, #4]
 810a7fc:	699b      	ldr	r3, [r3, #24]
 810a7fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 810a800:	68fb      	ldr	r3, [r7, #12]
 810a802:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 810a806:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 810a80a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 810a80c:	68fb      	ldr	r3, [r7, #12]
 810a80e:	f023 0303 	bic.w	r3, r3, #3
 810a812:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 810a814:	683b      	ldr	r3, [r7, #0]
 810a816:	681b      	ldr	r3, [r3, #0]
 810a818:	68fa      	ldr	r2, [r7, #12]
 810a81a:	4313      	orrs	r3, r2
 810a81c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 810a81e:	697b      	ldr	r3, [r7, #20]
 810a820:	f023 0302 	bic.w	r3, r3, #2
 810a824:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 810a826:	683b      	ldr	r3, [r7, #0]
 810a828:	689b      	ldr	r3, [r3, #8]
 810a82a:	697a      	ldr	r2, [r7, #20]
 810a82c:	4313      	orrs	r3, r2
 810a82e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 810a830:	687b      	ldr	r3, [r7, #4]
 810a832:	4a2c      	ldr	r2, [pc, #176]	@ (810a8e4 <TIM_OC1_SetConfig+0x10c>)
 810a834:	4293      	cmp	r3, r2
 810a836:	d00f      	beq.n	810a858 <TIM_OC1_SetConfig+0x80>
 810a838:	687b      	ldr	r3, [r7, #4]
 810a83a:	4a2b      	ldr	r2, [pc, #172]	@ (810a8e8 <TIM_OC1_SetConfig+0x110>)
 810a83c:	4293      	cmp	r3, r2
 810a83e:	d00b      	beq.n	810a858 <TIM_OC1_SetConfig+0x80>
 810a840:	687b      	ldr	r3, [r7, #4]
 810a842:	4a2a      	ldr	r2, [pc, #168]	@ (810a8ec <TIM_OC1_SetConfig+0x114>)
 810a844:	4293      	cmp	r3, r2
 810a846:	d007      	beq.n	810a858 <TIM_OC1_SetConfig+0x80>
 810a848:	687b      	ldr	r3, [r7, #4]
 810a84a:	4a29      	ldr	r2, [pc, #164]	@ (810a8f0 <TIM_OC1_SetConfig+0x118>)
 810a84c:	4293      	cmp	r3, r2
 810a84e:	d003      	beq.n	810a858 <TIM_OC1_SetConfig+0x80>
 810a850:	687b      	ldr	r3, [r7, #4]
 810a852:	4a28      	ldr	r2, [pc, #160]	@ (810a8f4 <TIM_OC1_SetConfig+0x11c>)
 810a854:	4293      	cmp	r3, r2
 810a856:	d10c      	bne.n	810a872 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 810a858:	697b      	ldr	r3, [r7, #20]
 810a85a:	f023 0308 	bic.w	r3, r3, #8
 810a85e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 810a860:	683b      	ldr	r3, [r7, #0]
 810a862:	68db      	ldr	r3, [r3, #12]
 810a864:	697a      	ldr	r2, [r7, #20]
 810a866:	4313      	orrs	r3, r2
 810a868:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 810a86a:	697b      	ldr	r3, [r7, #20]
 810a86c:	f023 0304 	bic.w	r3, r3, #4
 810a870:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810a872:	687b      	ldr	r3, [r7, #4]
 810a874:	4a1b      	ldr	r2, [pc, #108]	@ (810a8e4 <TIM_OC1_SetConfig+0x10c>)
 810a876:	4293      	cmp	r3, r2
 810a878:	d00f      	beq.n	810a89a <TIM_OC1_SetConfig+0xc2>
 810a87a:	687b      	ldr	r3, [r7, #4]
 810a87c:	4a1a      	ldr	r2, [pc, #104]	@ (810a8e8 <TIM_OC1_SetConfig+0x110>)
 810a87e:	4293      	cmp	r3, r2
 810a880:	d00b      	beq.n	810a89a <TIM_OC1_SetConfig+0xc2>
 810a882:	687b      	ldr	r3, [r7, #4]
 810a884:	4a19      	ldr	r2, [pc, #100]	@ (810a8ec <TIM_OC1_SetConfig+0x114>)
 810a886:	4293      	cmp	r3, r2
 810a888:	d007      	beq.n	810a89a <TIM_OC1_SetConfig+0xc2>
 810a88a:	687b      	ldr	r3, [r7, #4]
 810a88c:	4a18      	ldr	r2, [pc, #96]	@ (810a8f0 <TIM_OC1_SetConfig+0x118>)
 810a88e:	4293      	cmp	r3, r2
 810a890:	d003      	beq.n	810a89a <TIM_OC1_SetConfig+0xc2>
 810a892:	687b      	ldr	r3, [r7, #4]
 810a894:	4a17      	ldr	r2, [pc, #92]	@ (810a8f4 <TIM_OC1_SetConfig+0x11c>)
 810a896:	4293      	cmp	r3, r2
 810a898:	d111      	bne.n	810a8be <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 810a89a:	693b      	ldr	r3, [r7, #16]
 810a89c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 810a8a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 810a8a2:	693b      	ldr	r3, [r7, #16]
 810a8a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 810a8a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 810a8aa:	683b      	ldr	r3, [r7, #0]
 810a8ac:	695b      	ldr	r3, [r3, #20]
 810a8ae:	693a      	ldr	r2, [r7, #16]
 810a8b0:	4313      	orrs	r3, r2
 810a8b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 810a8b4:	683b      	ldr	r3, [r7, #0]
 810a8b6:	699b      	ldr	r3, [r3, #24]
 810a8b8:	693a      	ldr	r2, [r7, #16]
 810a8ba:	4313      	orrs	r3, r2
 810a8bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810a8be:	687b      	ldr	r3, [r7, #4]
 810a8c0:	693a      	ldr	r2, [r7, #16]
 810a8c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 810a8c4:	687b      	ldr	r3, [r7, #4]
 810a8c6:	68fa      	ldr	r2, [r7, #12]
 810a8c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 810a8ca:	683b      	ldr	r3, [r7, #0]
 810a8cc:	685a      	ldr	r2, [r3, #4]
 810a8ce:	687b      	ldr	r3, [r7, #4]
 810a8d0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810a8d2:	687b      	ldr	r3, [r7, #4]
 810a8d4:	697a      	ldr	r2, [r7, #20]
 810a8d6:	621a      	str	r2, [r3, #32]
}
 810a8d8:	bf00      	nop
 810a8da:	371c      	adds	r7, #28
 810a8dc:	46bd      	mov	sp, r7
 810a8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a8e2:	4770      	bx	lr
 810a8e4:	40010000 	.word	0x40010000
 810a8e8:	40010400 	.word	0x40010400
 810a8ec:	40014000 	.word	0x40014000
 810a8f0:	40014400 	.word	0x40014400
 810a8f4:	40014800 	.word	0x40014800

0810a8f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 810a8f8:	b480      	push	{r7}
 810a8fa:	b087      	sub	sp, #28
 810a8fc:	af00      	add	r7, sp, #0
 810a8fe:	6078      	str	r0, [r7, #4]
 810a900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810a902:	687b      	ldr	r3, [r7, #4]
 810a904:	6a1b      	ldr	r3, [r3, #32]
 810a906:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 810a908:	687b      	ldr	r3, [r7, #4]
 810a90a:	6a1b      	ldr	r3, [r3, #32]
 810a90c:	f023 0210 	bic.w	r2, r3, #16
 810a910:	687b      	ldr	r3, [r7, #4]
 810a912:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810a914:	687b      	ldr	r3, [r7, #4]
 810a916:	685b      	ldr	r3, [r3, #4]
 810a918:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 810a91a:	687b      	ldr	r3, [r7, #4]
 810a91c:	699b      	ldr	r3, [r3, #24]
 810a91e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 810a920:	68fb      	ldr	r3, [r7, #12]
 810a922:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 810a926:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 810a92a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 810a92c:	68fb      	ldr	r3, [r7, #12]
 810a92e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 810a932:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 810a934:	683b      	ldr	r3, [r7, #0]
 810a936:	681b      	ldr	r3, [r3, #0]
 810a938:	021b      	lsls	r3, r3, #8
 810a93a:	68fa      	ldr	r2, [r7, #12]
 810a93c:	4313      	orrs	r3, r2
 810a93e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 810a940:	697b      	ldr	r3, [r7, #20]
 810a942:	f023 0320 	bic.w	r3, r3, #32
 810a946:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 810a948:	683b      	ldr	r3, [r7, #0]
 810a94a:	689b      	ldr	r3, [r3, #8]
 810a94c:	011b      	lsls	r3, r3, #4
 810a94e:	697a      	ldr	r2, [r7, #20]
 810a950:	4313      	orrs	r3, r2
 810a952:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 810a954:	687b      	ldr	r3, [r7, #4]
 810a956:	4a28      	ldr	r2, [pc, #160]	@ (810a9f8 <TIM_OC2_SetConfig+0x100>)
 810a958:	4293      	cmp	r3, r2
 810a95a:	d003      	beq.n	810a964 <TIM_OC2_SetConfig+0x6c>
 810a95c:	687b      	ldr	r3, [r7, #4]
 810a95e:	4a27      	ldr	r2, [pc, #156]	@ (810a9fc <TIM_OC2_SetConfig+0x104>)
 810a960:	4293      	cmp	r3, r2
 810a962:	d10d      	bne.n	810a980 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 810a964:	697b      	ldr	r3, [r7, #20]
 810a966:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 810a96a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 810a96c:	683b      	ldr	r3, [r7, #0]
 810a96e:	68db      	ldr	r3, [r3, #12]
 810a970:	011b      	lsls	r3, r3, #4
 810a972:	697a      	ldr	r2, [r7, #20]
 810a974:	4313      	orrs	r3, r2
 810a976:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 810a978:	697b      	ldr	r3, [r7, #20]
 810a97a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 810a97e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810a980:	687b      	ldr	r3, [r7, #4]
 810a982:	4a1d      	ldr	r2, [pc, #116]	@ (810a9f8 <TIM_OC2_SetConfig+0x100>)
 810a984:	4293      	cmp	r3, r2
 810a986:	d00f      	beq.n	810a9a8 <TIM_OC2_SetConfig+0xb0>
 810a988:	687b      	ldr	r3, [r7, #4]
 810a98a:	4a1c      	ldr	r2, [pc, #112]	@ (810a9fc <TIM_OC2_SetConfig+0x104>)
 810a98c:	4293      	cmp	r3, r2
 810a98e:	d00b      	beq.n	810a9a8 <TIM_OC2_SetConfig+0xb0>
 810a990:	687b      	ldr	r3, [r7, #4]
 810a992:	4a1b      	ldr	r2, [pc, #108]	@ (810aa00 <TIM_OC2_SetConfig+0x108>)
 810a994:	4293      	cmp	r3, r2
 810a996:	d007      	beq.n	810a9a8 <TIM_OC2_SetConfig+0xb0>
 810a998:	687b      	ldr	r3, [r7, #4]
 810a99a:	4a1a      	ldr	r2, [pc, #104]	@ (810aa04 <TIM_OC2_SetConfig+0x10c>)
 810a99c:	4293      	cmp	r3, r2
 810a99e:	d003      	beq.n	810a9a8 <TIM_OC2_SetConfig+0xb0>
 810a9a0:	687b      	ldr	r3, [r7, #4]
 810a9a2:	4a19      	ldr	r2, [pc, #100]	@ (810aa08 <TIM_OC2_SetConfig+0x110>)
 810a9a4:	4293      	cmp	r3, r2
 810a9a6:	d113      	bne.n	810a9d0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 810a9a8:	693b      	ldr	r3, [r7, #16]
 810a9aa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 810a9ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 810a9b0:	693b      	ldr	r3, [r7, #16]
 810a9b2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 810a9b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 810a9b8:	683b      	ldr	r3, [r7, #0]
 810a9ba:	695b      	ldr	r3, [r3, #20]
 810a9bc:	009b      	lsls	r3, r3, #2
 810a9be:	693a      	ldr	r2, [r7, #16]
 810a9c0:	4313      	orrs	r3, r2
 810a9c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 810a9c4:	683b      	ldr	r3, [r7, #0]
 810a9c6:	699b      	ldr	r3, [r3, #24]
 810a9c8:	009b      	lsls	r3, r3, #2
 810a9ca:	693a      	ldr	r2, [r7, #16]
 810a9cc:	4313      	orrs	r3, r2
 810a9ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810a9d0:	687b      	ldr	r3, [r7, #4]
 810a9d2:	693a      	ldr	r2, [r7, #16]
 810a9d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 810a9d6:	687b      	ldr	r3, [r7, #4]
 810a9d8:	68fa      	ldr	r2, [r7, #12]
 810a9da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 810a9dc:	683b      	ldr	r3, [r7, #0]
 810a9de:	685a      	ldr	r2, [r3, #4]
 810a9e0:	687b      	ldr	r3, [r7, #4]
 810a9e2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810a9e4:	687b      	ldr	r3, [r7, #4]
 810a9e6:	697a      	ldr	r2, [r7, #20]
 810a9e8:	621a      	str	r2, [r3, #32]
}
 810a9ea:	bf00      	nop
 810a9ec:	371c      	adds	r7, #28
 810a9ee:	46bd      	mov	sp, r7
 810a9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a9f4:	4770      	bx	lr
 810a9f6:	bf00      	nop
 810a9f8:	40010000 	.word	0x40010000
 810a9fc:	40010400 	.word	0x40010400
 810aa00:	40014000 	.word	0x40014000
 810aa04:	40014400 	.word	0x40014400
 810aa08:	40014800 	.word	0x40014800

0810aa0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 810aa0c:	b480      	push	{r7}
 810aa0e:	b087      	sub	sp, #28
 810aa10:	af00      	add	r7, sp, #0
 810aa12:	6078      	str	r0, [r7, #4]
 810aa14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810aa16:	687b      	ldr	r3, [r7, #4]
 810aa18:	6a1b      	ldr	r3, [r3, #32]
 810aa1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 810aa1c:	687b      	ldr	r3, [r7, #4]
 810aa1e:	6a1b      	ldr	r3, [r3, #32]
 810aa20:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 810aa24:	687b      	ldr	r3, [r7, #4]
 810aa26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810aa28:	687b      	ldr	r3, [r7, #4]
 810aa2a:	685b      	ldr	r3, [r3, #4]
 810aa2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 810aa2e:	687b      	ldr	r3, [r7, #4]
 810aa30:	69db      	ldr	r3, [r3, #28]
 810aa32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 810aa34:	68fb      	ldr	r3, [r7, #12]
 810aa36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 810aa3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 810aa3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 810aa40:	68fb      	ldr	r3, [r7, #12]
 810aa42:	f023 0303 	bic.w	r3, r3, #3
 810aa46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 810aa48:	683b      	ldr	r3, [r7, #0]
 810aa4a:	681b      	ldr	r3, [r3, #0]
 810aa4c:	68fa      	ldr	r2, [r7, #12]
 810aa4e:	4313      	orrs	r3, r2
 810aa50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 810aa52:	697b      	ldr	r3, [r7, #20]
 810aa54:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 810aa58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 810aa5a:	683b      	ldr	r3, [r7, #0]
 810aa5c:	689b      	ldr	r3, [r3, #8]
 810aa5e:	021b      	lsls	r3, r3, #8
 810aa60:	697a      	ldr	r2, [r7, #20]
 810aa62:	4313      	orrs	r3, r2
 810aa64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 810aa66:	687b      	ldr	r3, [r7, #4]
 810aa68:	4a27      	ldr	r2, [pc, #156]	@ (810ab08 <TIM_OC3_SetConfig+0xfc>)
 810aa6a:	4293      	cmp	r3, r2
 810aa6c:	d003      	beq.n	810aa76 <TIM_OC3_SetConfig+0x6a>
 810aa6e:	687b      	ldr	r3, [r7, #4]
 810aa70:	4a26      	ldr	r2, [pc, #152]	@ (810ab0c <TIM_OC3_SetConfig+0x100>)
 810aa72:	4293      	cmp	r3, r2
 810aa74:	d10d      	bne.n	810aa92 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 810aa76:	697b      	ldr	r3, [r7, #20]
 810aa78:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 810aa7c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 810aa7e:	683b      	ldr	r3, [r7, #0]
 810aa80:	68db      	ldr	r3, [r3, #12]
 810aa82:	021b      	lsls	r3, r3, #8
 810aa84:	697a      	ldr	r2, [r7, #20]
 810aa86:	4313      	orrs	r3, r2
 810aa88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 810aa8a:	697b      	ldr	r3, [r7, #20]
 810aa8c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 810aa90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810aa92:	687b      	ldr	r3, [r7, #4]
 810aa94:	4a1c      	ldr	r2, [pc, #112]	@ (810ab08 <TIM_OC3_SetConfig+0xfc>)
 810aa96:	4293      	cmp	r3, r2
 810aa98:	d00f      	beq.n	810aaba <TIM_OC3_SetConfig+0xae>
 810aa9a:	687b      	ldr	r3, [r7, #4]
 810aa9c:	4a1b      	ldr	r2, [pc, #108]	@ (810ab0c <TIM_OC3_SetConfig+0x100>)
 810aa9e:	4293      	cmp	r3, r2
 810aaa0:	d00b      	beq.n	810aaba <TIM_OC3_SetConfig+0xae>
 810aaa2:	687b      	ldr	r3, [r7, #4]
 810aaa4:	4a1a      	ldr	r2, [pc, #104]	@ (810ab10 <TIM_OC3_SetConfig+0x104>)
 810aaa6:	4293      	cmp	r3, r2
 810aaa8:	d007      	beq.n	810aaba <TIM_OC3_SetConfig+0xae>
 810aaaa:	687b      	ldr	r3, [r7, #4]
 810aaac:	4a19      	ldr	r2, [pc, #100]	@ (810ab14 <TIM_OC3_SetConfig+0x108>)
 810aaae:	4293      	cmp	r3, r2
 810aab0:	d003      	beq.n	810aaba <TIM_OC3_SetConfig+0xae>
 810aab2:	687b      	ldr	r3, [r7, #4]
 810aab4:	4a18      	ldr	r2, [pc, #96]	@ (810ab18 <TIM_OC3_SetConfig+0x10c>)
 810aab6:	4293      	cmp	r3, r2
 810aab8:	d113      	bne.n	810aae2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 810aaba:	693b      	ldr	r3, [r7, #16]
 810aabc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 810aac0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 810aac2:	693b      	ldr	r3, [r7, #16]
 810aac4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 810aac8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 810aaca:	683b      	ldr	r3, [r7, #0]
 810aacc:	695b      	ldr	r3, [r3, #20]
 810aace:	011b      	lsls	r3, r3, #4
 810aad0:	693a      	ldr	r2, [r7, #16]
 810aad2:	4313      	orrs	r3, r2
 810aad4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 810aad6:	683b      	ldr	r3, [r7, #0]
 810aad8:	699b      	ldr	r3, [r3, #24]
 810aada:	011b      	lsls	r3, r3, #4
 810aadc:	693a      	ldr	r2, [r7, #16]
 810aade:	4313      	orrs	r3, r2
 810aae0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810aae2:	687b      	ldr	r3, [r7, #4]
 810aae4:	693a      	ldr	r2, [r7, #16]
 810aae6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 810aae8:	687b      	ldr	r3, [r7, #4]
 810aaea:	68fa      	ldr	r2, [r7, #12]
 810aaec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 810aaee:	683b      	ldr	r3, [r7, #0]
 810aaf0:	685a      	ldr	r2, [r3, #4]
 810aaf2:	687b      	ldr	r3, [r7, #4]
 810aaf4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810aaf6:	687b      	ldr	r3, [r7, #4]
 810aaf8:	697a      	ldr	r2, [r7, #20]
 810aafa:	621a      	str	r2, [r3, #32]
}
 810aafc:	bf00      	nop
 810aafe:	371c      	adds	r7, #28
 810ab00:	46bd      	mov	sp, r7
 810ab02:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ab06:	4770      	bx	lr
 810ab08:	40010000 	.word	0x40010000
 810ab0c:	40010400 	.word	0x40010400
 810ab10:	40014000 	.word	0x40014000
 810ab14:	40014400 	.word	0x40014400
 810ab18:	40014800 	.word	0x40014800

0810ab1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 810ab1c:	b480      	push	{r7}
 810ab1e:	b087      	sub	sp, #28
 810ab20:	af00      	add	r7, sp, #0
 810ab22:	6078      	str	r0, [r7, #4]
 810ab24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810ab26:	687b      	ldr	r3, [r7, #4]
 810ab28:	6a1b      	ldr	r3, [r3, #32]
 810ab2a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 810ab2c:	687b      	ldr	r3, [r7, #4]
 810ab2e:	6a1b      	ldr	r3, [r3, #32]
 810ab30:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 810ab34:	687b      	ldr	r3, [r7, #4]
 810ab36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810ab38:	687b      	ldr	r3, [r7, #4]
 810ab3a:	685b      	ldr	r3, [r3, #4]
 810ab3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 810ab3e:	687b      	ldr	r3, [r7, #4]
 810ab40:	69db      	ldr	r3, [r3, #28]
 810ab42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 810ab44:	68fb      	ldr	r3, [r7, #12]
 810ab46:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 810ab4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 810ab4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 810ab50:	68fb      	ldr	r3, [r7, #12]
 810ab52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 810ab56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 810ab58:	683b      	ldr	r3, [r7, #0]
 810ab5a:	681b      	ldr	r3, [r3, #0]
 810ab5c:	021b      	lsls	r3, r3, #8
 810ab5e:	68fa      	ldr	r2, [r7, #12]
 810ab60:	4313      	orrs	r3, r2
 810ab62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 810ab64:	693b      	ldr	r3, [r7, #16]
 810ab66:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 810ab6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 810ab6c:	683b      	ldr	r3, [r7, #0]
 810ab6e:	689b      	ldr	r3, [r3, #8]
 810ab70:	031b      	lsls	r3, r3, #12
 810ab72:	693a      	ldr	r2, [r7, #16]
 810ab74:	4313      	orrs	r3, r2
 810ab76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810ab78:	687b      	ldr	r3, [r7, #4]
 810ab7a:	4a18      	ldr	r2, [pc, #96]	@ (810abdc <TIM_OC4_SetConfig+0xc0>)
 810ab7c:	4293      	cmp	r3, r2
 810ab7e:	d00f      	beq.n	810aba0 <TIM_OC4_SetConfig+0x84>
 810ab80:	687b      	ldr	r3, [r7, #4]
 810ab82:	4a17      	ldr	r2, [pc, #92]	@ (810abe0 <TIM_OC4_SetConfig+0xc4>)
 810ab84:	4293      	cmp	r3, r2
 810ab86:	d00b      	beq.n	810aba0 <TIM_OC4_SetConfig+0x84>
 810ab88:	687b      	ldr	r3, [r7, #4]
 810ab8a:	4a16      	ldr	r2, [pc, #88]	@ (810abe4 <TIM_OC4_SetConfig+0xc8>)
 810ab8c:	4293      	cmp	r3, r2
 810ab8e:	d007      	beq.n	810aba0 <TIM_OC4_SetConfig+0x84>
 810ab90:	687b      	ldr	r3, [r7, #4]
 810ab92:	4a15      	ldr	r2, [pc, #84]	@ (810abe8 <TIM_OC4_SetConfig+0xcc>)
 810ab94:	4293      	cmp	r3, r2
 810ab96:	d003      	beq.n	810aba0 <TIM_OC4_SetConfig+0x84>
 810ab98:	687b      	ldr	r3, [r7, #4]
 810ab9a:	4a14      	ldr	r2, [pc, #80]	@ (810abec <TIM_OC4_SetConfig+0xd0>)
 810ab9c:	4293      	cmp	r3, r2
 810ab9e:	d109      	bne.n	810abb4 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 810aba0:	697b      	ldr	r3, [r7, #20]
 810aba2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 810aba6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 810aba8:	683b      	ldr	r3, [r7, #0]
 810abaa:	695b      	ldr	r3, [r3, #20]
 810abac:	019b      	lsls	r3, r3, #6
 810abae:	697a      	ldr	r2, [r7, #20]
 810abb0:	4313      	orrs	r3, r2
 810abb2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810abb4:	687b      	ldr	r3, [r7, #4]
 810abb6:	697a      	ldr	r2, [r7, #20]
 810abb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 810abba:	687b      	ldr	r3, [r7, #4]
 810abbc:	68fa      	ldr	r2, [r7, #12]
 810abbe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 810abc0:	683b      	ldr	r3, [r7, #0]
 810abc2:	685a      	ldr	r2, [r3, #4]
 810abc4:	687b      	ldr	r3, [r7, #4]
 810abc6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810abc8:	687b      	ldr	r3, [r7, #4]
 810abca:	693a      	ldr	r2, [r7, #16]
 810abcc:	621a      	str	r2, [r3, #32]
}
 810abce:	bf00      	nop
 810abd0:	371c      	adds	r7, #28
 810abd2:	46bd      	mov	sp, r7
 810abd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 810abd8:	4770      	bx	lr
 810abda:	bf00      	nop
 810abdc:	40010000 	.word	0x40010000
 810abe0:	40010400 	.word	0x40010400
 810abe4:	40014000 	.word	0x40014000
 810abe8:	40014400 	.word	0x40014400
 810abec:	40014800 	.word	0x40014800

0810abf0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 810abf0:	b480      	push	{r7}
 810abf2:	b087      	sub	sp, #28
 810abf4:	af00      	add	r7, sp, #0
 810abf6:	6078      	str	r0, [r7, #4]
 810abf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810abfa:	687b      	ldr	r3, [r7, #4]
 810abfc:	6a1b      	ldr	r3, [r3, #32]
 810abfe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 810ac00:	687b      	ldr	r3, [r7, #4]
 810ac02:	6a1b      	ldr	r3, [r3, #32]
 810ac04:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 810ac08:	687b      	ldr	r3, [r7, #4]
 810ac0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810ac0c:	687b      	ldr	r3, [r7, #4]
 810ac0e:	685b      	ldr	r3, [r3, #4]
 810ac10:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 810ac12:	687b      	ldr	r3, [r7, #4]
 810ac14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810ac16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 810ac18:	68fb      	ldr	r3, [r7, #12]
 810ac1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 810ac1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 810ac22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 810ac24:	683b      	ldr	r3, [r7, #0]
 810ac26:	681b      	ldr	r3, [r3, #0]
 810ac28:	68fa      	ldr	r2, [r7, #12]
 810ac2a:	4313      	orrs	r3, r2
 810ac2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 810ac2e:	693b      	ldr	r3, [r7, #16]
 810ac30:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 810ac34:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 810ac36:	683b      	ldr	r3, [r7, #0]
 810ac38:	689b      	ldr	r3, [r3, #8]
 810ac3a:	041b      	lsls	r3, r3, #16
 810ac3c:	693a      	ldr	r2, [r7, #16]
 810ac3e:	4313      	orrs	r3, r2
 810ac40:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810ac42:	687b      	ldr	r3, [r7, #4]
 810ac44:	4a17      	ldr	r2, [pc, #92]	@ (810aca4 <TIM_OC5_SetConfig+0xb4>)
 810ac46:	4293      	cmp	r3, r2
 810ac48:	d00f      	beq.n	810ac6a <TIM_OC5_SetConfig+0x7a>
 810ac4a:	687b      	ldr	r3, [r7, #4]
 810ac4c:	4a16      	ldr	r2, [pc, #88]	@ (810aca8 <TIM_OC5_SetConfig+0xb8>)
 810ac4e:	4293      	cmp	r3, r2
 810ac50:	d00b      	beq.n	810ac6a <TIM_OC5_SetConfig+0x7a>
 810ac52:	687b      	ldr	r3, [r7, #4]
 810ac54:	4a15      	ldr	r2, [pc, #84]	@ (810acac <TIM_OC5_SetConfig+0xbc>)
 810ac56:	4293      	cmp	r3, r2
 810ac58:	d007      	beq.n	810ac6a <TIM_OC5_SetConfig+0x7a>
 810ac5a:	687b      	ldr	r3, [r7, #4]
 810ac5c:	4a14      	ldr	r2, [pc, #80]	@ (810acb0 <TIM_OC5_SetConfig+0xc0>)
 810ac5e:	4293      	cmp	r3, r2
 810ac60:	d003      	beq.n	810ac6a <TIM_OC5_SetConfig+0x7a>
 810ac62:	687b      	ldr	r3, [r7, #4]
 810ac64:	4a13      	ldr	r2, [pc, #76]	@ (810acb4 <TIM_OC5_SetConfig+0xc4>)
 810ac66:	4293      	cmp	r3, r2
 810ac68:	d109      	bne.n	810ac7e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 810ac6a:	697b      	ldr	r3, [r7, #20]
 810ac6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 810ac70:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 810ac72:	683b      	ldr	r3, [r7, #0]
 810ac74:	695b      	ldr	r3, [r3, #20]
 810ac76:	021b      	lsls	r3, r3, #8
 810ac78:	697a      	ldr	r2, [r7, #20]
 810ac7a:	4313      	orrs	r3, r2
 810ac7c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810ac7e:	687b      	ldr	r3, [r7, #4]
 810ac80:	697a      	ldr	r2, [r7, #20]
 810ac82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 810ac84:	687b      	ldr	r3, [r7, #4]
 810ac86:	68fa      	ldr	r2, [r7, #12]
 810ac88:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 810ac8a:	683b      	ldr	r3, [r7, #0]
 810ac8c:	685a      	ldr	r2, [r3, #4]
 810ac8e:	687b      	ldr	r3, [r7, #4]
 810ac90:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810ac92:	687b      	ldr	r3, [r7, #4]
 810ac94:	693a      	ldr	r2, [r7, #16]
 810ac96:	621a      	str	r2, [r3, #32]
}
 810ac98:	bf00      	nop
 810ac9a:	371c      	adds	r7, #28
 810ac9c:	46bd      	mov	sp, r7
 810ac9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810aca2:	4770      	bx	lr
 810aca4:	40010000 	.word	0x40010000
 810aca8:	40010400 	.word	0x40010400
 810acac:	40014000 	.word	0x40014000
 810acb0:	40014400 	.word	0x40014400
 810acb4:	40014800 	.word	0x40014800

0810acb8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 810acb8:	b480      	push	{r7}
 810acba:	b087      	sub	sp, #28
 810acbc:	af00      	add	r7, sp, #0
 810acbe:	6078      	str	r0, [r7, #4]
 810acc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810acc2:	687b      	ldr	r3, [r7, #4]
 810acc4:	6a1b      	ldr	r3, [r3, #32]
 810acc6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 810acc8:	687b      	ldr	r3, [r7, #4]
 810acca:	6a1b      	ldr	r3, [r3, #32]
 810accc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 810acd0:	687b      	ldr	r3, [r7, #4]
 810acd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810acd4:	687b      	ldr	r3, [r7, #4]
 810acd6:	685b      	ldr	r3, [r3, #4]
 810acd8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 810acda:	687b      	ldr	r3, [r7, #4]
 810acdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810acde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 810ace0:	68fb      	ldr	r3, [r7, #12]
 810ace2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 810ace6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 810acea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 810acec:	683b      	ldr	r3, [r7, #0]
 810acee:	681b      	ldr	r3, [r3, #0]
 810acf0:	021b      	lsls	r3, r3, #8
 810acf2:	68fa      	ldr	r2, [r7, #12]
 810acf4:	4313      	orrs	r3, r2
 810acf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 810acf8:	693b      	ldr	r3, [r7, #16]
 810acfa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 810acfe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 810ad00:	683b      	ldr	r3, [r7, #0]
 810ad02:	689b      	ldr	r3, [r3, #8]
 810ad04:	051b      	lsls	r3, r3, #20
 810ad06:	693a      	ldr	r2, [r7, #16]
 810ad08:	4313      	orrs	r3, r2
 810ad0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810ad0c:	687b      	ldr	r3, [r7, #4]
 810ad0e:	4a18      	ldr	r2, [pc, #96]	@ (810ad70 <TIM_OC6_SetConfig+0xb8>)
 810ad10:	4293      	cmp	r3, r2
 810ad12:	d00f      	beq.n	810ad34 <TIM_OC6_SetConfig+0x7c>
 810ad14:	687b      	ldr	r3, [r7, #4]
 810ad16:	4a17      	ldr	r2, [pc, #92]	@ (810ad74 <TIM_OC6_SetConfig+0xbc>)
 810ad18:	4293      	cmp	r3, r2
 810ad1a:	d00b      	beq.n	810ad34 <TIM_OC6_SetConfig+0x7c>
 810ad1c:	687b      	ldr	r3, [r7, #4]
 810ad1e:	4a16      	ldr	r2, [pc, #88]	@ (810ad78 <TIM_OC6_SetConfig+0xc0>)
 810ad20:	4293      	cmp	r3, r2
 810ad22:	d007      	beq.n	810ad34 <TIM_OC6_SetConfig+0x7c>
 810ad24:	687b      	ldr	r3, [r7, #4]
 810ad26:	4a15      	ldr	r2, [pc, #84]	@ (810ad7c <TIM_OC6_SetConfig+0xc4>)
 810ad28:	4293      	cmp	r3, r2
 810ad2a:	d003      	beq.n	810ad34 <TIM_OC6_SetConfig+0x7c>
 810ad2c:	687b      	ldr	r3, [r7, #4]
 810ad2e:	4a14      	ldr	r2, [pc, #80]	@ (810ad80 <TIM_OC6_SetConfig+0xc8>)
 810ad30:	4293      	cmp	r3, r2
 810ad32:	d109      	bne.n	810ad48 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 810ad34:	697b      	ldr	r3, [r7, #20]
 810ad36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 810ad3a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 810ad3c:	683b      	ldr	r3, [r7, #0]
 810ad3e:	695b      	ldr	r3, [r3, #20]
 810ad40:	029b      	lsls	r3, r3, #10
 810ad42:	697a      	ldr	r2, [r7, #20]
 810ad44:	4313      	orrs	r3, r2
 810ad46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810ad48:	687b      	ldr	r3, [r7, #4]
 810ad4a:	697a      	ldr	r2, [r7, #20]
 810ad4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 810ad4e:	687b      	ldr	r3, [r7, #4]
 810ad50:	68fa      	ldr	r2, [r7, #12]
 810ad52:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 810ad54:	683b      	ldr	r3, [r7, #0]
 810ad56:	685a      	ldr	r2, [r3, #4]
 810ad58:	687b      	ldr	r3, [r7, #4]
 810ad5a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810ad5c:	687b      	ldr	r3, [r7, #4]
 810ad5e:	693a      	ldr	r2, [r7, #16]
 810ad60:	621a      	str	r2, [r3, #32]
}
 810ad62:	bf00      	nop
 810ad64:	371c      	adds	r7, #28
 810ad66:	46bd      	mov	sp, r7
 810ad68:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ad6c:	4770      	bx	lr
 810ad6e:	bf00      	nop
 810ad70:	40010000 	.word	0x40010000
 810ad74:	40010400 	.word	0x40010400
 810ad78:	40014000 	.word	0x40014000
 810ad7c:	40014400 	.word	0x40014400
 810ad80:	40014800 	.word	0x40014800

0810ad84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 810ad84:	b480      	push	{r7}
 810ad86:	b087      	sub	sp, #28
 810ad88:	af00      	add	r7, sp, #0
 810ad8a:	60f8      	str	r0, [r7, #12]
 810ad8c:	60b9      	str	r1, [r7, #8]
 810ad8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 810ad90:	68fb      	ldr	r3, [r7, #12]
 810ad92:	6a1b      	ldr	r3, [r3, #32]
 810ad94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 810ad96:	68fb      	ldr	r3, [r7, #12]
 810ad98:	6a1b      	ldr	r3, [r3, #32]
 810ad9a:	f023 0201 	bic.w	r2, r3, #1
 810ad9e:	68fb      	ldr	r3, [r7, #12]
 810ada0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 810ada2:	68fb      	ldr	r3, [r7, #12]
 810ada4:	699b      	ldr	r3, [r3, #24]
 810ada6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 810ada8:	693b      	ldr	r3, [r7, #16]
 810adaa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 810adae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 810adb0:	687b      	ldr	r3, [r7, #4]
 810adb2:	011b      	lsls	r3, r3, #4
 810adb4:	693a      	ldr	r2, [r7, #16]
 810adb6:	4313      	orrs	r3, r2
 810adb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 810adba:	697b      	ldr	r3, [r7, #20]
 810adbc:	f023 030a 	bic.w	r3, r3, #10
 810adc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 810adc2:	697a      	ldr	r2, [r7, #20]
 810adc4:	68bb      	ldr	r3, [r7, #8]
 810adc6:	4313      	orrs	r3, r2
 810adc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 810adca:	68fb      	ldr	r3, [r7, #12]
 810adcc:	693a      	ldr	r2, [r7, #16]
 810adce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 810add0:	68fb      	ldr	r3, [r7, #12]
 810add2:	697a      	ldr	r2, [r7, #20]
 810add4:	621a      	str	r2, [r3, #32]
}
 810add6:	bf00      	nop
 810add8:	371c      	adds	r7, #28
 810adda:	46bd      	mov	sp, r7
 810addc:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ade0:	4770      	bx	lr

0810ade2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 810ade2:	b480      	push	{r7}
 810ade4:	b087      	sub	sp, #28
 810ade6:	af00      	add	r7, sp, #0
 810ade8:	60f8      	str	r0, [r7, #12]
 810adea:	60b9      	str	r1, [r7, #8]
 810adec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 810adee:	68fb      	ldr	r3, [r7, #12]
 810adf0:	6a1b      	ldr	r3, [r3, #32]
 810adf2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 810adf4:	68fb      	ldr	r3, [r7, #12]
 810adf6:	6a1b      	ldr	r3, [r3, #32]
 810adf8:	f023 0210 	bic.w	r2, r3, #16
 810adfc:	68fb      	ldr	r3, [r7, #12]
 810adfe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 810ae00:	68fb      	ldr	r3, [r7, #12]
 810ae02:	699b      	ldr	r3, [r3, #24]
 810ae04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 810ae06:	693b      	ldr	r3, [r7, #16]
 810ae08:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 810ae0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 810ae0e:	687b      	ldr	r3, [r7, #4]
 810ae10:	031b      	lsls	r3, r3, #12
 810ae12:	693a      	ldr	r2, [r7, #16]
 810ae14:	4313      	orrs	r3, r2
 810ae16:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 810ae18:	697b      	ldr	r3, [r7, #20]
 810ae1a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 810ae1e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 810ae20:	68bb      	ldr	r3, [r7, #8]
 810ae22:	011b      	lsls	r3, r3, #4
 810ae24:	697a      	ldr	r2, [r7, #20]
 810ae26:	4313      	orrs	r3, r2
 810ae28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 810ae2a:	68fb      	ldr	r3, [r7, #12]
 810ae2c:	693a      	ldr	r2, [r7, #16]
 810ae2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 810ae30:	68fb      	ldr	r3, [r7, #12]
 810ae32:	697a      	ldr	r2, [r7, #20]
 810ae34:	621a      	str	r2, [r3, #32]
}
 810ae36:	bf00      	nop
 810ae38:	371c      	adds	r7, #28
 810ae3a:	46bd      	mov	sp, r7
 810ae3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ae40:	4770      	bx	lr

0810ae42 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 810ae42:	b480      	push	{r7}
 810ae44:	b085      	sub	sp, #20
 810ae46:	af00      	add	r7, sp, #0
 810ae48:	6078      	str	r0, [r7, #4]
 810ae4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 810ae4c:	687b      	ldr	r3, [r7, #4]
 810ae4e:	689b      	ldr	r3, [r3, #8]
 810ae50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 810ae52:	68fb      	ldr	r3, [r7, #12]
 810ae54:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 810ae58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 810ae5c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 810ae5e:	683a      	ldr	r2, [r7, #0]
 810ae60:	68fb      	ldr	r3, [r7, #12]
 810ae62:	4313      	orrs	r3, r2
 810ae64:	f043 0307 	orr.w	r3, r3, #7
 810ae68:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 810ae6a:	687b      	ldr	r3, [r7, #4]
 810ae6c:	68fa      	ldr	r2, [r7, #12]
 810ae6e:	609a      	str	r2, [r3, #8]
}
 810ae70:	bf00      	nop
 810ae72:	3714      	adds	r7, #20
 810ae74:	46bd      	mov	sp, r7
 810ae76:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ae7a:	4770      	bx	lr

0810ae7c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 810ae7c:	b480      	push	{r7}
 810ae7e:	b087      	sub	sp, #28
 810ae80:	af00      	add	r7, sp, #0
 810ae82:	60f8      	str	r0, [r7, #12]
 810ae84:	60b9      	str	r1, [r7, #8]
 810ae86:	607a      	str	r2, [r7, #4]
 810ae88:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 810ae8a:	68fb      	ldr	r3, [r7, #12]
 810ae8c:	689b      	ldr	r3, [r3, #8]
 810ae8e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 810ae90:	697b      	ldr	r3, [r7, #20]
 810ae92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 810ae96:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 810ae98:	683b      	ldr	r3, [r7, #0]
 810ae9a:	021a      	lsls	r2, r3, #8
 810ae9c:	687b      	ldr	r3, [r7, #4]
 810ae9e:	431a      	orrs	r2, r3
 810aea0:	68bb      	ldr	r3, [r7, #8]
 810aea2:	4313      	orrs	r3, r2
 810aea4:	697a      	ldr	r2, [r7, #20]
 810aea6:	4313      	orrs	r3, r2
 810aea8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 810aeaa:	68fb      	ldr	r3, [r7, #12]
 810aeac:	697a      	ldr	r2, [r7, #20]
 810aeae:	609a      	str	r2, [r3, #8]
}
 810aeb0:	bf00      	nop
 810aeb2:	371c      	adds	r7, #28
 810aeb4:	46bd      	mov	sp, r7
 810aeb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810aeba:	4770      	bx	lr

0810aebc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 810aebc:	b480      	push	{r7}
 810aebe:	b087      	sub	sp, #28
 810aec0:	af00      	add	r7, sp, #0
 810aec2:	60f8      	str	r0, [r7, #12]
 810aec4:	60b9      	str	r1, [r7, #8]
 810aec6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 810aec8:	68bb      	ldr	r3, [r7, #8]
 810aeca:	f003 031f 	and.w	r3, r3, #31
 810aece:	2201      	movs	r2, #1
 810aed0:	fa02 f303 	lsl.w	r3, r2, r3
 810aed4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 810aed6:	68fb      	ldr	r3, [r7, #12]
 810aed8:	6a1a      	ldr	r2, [r3, #32]
 810aeda:	697b      	ldr	r3, [r7, #20]
 810aedc:	43db      	mvns	r3, r3
 810aede:	401a      	ands	r2, r3
 810aee0:	68fb      	ldr	r3, [r7, #12]
 810aee2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 810aee4:	68fb      	ldr	r3, [r7, #12]
 810aee6:	6a1a      	ldr	r2, [r3, #32]
 810aee8:	68bb      	ldr	r3, [r7, #8]
 810aeea:	f003 031f 	and.w	r3, r3, #31
 810aeee:	6879      	ldr	r1, [r7, #4]
 810aef0:	fa01 f303 	lsl.w	r3, r1, r3
 810aef4:	431a      	orrs	r2, r3
 810aef6:	68fb      	ldr	r3, [r7, #12]
 810aef8:	621a      	str	r2, [r3, #32]
}
 810aefa:	bf00      	nop
 810aefc:	371c      	adds	r7, #28
 810aefe:	46bd      	mov	sp, r7
 810af00:	f85d 7b04 	ldr.w	r7, [sp], #4
 810af04:	4770      	bx	lr
	...

0810af08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 810af08:	b480      	push	{r7}
 810af0a:	b085      	sub	sp, #20
 810af0c:	af00      	add	r7, sp, #0
 810af0e:	6078      	str	r0, [r7, #4]
 810af10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 810af12:	687b      	ldr	r3, [r7, #4]
 810af14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 810af18:	2b01      	cmp	r3, #1
 810af1a:	d101      	bne.n	810af20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 810af1c:	2302      	movs	r3, #2
 810af1e:	e06d      	b.n	810affc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 810af20:	687b      	ldr	r3, [r7, #4]
 810af22:	2201      	movs	r2, #1
 810af24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 810af28:	687b      	ldr	r3, [r7, #4]
 810af2a:	2202      	movs	r2, #2
 810af2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 810af30:	687b      	ldr	r3, [r7, #4]
 810af32:	681b      	ldr	r3, [r3, #0]
 810af34:	685b      	ldr	r3, [r3, #4]
 810af36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 810af38:	687b      	ldr	r3, [r7, #4]
 810af3a:	681b      	ldr	r3, [r3, #0]
 810af3c:	689b      	ldr	r3, [r3, #8]
 810af3e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 810af40:	687b      	ldr	r3, [r7, #4]
 810af42:	681b      	ldr	r3, [r3, #0]
 810af44:	4a30      	ldr	r2, [pc, #192]	@ (810b008 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 810af46:	4293      	cmp	r3, r2
 810af48:	d004      	beq.n	810af54 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 810af4a:	687b      	ldr	r3, [r7, #4]
 810af4c:	681b      	ldr	r3, [r3, #0]
 810af4e:	4a2f      	ldr	r2, [pc, #188]	@ (810b00c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 810af50:	4293      	cmp	r3, r2
 810af52:	d108      	bne.n	810af66 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 810af54:	68fb      	ldr	r3, [r7, #12]
 810af56:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 810af5a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 810af5c:	683b      	ldr	r3, [r7, #0]
 810af5e:	685b      	ldr	r3, [r3, #4]
 810af60:	68fa      	ldr	r2, [r7, #12]
 810af62:	4313      	orrs	r3, r2
 810af64:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 810af66:	68fb      	ldr	r3, [r7, #12]
 810af68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 810af6c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 810af6e:	683b      	ldr	r3, [r7, #0]
 810af70:	681b      	ldr	r3, [r3, #0]
 810af72:	68fa      	ldr	r2, [r7, #12]
 810af74:	4313      	orrs	r3, r2
 810af76:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 810af78:	687b      	ldr	r3, [r7, #4]
 810af7a:	681b      	ldr	r3, [r3, #0]
 810af7c:	68fa      	ldr	r2, [r7, #12]
 810af7e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 810af80:	687b      	ldr	r3, [r7, #4]
 810af82:	681b      	ldr	r3, [r3, #0]
 810af84:	4a20      	ldr	r2, [pc, #128]	@ (810b008 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 810af86:	4293      	cmp	r3, r2
 810af88:	d022      	beq.n	810afd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810af8a:	687b      	ldr	r3, [r7, #4]
 810af8c:	681b      	ldr	r3, [r3, #0]
 810af8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810af92:	d01d      	beq.n	810afd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810af94:	687b      	ldr	r3, [r7, #4]
 810af96:	681b      	ldr	r3, [r3, #0]
 810af98:	4a1d      	ldr	r2, [pc, #116]	@ (810b010 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 810af9a:	4293      	cmp	r3, r2
 810af9c:	d018      	beq.n	810afd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810af9e:	687b      	ldr	r3, [r7, #4]
 810afa0:	681b      	ldr	r3, [r3, #0]
 810afa2:	4a1c      	ldr	r2, [pc, #112]	@ (810b014 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 810afa4:	4293      	cmp	r3, r2
 810afa6:	d013      	beq.n	810afd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810afa8:	687b      	ldr	r3, [r7, #4]
 810afaa:	681b      	ldr	r3, [r3, #0]
 810afac:	4a1a      	ldr	r2, [pc, #104]	@ (810b018 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 810afae:	4293      	cmp	r3, r2
 810afb0:	d00e      	beq.n	810afd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810afb2:	687b      	ldr	r3, [r7, #4]
 810afb4:	681b      	ldr	r3, [r3, #0]
 810afb6:	4a15      	ldr	r2, [pc, #84]	@ (810b00c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 810afb8:	4293      	cmp	r3, r2
 810afba:	d009      	beq.n	810afd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810afbc:	687b      	ldr	r3, [r7, #4]
 810afbe:	681b      	ldr	r3, [r3, #0]
 810afc0:	4a16      	ldr	r2, [pc, #88]	@ (810b01c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 810afc2:	4293      	cmp	r3, r2
 810afc4:	d004      	beq.n	810afd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810afc6:	687b      	ldr	r3, [r7, #4]
 810afc8:	681b      	ldr	r3, [r3, #0]
 810afca:	4a15      	ldr	r2, [pc, #84]	@ (810b020 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 810afcc:	4293      	cmp	r3, r2
 810afce:	d10c      	bne.n	810afea <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 810afd0:	68bb      	ldr	r3, [r7, #8]
 810afd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 810afd6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 810afd8:	683b      	ldr	r3, [r7, #0]
 810afda:	689b      	ldr	r3, [r3, #8]
 810afdc:	68ba      	ldr	r2, [r7, #8]
 810afde:	4313      	orrs	r3, r2
 810afe0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 810afe2:	687b      	ldr	r3, [r7, #4]
 810afe4:	681b      	ldr	r3, [r3, #0]
 810afe6:	68ba      	ldr	r2, [r7, #8]
 810afe8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 810afea:	687b      	ldr	r3, [r7, #4]
 810afec:	2201      	movs	r2, #1
 810afee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 810aff2:	687b      	ldr	r3, [r7, #4]
 810aff4:	2200      	movs	r2, #0
 810aff6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 810affa:	2300      	movs	r3, #0
}
 810affc:	4618      	mov	r0, r3
 810affe:	3714      	adds	r7, #20
 810b000:	46bd      	mov	sp, r7
 810b002:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b006:	4770      	bx	lr
 810b008:	40010000 	.word	0x40010000
 810b00c:	40010400 	.word	0x40010400
 810b010:	40000400 	.word	0x40000400
 810b014:	40000800 	.word	0x40000800
 810b018:	40000c00 	.word	0x40000c00
 810b01c:	40001800 	.word	0x40001800
 810b020:	40014000 	.word	0x40014000

0810b024 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 810b024:	b480      	push	{r7}
 810b026:	b085      	sub	sp, #20
 810b028:	af00      	add	r7, sp, #0
 810b02a:	6078      	str	r0, [r7, #4]
 810b02c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 810b02e:	2300      	movs	r3, #0
 810b030:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 810b032:	687b      	ldr	r3, [r7, #4]
 810b034:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 810b038:	2b01      	cmp	r3, #1
 810b03a:	d101      	bne.n	810b040 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 810b03c:	2302      	movs	r3, #2
 810b03e:	e065      	b.n	810b10c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 810b040:	687b      	ldr	r3, [r7, #4]
 810b042:	2201      	movs	r2, #1
 810b044:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 810b048:	68fb      	ldr	r3, [r7, #12]
 810b04a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 810b04e:	683b      	ldr	r3, [r7, #0]
 810b050:	68db      	ldr	r3, [r3, #12]
 810b052:	4313      	orrs	r3, r2
 810b054:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 810b056:	68fb      	ldr	r3, [r7, #12]
 810b058:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 810b05c:	683b      	ldr	r3, [r7, #0]
 810b05e:	689b      	ldr	r3, [r3, #8]
 810b060:	4313      	orrs	r3, r2
 810b062:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 810b064:	68fb      	ldr	r3, [r7, #12]
 810b066:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 810b06a:	683b      	ldr	r3, [r7, #0]
 810b06c:	685b      	ldr	r3, [r3, #4]
 810b06e:	4313      	orrs	r3, r2
 810b070:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 810b072:	68fb      	ldr	r3, [r7, #12]
 810b074:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 810b078:	683b      	ldr	r3, [r7, #0]
 810b07a:	681b      	ldr	r3, [r3, #0]
 810b07c:	4313      	orrs	r3, r2
 810b07e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 810b080:	68fb      	ldr	r3, [r7, #12]
 810b082:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 810b086:	683b      	ldr	r3, [r7, #0]
 810b088:	691b      	ldr	r3, [r3, #16]
 810b08a:	4313      	orrs	r3, r2
 810b08c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 810b08e:	68fb      	ldr	r3, [r7, #12]
 810b090:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 810b094:	683b      	ldr	r3, [r7, #0]
 810b096:	695b      	ldr	r3, [r3, #20]
 810b098:	4313      	orrs	r3, r2
 810b09a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 810b09c:	68fb      	ldr	r3, [r7, #12]
 810b09e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 810b0a2:	683b      	ldr	r3, [r7, #0]
 810b0a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810b0a6:	4313      	orrs	r3, r2
 810b0a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 810b0aa:	68fb      	ldr	r3, [r7, #12]
 810b0ac:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 810b0b0:	683b      	ldr	r3, [r7, #0]
 810b0b2:	699b      	ldr	r3, [r3, #24]
 810b0b4:	041b      	lsls	r3, r3, #16
 810b0b6:	4313      	orrs	r3, r2
 810b0b8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 810b0ba:	687b      	ldr	r3, [r7, #4]
 810b0bc:	681b      	ldr	r3, [r3, #0]
 810b0be:	4a16      	ldr	r2, [pc, #88]	@ (810b118 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 810b0c0:	4293      	cmp	r3, r2
 810b0c2:	d004      	beq.n	810b0ce <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 810b0c4:	687b      	ldr	r3, [r7, #4]
 810b0c6:	681b      	ldr	r3, [r3, #0]
 810b0c8:	4a14      	ldr	r2, [pc, #80]	@ (810b11c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 810b0ca:	4293      	cmp	r3, r2
 810b0cc:	d115      	bne.n	810b0fa <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 810b0ce:	68fb      	ldr	r3, [r7, #12]
 810b0d0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 810b0d4:	683b      	ldr	r3, [r7, #0]
 810b0d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810b0d8:	051b      	lsls	r3, r3, #20
 810b0da:	4313      	orrs	r3, r2
 810b0dc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 810b0de:	68fb      	ldr	r3, [r7, #12]
 810b0e0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 810b0e4:	683b      	ldr	r3, [r7, #0]
 810b0e6:	69db      	ldr	r3, [r3, #28]
 810b0e8:	4313      	orrs	r3, r2
 810b0ea:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 810b0ec:	68fb      	ldr	r3, [r7, #12]
 810b0ee:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 810b0f2:	683b      	ldr	r3, [r7, #0]
 810b0f4:	6a1b      	ldr	r3, [r3, #32]
 810b0f6:	4313      	orrs	r3, r2
 810b0f8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 810b0fa:	687b      	ldr	r3, [r7, #4]
 810b0fc:	681b      	ldr	r3, [r3, #0]
 810b0fe:	68fa      	ldr	r2, [r7, #12]
 810b100:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 810b102:	687b      	ldr	r3, [r7, #4]
 810b104:	2200      	movs	r2, #0
 810b106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 810b10a:	2300      	movs	r3, #0
}
 810b10c:	4618      	mov	r0, r3
 810b10e:	3714      	adds	r7, #20
 810b110:	46bd      	mov	sp, r7
 810b112:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b116:	4770      	bx	lr
 810b118:	40010000 	.word	0x40010000
 810b11c:	40010400 	.word	0x40010400

0810b120 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 810b120:	b480      	push	{r7}
 810b122:	b083      	sub	sp, #12
 810b124:	af00      	add	r7, sp, #0
 810b126:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 810b128:	bf00      	nop
 810b12a:	370c      	adds	r7, #12
 810b12c:	46bd      	mov	sp, r7
 810b12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b132:	4770      	bx	lr

0810b134 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 810b134:	b480      	push	{r7}
 810b136:	b083      	sub	sp, #12
 810b138:	af00      	add	r7, sp, #0
 810b13a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 810b13c:	bf00      	nop
 810b13e:	370c      	adds	r7, #12
 810b140:	46bd      	mov	sp, r7
 810b142:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b146:	4770      	bx	lr

0810b148 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 810b148:	b480      	push	{r7}
 810b14a:	b083      	sub	sp, #12
 810b14c:	af00      	add	r7, sp, #0
 810b14e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 810b150:	bf00      	nop
 810b152:	370c      	adds	r7, #12
 810b154:	46bd      	mov	sp, r7
 810b156:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b15a:	4770      	bx	lr

0810b15c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 810b15c:	b580      	push	{r7, lr}
 810b15e:	b082      	sub	sp, #8
 810b160:	af00      	add	r7, sp, #0
 810b162:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 810b164:	687b      	ldr	r3, [r7, #4]
 810b166:	2b00      	cmp	r3, #0
 810b168:	d101      	bne.n	810b16e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 810b16a:	2301      	movs	r3, #1
 810b16c:	e042      	b.n	810b1f4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 810b16e:	687b      	ldr	r3, [r7, #4]
 810b170:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 810b174:	2b00      	cmp	r3, #0
 810b176:	d106      	bne.n	810b186 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 810b178:	687b      	ldr	r3, [r7, #4]
 810b17a:	2200      	movs	r2, #0
 810b17c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 810b180:	6878      	ldr	r0, [r7, #4]
 810b182:	f7f8 fc07 	bl	8103994 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 810b186:	687b      	ldr	r3, [r7, #4]
 810b188:	2224      	movs	r2, #36	@ 0x24
 810b18a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 810b18e:	687b      	ldr	r3, [r7, #4]
 810b190:	681b      	ldr	r3, [r3, #0]
 810b192:	681a      	ldr	r2, [r3, #0]
 810b194:	687b      	ldr	r3, [r7, #4]
 810b196:	681b      	ldr	r3, [r3, #0]
 810b198:	f022 0201 	bic.w	r2, r2, #1
 810b19c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 810b19e:	687b      	ldr	r3, [r7, #4]
 810b1a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810b1a2:	2b00      	cmp	r3, #0
 810b1a4:	d002      	beq.n	810b1ac <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 810b1a6:	6878      	ldr	r0, [r7, #4]
 810b1a8:	f000 fee6 	bl	810bf78 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 810b1ac:	6878      	ldr	r0, [r7, #4]
 810b1ae:	f000 f97b 	bl	810b4a8 <UART_SetConfig>
 810b1b2:	4603      	mov	r3, r0
 810b1b4:	2b01      	cmp	r3, #1
 810b1b6:	d101      	bne.n	810b1bc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 810b1b8:	2301      	movs	r3, #1
 810b1ba:	e01b      	b.n	810b1f4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 810b1bc:	687b      	ldr	r3, [r7, #4]
 810b1be:	681b      	ldr	r3, [r3, #0]
 810b1c0:	685a      	ldr	r2, [r3, #4]
 810b1c2:	687b      	ldr	r3, [r7, #4]
 810b1c4:	681b      	ldr	r3, [r3, #0]
 810b1c6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 810b1ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 810b1cc:	687b      	ldr	r3, [r7, #4]
 810b1ce:	681b      	ldr	r3, [r3, #0]
 810b1d0:	689a      	ldr	r2, [r3, #8]
 810b1d2:	687b      	ldr	r3, [r7, #4]
 810b1d4:	681b      	ldr	r3, [r3, #0]
 810b1d6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 810b1da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 810b1dc:	687b      	ldr	r3, [r7, #4]
 810b1de:	681b      	ldr	r3, [r3, #0]
 810b1e0:	681a      	ldr	r2, [r3, #0]
 810b1e2:	687b      	ldr	r3, [r7, #4]
 810b1e4:	681b      	ldr	r3, [r3, #0]
 810b1e6:	f042 0201 	orr.w	r2, r2, #1
 810b1ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 810b1ec:	6878      	ldr	r0, [r7, #4]
 810b1ee:	f000 ff65 	bl	810c0bc <UART_CheckIdleState>
 810b1f2:	4603      	mov	r3, r0
}
 810b1f4:	4618      	mov	r0, r3
 810b1f6:	3708      	adds	r7, #8
 810b1f8:	46bd      	mov	sp, r7
 810b1fa:	bd80      	pop	{r7, pc}

0810b1fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 810b1fc:	b580      	push	{r7, lr}
 810b1fe:	b08a      	sub	sp, #40	@ 0x28
 810b200:	af02      	add	r7, sp, #8
 810b202:	60f8      	str	r0, [r7, #12]
 810b204:	60b9      	str	r1, [r7, #8]
 810b206:	603b      	str	r3, [r7, #0]
 810b208:	4613      	mov	r3, r2
 810b20a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 810b20c:	68fb      	ldr	r3, [r7, #12]
 810b20e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 810b212:	2b20      	cmp	r3, #32
 810b214:	d17b      	bne.n	810b30e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 810b216:	68bb      	ldr	r3, [r7, #8]
 810b218:	2b00      	cmp	r3, #0
 810b21a:	d002      	beq.n	810b222 <HAL_UART_Transmit+0x26>
 810b21c:	88fb      	ldrh	r3, [r7, #6]
 810b21e:	2b00      	cmp	r3, #0
 810b220:	d101      	bne.n	810b226 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 810b222:	2301      	movs	r3, #1
 810b224:	e074      	b.n	810b310 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 810b226:	68fb      	ldr	r3, [r7, #12]
 810b228:	2200      	movs	r2, #0
 810b22a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 810b22e:	68fb      	ldr	r3, [r7, #12]
 810b230:	2221      	movs	r2, #33	@ 0x21
 810b232:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 810b236:	f7f8 fdf9 	bl	8103e2c <HAL_GetTick>
 810b23a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 810b23c:	68fb      	ldr	r3, [r7, #12]
 810b23e:	88fa      	ldrh	r2, [r7, #6]
 810b240:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 810b244:	68fb      	ldr	r3, [r7, #12]
 810b246:	88fa      	ldrh	r2, [r7, #6]
 810b248:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 810b24c:	68fb      	ldr	r3, [r7, #12]
 810b24e:	689b      	ldr	r3, [r3, #8]
 810b250:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 810b254:	d108      	bne.n	810b268 <HAL_UART_Transmit+0x6c>
 810b256:	68fb      	ldr	r3, [r7, #12]
 810b258:	691b      	ldr	r3, [r3, #16]
 810b25a:	2b00      	cmp	r3, #0
 810b25c:	d104      	bne.n	810b268 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 810b25e:	2300      	movs	r3, #0
 810b260:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 810b262:	68bb      	ldr	r3, [r7, #8]
 810b264:	61bb      	str	r3, [r7, #24]
 810b266:	e003      	b.n	810b270 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 810b268:	68bb      	ldr	r3, [r7, #8]
 810b26a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 810b26c:	2300      	movs	r3, #0
 810b26e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 810b270:	e030      	b.n	810b2d4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 810b272:	683b      	ldr	r3, [r7, #0]
 810b274:	9300      	str	r3, [sp, #0]
 810b276:	697b      	ldr	r3, [r7, #20]
 810b278:	2200      	movs	r2, #0
 810b27a:	2180      	movs	r1, #128	@ 0x80
 810b27c:	68f8      	ldr	r0, [r7, #12]
 810b27e:	f000 ffc7 	bl	810c210 <UART_WaitOnFlagUntilTimeout>
 810b282:	4603      	mov	r3, r0
 810b284:	2b00      	cmp	r3, #0
 810b286:	d005      	beq.n	810b294 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 810b288:	68fb      	ldr	r3, [r7, #12]
 810b28a:	2220      	movs	r2, #32
 810b28c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 810b290:	2303      	movs	r3, #3
 810b292:	e03d      	b.n	810b310 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 810b294:	69fb      	ldr	r3, [r7, #28]
 810b296:	2b00      	cmp	r3, #0
 810b298:	d10b      	bne.n	810b2b2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 810b29a:	69bb      	ldr	r3, [r7, #24]
 810b29c:	881b      	ldrh	r3, [r3, #0]
 810b29e:	461a      	mov	r2, r3
 810b2a0:	68fb      	ldr	r3, [r7, #12]
 810b2a2:	681b      	ldr	r3, [r3, #0]
 810b2a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 810b2a8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 810b2aa:	69bb      	ldr	r3, [r7, #24]
 810b2ac:	3302      	adds	r3, #2
 810b2ae:	61bb      	str	r3, [r7, #24]
 810b2b0:	e007      	b.n	810b2c2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 810b2b2:	69fb      	ldr	r3, [r7, #28]
 810b2b4:	781a      	ldrb	r2, [r3, #0]
 810b2b6:	68fb      	ldr	r3, [r7, #12]
 810b2b8:	681b      	ldr	r3, [r3, #0]
 810b2ba:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 810b2bc:	69fb      	ldr	r3, [r7, #28]
 810b2be:	3301      	adds	r3, #1
 810b2c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 810b2c2:	68fb      	ldr	r3, [r7, #12]
 810b2c4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 810b2c8:	b29b      	uxth	r3, r3
 810b2ca:	3b01      	subs	r3, #1
 810b2cc:	b29a      	uxth	r2, r3
 810b2ce:	68fb      	ldr	r3, [r7, #12]
 810b2d0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 810b2d4:	68fb      	ldr	r3, [r7, #12]
 810b2d6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 810b2da:	b29b      	uxth	r3, r3
 810b2dc:	2b00      	cmp	r3, #0
 810b2de:	d1c8      	bne.n	810b272 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 810b2e0:	683b      	ldr	r3, [r7, #0]
 810b2e2:	9300      	str	r3, [sp, #0]
 810b2e4:	697b      	ldr	r3, [r7, #20]
 810b2e6:	2200      	movs	r2, #0
 810b2e8:	2140      	movs	r1, #64	@ 0x40
 810b2ea:	68f8      	ldr	r0, [r7, #12]
 810b2ec:	f000 ff90 	bl	810c210 <UART_WaitOnFlagUntilTimeout>
 810b2f0:	4603      	mov	r3, r0
 810b2f2:	2b00      	cmp	r3, #0
 810b2f4:	d005      	beq.n	810b302 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 810b2f6:	68fb      	ldr	r3, [r7, #12]
 810b2f8:	2220      	movs	r2, #32
 810b2fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 810b2fe:	2303      	movs	r3, #3
 810b300:	e006      	b.n	810b310 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 810b302:	68fb      	ldr	r3, [r7, #12]
 810b304:	2220      	movs	r2, #32
 810b306:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 810b30a:	2300      	movs	r3, #0
 810b30c:	e000      	b.n	810b310 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 810b30e:	2302      	movs	r3, #2
  }
}
 810b310:	4618      	mov	r0, r3
 810b312:	3720      	adds	r7, #32
 810b314:	46bd      	mov	sp, r7
 810b316:	bd80      	pop	{r7, pc}

0810b318 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 810b318:	b580      	push	{r7, lr}
 810b31a:	b08a      	sub	sp, #40	@ 0x28
 810b31c:	af02      	add	r7, sp, #8
 810b31e:	60f8      	str	r0, [r7, #12]
 810b320:	60b9      	str	r1, [r7, #8]
 810b322:	603b      	str	r3, [r7, #0]
 810b324:	4613      	mov	r3, r2
 810b326:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 810b328:	68fb      	ldr	r3, [r7, #12]
 810b32a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 810b32e:	2b20      	cmp	r3, #32
 810b330:	f040 80b5 	bne.w	810b49e <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 810b334:	68bb      	ldr	r3, [r7, #8]
 810b336:	2b00      	cmp	r3, #0
 810b338:	d002      	beq.n	810b340 <HAL_UART_Receive+0x28>
 810b33a:	88fb      	ldrh	r3, [r7, #6]
 810b33c:	2b00      	cmp	r3, #0
 810b33e:	d101      	bne.n	810b344 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 810b340:	2301      	movs	r3, #1
 810b342:	e0ad      	b.n	810b4a0 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 810b344:	68fb      	ldr	r3, [r7, #12]
 810b346:	2200      	movs	r2, #0
 810b348:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 810b34c:	68fb      	ldr	r3, [r7, #12]
 810b34e:	2222      	movs	r2, #34	@ 0x22
 810b350:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810b354:	68fb      	ldr	r3, [r7, #12]
 810b356:	2200      	movs	r2, #0
 810b358:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 810b35a:	f7f8 fd67 	bl	8103e2c <HAL_GetTick>
 810b35e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 810b360:	68fb      	ldr	r3, [r7, #12]
 810b362:	88fa      	ldrh	r2, [r7, #6]
 810b364:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 810b368:	68fb      	ldr	r3, [r7, #12]
 810b36a:	88fa      	ldrh	r2, [r7, #6]
 810b36c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 810b370:	68fb      	ldr	r3, [r7, #12]
 810b372:	689b      	ldr	r3, [r3, #8]
 810b374:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 810b378:	d10e      	bne.n	810b398 <HAL_UART_Receive+0x80>
 810b37a:	68fb      	ldr	r3, [r7, #12]
 810b37c:	691b      	ldr	r3, [r3, #16]
 810b37e:	2b00      	cmp	r3, #0
 810b380:	d105      	bne.n	810b38e <HAL_UART_Receive+0x76>
 810b382:	68fb      	ldr	r3, [r7, #12]
 810b384:	f240 12ff 	movw	r2, #511	@ 0x1ff
 810b388:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 810b38c:	e02d      	b.n	810b3ea <HAL_UART_Receive+0xd2>
 810b38e:	68fb      	ldr	r3, [r7, #12]
 810b390:	22ff      	movs	r2, #255	@ 0xff
 810b392:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 810b396:	e028      	b.n	810b3ea <HAL_UART_Receive+0xd2>
 810b398:	68fb      	ldr	r3, [r7, #12]
 810b39a:	689b      	ldr	r3, [r3, #8]
 810b39c:	2b00      	cmp	r3, #0
 810b39e:	d10d      	bne.n	810b3bc <HAL_UART_Receive+0xa4>
 810b3a0:	68fb      	ldr	r3, [r7, #12]
 810b3a2:	691b      	ldr	r3, [r3, #16]
 810b3a4:	2b00      	cmp	r3, #0
 810b3a6:	d104      	bne.n	810b3b2 <HAL_UART_Receive+0x9a>
 810b3a8:	68fb      	ldr	r3, [r7, #12]
 810b3aa:	22ff      	movs	r2, #255	@ 0xff
 810b3ac:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 810b3b0:	e01b      	b.n	810b3ea <HAL_UART_Receive+0xd2>
 810b3b2:	68fb      	ldr	r3, [r7, #12]
 810b3b4:	227f      	movs	r2, #127	@ 0x7f
 810b3b6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 810b3ba:	e016      	b.n	810b3ea <HAL_UART_Receive+0xd2>
 810b3bc:	68fb      	ldr	r3, [r7, #12]
 810b3be:	689b      	ldr	r3, [r3, #8]
 810b3c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810b3c4:	d10d      	bne.n	810b3e2 <HAL_UART_Receive+0xca>
 810b3c6:	68fb      	ldr	r3, [r7, #12]
 810b3c8:	691b      	ldr	r3, [r3, #16]
 810b3ca:	2b00      	cmp	r3, #0
 810b3cc:	d104      	bne.n	810b3d8 <HAL_UART_Receive+0xc0>
 810b3ce:	68fb      	ldr	r3, [r7, #12]
 810b3d0:	227f      	movs	r2, #127	@ 0x7f
 810b3d2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 810b3d6:	e008      	b.n	810b3ea <HAL_UART_Receive+0xd2>
 810b3d8:	68fb      	ldr	r3, [r7, #12]
 810b3da:	223f      	movs	r2, #63	@ 0x3f
 810b3dc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 810b3e0:	e003      	b.n	810b3ea <HAL_UART_Receive+0xd2>
 810b3e2:	68fb      	ldr	r3, [r7, #12]
 810b3e4:	2200      	movs	r2, #0
 810b3e6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 810b3ea:	68fb      	ldr	r3, [r7, #12]
 810b3ec:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 810b3f0:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 810b3f2:	68fb      	ldr	r3, [r7, #12]
 810b3f4:	689b      	ldr	r3, [r3, #8]
 810b3f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 810b3fa:	d108      	bne.n	810b40e <HAL_UART_Receive+0xf6>
 810b3fc:	68fb      	ldr	r3, [r7, #12]
 810b3fe:	691b      	ldr	r3, [r3, #16]
 810b400:	2b00      	cmp	r3, #0
 810b402:	d104      	bne.n	810b40e <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 810b404:	2300      	movs	r3, #0
 810b406:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 810b408:	68bb      	ldr	r3, [r7, #8]
 810b40a:	61bb      	str	r3, [r7, #24]
 810b40c:	e003      	b.n	810b416 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 810b40e:	68bb      	ldr	r3, [r7, #8]
 810b410:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 810b412:	2300      	movs	r3, #0
 810b414:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 810b416:	e036      	b.n	810b486 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 810b418:	683b      	ldr	r3, [r7, #0]
 810b41a:	9300      	str	r3, [sp, #0]
 810b41c:	697b      	ldr	r3, [r7, #20]
 810b41e:	2200      	movs	r2, #0
 810b420:	2120      	movs	r1, #32
 810b422:	68f8      	ldr	r0, [r7, #12]
 810b424:	f000 fef4 	bl	810c210 <UART_WaitOnFlagUntilTimeout>
 810b428:	4603      	mov	r3, r0
 810b42a:	2b00      	cmp	r3, #0
 810b42c:	d005      	beq.n	810b43a <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 810b42e:	68fb      	ldr	r3, [r7, #12]
 810b430:	2220      	movs	r2, #32
 810b432:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 810b436:	2303      	movs	r3, #3
 810b438:	e032      	b.n	810b4a0 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 810b43a:	69fb      	ldr	r3, [r7, #28]
 810b43c:	2b00      	cmp	r3, #0
 810b43e:	d10c      	bne.n	810b45a <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 810b440:	68fb      	ldr	r3, [r7, #12]
 810b442:	681b      	ldr	r3, [r3, #0]
 810b444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810b446:	b29a      	uxth	r2, r3
 810b448:	8a7b      	ldrh	r3, [r7, #18]
 810b44a:	4013      	ands	r3, r2
 810b44c:	b29a      	uxth	r2, r3
 810b44e:	69bb      	ldr	r3, [r7, #24]
 810b450:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 810b452:	69bb      	ldr	r3, [r7, #24]
 810b454:	3302      	adds	r3, #2
 810b456:	61bb      	str	r3, [r7, #24]
 810b458:	e00c      	b.n	810b474 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 810b45a:	68fb      	ldr	r3, [r7, #12]
 810b45c:	681b      	ldr	r3, [r3, #0]
 810b45e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810b460:	b2da      	uxtb	r2, r3
 810b462:	8a7b      	ldrh	r3, [r7, #18]
 810b464:	b2db      	uxtb	r3, r3
 810b466:	4013      	ands	r3, r2
 810b468:	b2da      	uxtb	r2, r3
 810b46a:	69fb      	ldr	r3, [r7, #28]
 810b46c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 810b46e:	69fb      	ldr	r3, [r7, #28]
 810b470:	3301      	adds	r3, #1
 810b472:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 810b474:	68fb      	ldr	r3, [r7, #12]
 810b476:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 810b47a:	b29b      	uxth	r3, r3
 810b47c:	3b01      	subs	r3, #1
 810b47e:	b29a      	uxth	r2, r3
 810b480:	68fb      	ldr	r3, [r7, #12]
 810b482:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 810b486:	68fb      	ldr	r3, [r7, #12]
 810b488:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 810b48c:	b29b      	uxth	r3, r3
 810b48e:	2b00      	cmp	r3, #0
 810b490:	d1c2      	bne.n	810b418 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 810b492:	68fb      	ldr	r3, [r7, #12]
 810b494:	2220      	movs	r2, #32
 810b496:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 810b49a:	2300      	movs	r3, #0
 810b49c:	e000      	b.n	810b4a0 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 810b49e:	2302      	movs	r3, #2
  }
}
 810b4a0:	4618      	mov	r0, r3
 810b4a2:	3720      	adds	r7, #32
 810b4a4:	46bd      	mov	sp, r7
 810b4a6:	bd80      	pop	{r7, pc}

0810b4a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 810b4a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 810b4ac:	b092      	sub	sp, #72	@ 0x48
 810b4ae:	af00      	add	r7, sp, #0
 810b4b0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 810b4b2:	2300      	movs	r3, #0
 810b4b4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 810b4b8:	697b      	ldr	r3, [r7, #20]
 810b4ba:	689a      	ldr	r2, [r3, #8]
 810b4bc:	697b      	ldr	r3, [r7, #20]
 810b4be:	691b      	ldr	r3, [r3, #16]
 810b4c0:	431a      	orrs	r2, r3
 810b4c2:	697b      	ldr	r3, [r7, #20]
 810b4c4:	695b      	ldr	r3, [r3, #20]
 810b4c6:	431a      	orrs	r2, r3
 810b4c8:	697b      	ldr	r3, [r7, #20]
 810b4ca:	69db      	ldr	r3, [r3, #28]
 810b4cc:	4313      	orrs	r3, r2
 810b4ce:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 810b4d0:	697b      	ldr	r3, [r7, #20]
 810b4d2:	681b      	ldr	r3, [r3, #0]
 810b4d4:	681a      	ldr	r2, [r3, #0]
 810b4d6:	4bbd      	ldr	r3, [pc, #756]	@ (810b7cc <UART_SetConfig+0x324>)
 810b4d8:	4013      	ands	r3, r2
 810b4da:	697a      	ldr	r2, [r7, #20]
 810b4dc:	6812      	ldr	r2, [r2, #0]
 810b4de:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 810b4e0:	430b      	orrs	r3, r1
 810b4e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 810b4e4:	697b      	ldr	r3, [r7, #20]
 810b4e6:	681b      	ldr	r3, [r3, #0]
 810b4e8:	685b      	ldr	r3, [r3, #4]
 810b4ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 810b4ee:	697b      	ldr	r3, [r7, #20]
 810b4f0:	68da      	ldr	r2, [r3, #12]
 810b4f2:	697b      	ldr	r3, [r7, #20]
 810b4f4:	681b      	ldr	r3, [r3, #0]
 810b4f6:	430a      	orrs	r2, r1
 810b4f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 810b4fa:	697b      	ldr	r3, [r7, #20]
 810b4fc:	699b      	ldr	r3, [r3, #24]
 810b4fe:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 810b500:	697b      	ldr	r3, [r7, #20]
 810b502:	681b      	ldr	r3, [r3, #0]
 810b504:	4ab2      	ldr	r2, [pc, #712]	@ (810b7d0 <UART_SetConfig+0x328>)
 810b506:	4293      	cmp	r3, r2
 810b508:	d004      	beq.n	810b514 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 810b50a:	697b      	ldr	r3, [r7, #20]
 810b50c:	6a1b      	ldr	r3, [r3, #32]
 810b50e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 810b510:	4313      	orrs	r3, r2
 810b512:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 810b514:	697b      	ldr	r3, [r7, #20]
 810b516:	681b      	ldr	r3, [r3, #0]
 810b518:	689b      	ldr	r3, [r3, #8]
 810b51a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 810b51e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 810b522:	697a      	ldr	r2, [r7, #20]
 810b524:	6812      	ldr	r2, [r2, #0]
 810b526:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 810b528:	430b      	orrs	r3, r1
 810b52a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 810b52c:	697b      	ldr	r3, [r7, #20]
 810b52e:	681b      	ldr	r3, [r3, #0]
 810b530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810b532:	f023 010f 	bic.w	r1, r3, #15
 810b536:	697b      	ldr	r3, [r7, #20]
 810b538:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 810b53a:	697b      	ldr	r3, [r7, #20]
 810b53c:	681b      	ldr	r3, [r3, #0]
 810b53e:	430a      	orrs	r2, r1
 810b540:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 810b542:	697b      	ldr	r3, [r7, #20]
 810b544:	681b      	ldr	r3, [r3, #0]
 810b546:	4aa3      	ldr	r2, [pc, #652]	@ (810b7d4 <UART_SetConfig+0x32c>)
 810b548:	4293      	cmp	r3, r2
 810b54a:	d177      	bne.n	810b63c <UART_SetConfig+0x194>
 810b54c:	4ba2      	ldr	r3, [pc, #648]	@ (810b7d8 <UART_SetConfig+0x330>)
 810b54e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810b550:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 810b554:	2b28      	cmp	r3, #40	@ 0x28
 810b556:	d86d      	bhi.n	810b634 <UART_SetConfig+0x18c>
 810b558:	a201      	add	r2, pc, #4	@ (adr r2, 810b560 <UART_SetConfig+0xb8>)
 810b55a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810b55e:	bf00      	nop
 810b560:	0810b605 	.word	0x0810b605
 810b564:	0810b635 	.word	0x0810b635
 810b568:	0810b635 	.word	0x0810b635
 810b56c:	0810b635 	.word	0x0810b635
 810b570:	0810b635 	.word	0x0810b635
 810b574:	0810b635 	.word	0x0810b635
 810b578:	0810b635 	.word	0x0810b635
 810b57c:	0810b635 	.word	0x0810b635
 810b580:	0810b60d 	.word	0x0810b60d
 810b584:	0810b635 	.word	0x0810b635
 810b588:	0810b635 	.word	0x0810b635
 810b58c:	0810b635 	.word	0x0810b635
 810b590:	0810b635 	.word	0x0810b635
 810b594:	0810b635 	.word	0x0810b635
 810b598:	0810b635 	.word	0x0810b635
 810b59c:	0810b635 	.word	0x0810b635
 810b5a0:	0810b615 	.word	0x0810b615
 810b5a4:	0810b635 	.word	0x0810b635
 810b5a8:	0810b635 	.word	0x0810b635
 810b5ac:	0810b635 	.word	0x0810b635
 810b5b0:	0810b635 	.word	0x0810b635
 810b5b4:	0810b635 	.word	0x0810b635
 810b5b8:	0810b635 	.word	0x0810b635
 810b5bc:	0810b635 	.word	0x0810b635
 810b5c0:	0810b61d 	.word	0x0810b61d
 810b5c4:	0810b635 	.word	0x0810b635
 810b5c8:	0810b635 	.word	0x0810b635
 810b5cc:	0810b635 	.word	0x0810b635
 810b5d0:	0810b635 	.word	0x0810b635
 810b5d4:	0810b635 	.word	0x0810b635
 810b5d8:	0810b635 	.word	0x0810b635
 810b5dc:	0810b635 	.word	0x0810b635
 810b5e0:	0810b625 	.word	0x0810b625
 810b5e4:	0810b635 	.word	0x0810b635
 810b5e8:	0810b635 	.word	0x0810b635
 810b5ec:	0810b635 	.word	0x0810b635
 810b5f0:	0810b635 	.word	0x0810b635
 810b5f4:	0810b635 	.word	0x0810b635
 810b5f8:	0810b635 	.word	0x0810b635
 810b5fc:	0810b635 	.word	0x0810b635
 810b600:	0810b62d 	.word	0x0810b62d
 810b604:	2301      	movs	r3, #1
 810b606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b60a:	e220      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b60c:	2304      	movs	r3, #4
 810b60e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b612:	e21c      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b614:	2308      	movs	r3, #8
 810b616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b61a:	e218      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b61c:	2310      	movs	r3, #16
 810b61e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b622:	e214      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b624:	2320      	movs	r3, #32
 810b626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b62a:	e210      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b62c:	2340      	movs	r3, #64	@ 0x40
 810b62e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b632:	e20c      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b634:	2380      	movs	r3, #128	@ 0x80
 810b636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b63a:	e208      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b63c:	697b      	ldr	r3, [r7, #20]
 810b63e:	681b      	ldr	r3, [r3, #0]
 810b640:	4a66      	ldr	r2, [pc, #408]	@ (810b7dc <UART_SetConfig+0x334>)
 810b642:	4293      	cmp	r3, r2
 810b644:	d130      	bne.n	810b6a8 <UART_SetConfig+0x200>
 810b646:	4b64      	ldr	r3, [pc, #400]	@ (810b7d8 <UART_SetConfig+0x330>)
 810b648:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810b64a:	f003 0307 	and.w	r3, r3, #7
 810b64e:	2b05      	cmp	r3, #5
 810b650:	d826      	bhi.n	810b6a0 <UART_SetConfig+0x1f8>
 810b652:	a201      	add	r2, pc, #4	@ (adr r2, 810b658 <UART_SetConfig+0x1b0>)
 810b654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810b658:	0810b671 	.word	0x0810b671
 810b65c:	0810b679 	.word	0x0810b679
 810b660:	0810b681 	.word	0x0810b681
 810b664:	0810b689 	.word	0x0810b689
 810b668:	0810b691 	.word	0x0810b691
 810b66c:	0810b699 	.word	0x0810b699
 810b670:	2300      	movs	r3, #0
 810b672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b676:	e1ea      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b678:	2304      	movs	r3, #4
 810b67a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b67e:	e1e6      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b680:	2308      	movs	r3, #8
 810b682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b686:	e1e2      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b688:	2310      	movs	r3, #16
 810b68a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b68e:	e1de      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b690:	2320      	movs	r3, #32
 810b692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b696:	e1da      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b698:	2340      	movs	r3, #64	@ 0x40
 810b69a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b69e:	e1d6      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b6a0:	2380      	movs	r3, #128	@ 0x80
 810b6a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b6a6:	e1d2      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b6a8:	697b      	ldr	r3, [r7, #20]
 810b6aa:	681b      	ldr	r3, [r3, #0]
 810b6ac:	4a4c      	ldr	r2, [pc, #304]	@ (810b7e0 <UART_SetConfig+0x338>)
 810b6ae:	4293      	cmp	r3, r2
 810b6b0:	d130      	bne.n	810b714 <UART_SetConfig+0x26c>
 810b6b2:	4b49      	ldr	r3, [pc, #292]	@ (810b7d8 <UART_SetConfig+0x330>)
 810b6b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810b6b6:	f003 0307 	and.w	r3, r3, #7
 810b6ba:	2b05      	cmp	r3, #5
 810b6bc:	d826      	bhi.n	810b70c <UART_SetConfig+0x264>
 810b6be:	a201      	add	r2, pc, #4	@ (adr r2, 810b6c4 <UART_SetConfig+0x21c>)
 810b6c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810b6c4:	0810b6dd 	.word	0x0810b6dd
 810b6c8:	0810b6e5 	.word	0x0810b6e5
 810b6cc:	0810b6ed 	.word	0x0810b6ed
 810b6d0:	0810b6f5 	.word	0x0810b6f5
 810b6d4:	0810b6fd 	.word	0x0810b6fd
 810b6d8:	0810b705 	.word	0x0810b705
 810b6dc:	2300      	movs	r3, #0
 810b6de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b6e2:	e1b4      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b6e4:	2304      	movs	r3, #4
 810b6e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b6ea:	e1b0      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b6ec:	2308      	movs	r3, #8
 810b6ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b6f2:	e1ac      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b6f4:	2310      	movs	r3, #16
 810b6f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b6fa:	e1a8      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b6fc:	2320      	movs	r3, #32
 810b6fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b702:	e1a4      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b704:	2340      	movs	r3, #64	@ 0x40
 810b706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b70a:	e1a0      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b70c:	2380      	movs	r3, #128	@ 0x80
 810b70e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b712:	e19c      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b714:	697b      	ldr	r3, [r7, #20]
 810b716:	681b      	ldr	r3, [r3, #0]
 810b718:	4a32      	ldr	r2, [pc, #200]	@ (810b7e4 <UART_SetConfig+0x33c>)
 810b71a:	4293      	cmp	r3, r2
 810b71c:	d130      	bne.n	810b780 <UART_SetConfig+0x2d8>
 810b71e:	4b2e      	ldr	r3, [pc, #184]	@ (810b7d8 <UART_SetConfig+0x330>)
 810b720:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810b722:	f003 0307 	and.w	r3, r3, #7
 810b726:	2b05      	cmp	r3, #5
 810b728:	d826      	bhi.n	810b778 <UART_SetConfig+0x2d0>
 810b72a:	a201      	add	r2, pc, #4	@ (adr r2, 810b730 <UART_SetConfig+0x288>)
 810b72c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810b730:	0810b749 	.word	0x0810b749
 810b734:	0810b751 	.word	0x0810b751
 810b738:	0810b759 	.word	0x0810b759
 810b73c:	0810b761 	.word	0x0810b761
 810b740:	0810b769 	.word	0x0810b769
 810b744:	0810b771 	.word	0x0810b771
 810b748:	2300      	movs	r3, #0
 810b74a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b74e:	e17e      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b750:	2304      	movs	r3, #4
 810b752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b756:	e17a      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b758:	2308      	movs	r3, #8
 810b75a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b75e:	e176      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b760:	2310      	movs	r3, #16
 810b762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b766:	e172      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b768:	2320      	movs	r3, #32
 810b76a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b76e:	e16e      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b770:	2340      	movs	r3, #64	@ 0x40
 810b772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b776:	e16a      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b778:	2380      	movs	r3, #128	@ 0x80
 810b77a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b77e:	e166      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b780:	697b      	ldr	r3, [r7, #20]
 810b782:	681b      	ldr	r3, [r3, #0]
 810b784:	4a18      	ldr	r2, [pc, #96]	@ (810b7e8 <UART_SetConfig+0x340>)
 810b786:	4293      	cmp	r3, r2
 810b788:	d140      	bne.n	810b80c <UART_SetConfig+0x364>
 810b78a:	4b13      	ldr	r3, [pc, #76]	@ (810b7d8 <UART_SetConfig+0x330>)
 810b78c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810b78e:	f003 0307 	and.w	r3, r3, #7
 810b792:	2b05      	cmp	r3, #5
 810b794:	d836      	bhi.n	810b804 <UART_SetConfig+0x35c>
 810b796:	a201      	add	r2, pc, #4	@ (adr r2, 810b79c <UART_SetConfig+0x2f4>)
 810b798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810b79c:	0810b7b5 	.word	0x0810b7b5
 810b7a0:	0810b7bd 	.word	0x0810b7bd
 810b7a4:	0810b7c5 	.word	0x0810b7c5
 810b7a8:	0810b7ed 	.word	0x0810b7ed
 810b7ac:	0810b7f5 	.word	0x0810b7f5
 810b7b0:	0810b7fd 	.word	0x0810b7fd
 810b7b4:	2300      	movs	r3, #0
 810b7b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b7ba:	e148      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b7bc:	2304      	movs	r3, #4
 810b7be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b7c2:	e144      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b7c4:	2308      	movs	r3, #8
 810b7c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b7ca:	e140      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b7cc:	cfff69f3 	.word	0xcfff69f3
 810b7d0:	58000c00 	.word	0x58000c00
 810b7d4:	40011000 	.word	0x40011000
 810b7d8:	58024400 	.word	0x58024400
 810b7dc:	40004400 	.word	0x40004400
 810b7e0:	40004800 	.word	0x40004800
 810b7e4:	40004c00 	.word	0x40004c00
 810b7e8:	40005000 	.word	0x40005000
 810b7ec:	2310      	movs	r3, #16
 810b7ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b7f2:	e12c      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b7f4:	2320      	movs	r3, #32
 810b7f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b7fa:	e128      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b7fc:	2340      	movs	r3, #64	@ 0x40
 810b7fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b802:	e124      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b804:	2380      	movs	r3, #128	@ 0x80
 810b806:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b80a:	e120      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b80c:	697b      	ldr	r3, [r7, #20]
 810b80e:	681b      	ldr	r3, [r3, #0]
 810b810:	4acb      	ldr	r2, [pc, #812]	@ (810bb40 <UART_SetConfig+0x698>)
 810b812:	4293      	cmp	r3, r2
 810b814:	d176      	bne.n	810b904 <UART_SetConfig+0x45c>
 810b816:	4bcb      	ldr	r3, [pc, #812]	@ (810bb44 <UART_SetConfig+0x69c>)
 810b818:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810b81a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 810b81e:	2b28      	cmp	r3, #40	@ 0x28
 810b820:	d86c      	bhi.n	810b8fc <UART_SetConfig+0x454>
 810b822:	a201      	add	r2, pc, #4	@ (adr r2, 810b828 <UART_SetConfig+0x380>)
 810b824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810b828:	0810b8cd 	.word	0x0810b8cd
 810b82c:	0810b8fd 	.word	0x0810b8fd
 810b830:	0810b8fd 	.word	0x0810b8fd
 810b834:	0810b8fd 	.word	0x0810b8fd
 810b838:	0810b8fd 	.word	0x0810b8fd
 810b83c:	0810b8fd 	.word	0x0810b8fd
 810b840:	0810b8fd 	.word	0x0810b8fd
 810b844:	0810b8fd 	.word	0x0810b8fd
 810b848:	0810b8d5 	.word	0x0810b8d5
 810b84c:	0810b8fd 	.word	0x0810b8fd
 810b850:	0810b8fd 	.word	0x0810b8fd
 810b854:	0810b8fd 	.word	0x0810b8fd
 810b858:	0810b8fd 	.word	0x0810b8fd
 810b85c:	0810b8fd 	.word	0x0810b8fd
 810b860:	0810b8fd 	.word	0x0810b8fd
 810b864:	0810b8fd 	.word	0x0810b8fd
 810b868:	0810b8dd 	.word	0x0810b8dd
 810b86c:	0810b8fd 	.word	0x0810b8fd
 810b870:	0810b8fd 	.word	0x0810b8fd
 810b874:	0810b8fd 	.word	0x0810b8fd
 810b878:	0810b8fd 	.word	0x0810b8fd
 810b87c:	0810b8fd 	.word	0x0810b8fd
 810b880:	0810b8fd 	.word	0x0810b8fd
 810b884:	0810b8fd 	.word	0x0810b8fd
 810b888:	0810b8e5 	.word	0x0810b8e5
 810b88c:	0810b8fd 	.word	0x0810b8fd
 810b890:	0810b8fd 	.word	0x0810b8fd
 810b894:	0810b8fd 	.word	0x0810b8fd
 810b898:	0810b8fd 	.word	0x0810b8fd
 810b89c:	0810b8fd 	.word	0x0810b8fd
 810b8a0:	0810b8fd 	.word	0x0810b8fd
 810b8a4:	0810b8fd 	.word	0x0810b8fd
 810b8a8:	0810b8ed 	.word	0x0810b8ed
 810b8ac:	0810b8fd 	.word	0x0810b8fd
 810b8b0:	0810b8fd 	.word	0x0810b8fd
 810b8b4:	0810b8fd 	.word	0x0810b8fd
 810b8b8:	0810b8fd 	.word	0x0810b8fd
 810b8bc:	0810b8fd 	.word	0x0810b8fd
 810b8c0:	0810b8fd 	.word	0x0810b8fd
 810b8c4:	0810b8fd 	.word	0x0810b8fd
 810b8c8:	0810b8f5 	.word	0x0810b8f5
 810b8cc:	2301      	movs	r3, #1
 810b8ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b8d2:	e0bc      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b8d4:	2304      	movs	r3, #4
 810b8d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b8da:	e0b8      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b8dc:	2308      	movs	r3, #8
 810b8de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b8e2:	e0b4      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b8e4:	2310      	movs	r3, #16
 810b8e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b8ea:	e0b0      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b8ec:	2320      	movs	r3, #32
 810b8ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b8f2:	e0ac      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b8f4:	2340      	movs	r3, #64	@ 0x40
 810b8f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b8fa:	e0a8      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b8fc:	2380      	movs	r3, #128	@ 0x80
 810b8fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b902:	e0a4      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b904:	697b      	ldr	r3, [r7, #20]
 810b906:	681b      	ldr	r3, [r3, #0]
 810b908:	4a8f      	ldr	r2, [pc, #572]	@ (810bb48 <UART_SetConfig+0x6a0>)
 810b90a:	4293      	cmp	r3, r2
 810b90c:	d130      	bne.n	810b970 <UART_SetConfig+0x4c8>
 810b90e:	4b8d      	ldr	r3, [pc, #564]	@ (810bb44 <UART_SetConfig+0x69c>)
 810b910:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810b912:	f003 0307 	and.w	r3, r3, #7
 810b916:	2b05      	cmp	r3, #5
 810b918:	d826      	bhi.n	810b968 <UART_SetConfig+0x4c0>
 810b91a:	a201      	add	r2, pc, #4	@ (adr r2, 810b920 <UART_SetConfig+0x478>)
 810b91c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810b920:	0810b939 	.word	0x0810b939
 810b924:	0810b941 	.word	0x0810b941
 810b928:	0810b949 	.word	0x0810b949
 810b92c:	0810b951 	.word	0x0810b951
 810b930:	0810b959 	.word	0x0810b959
 810b934:	0810b961 	.word	0x0810b961
 810b938:	2300      	movs	r3, #0
 810b93a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b93e:	e086      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b940:	2304      	movs	r3, #4
 810b942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b946:	e082      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b948:	2308      	movs	r3, #8
 810b94a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b94e:	e07e      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b950:	2310      	movs	r3, #16
 810b952:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b956:	e07a      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b958:	2320      	movs	r3, #32
 810b95a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b95e:	e076      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b960:	2340      	movs	r3, #64	@ 0x40
 810b962:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b966:	e072      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b968:	2380      	movs	r3, #128	@ 0x80
 810b96a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b96e:	e06e      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b970:	697b      	ldr	r3, [r7, #20]
 810b972:	681b      	ldr	r3, [r3, #0]
 810b974:	4a75      	ldr	r2, [pc, #468]	@ (810bb4c <UART_SetConfig+0x6a4>)
 810b976:	4293      	cmp	r3, r2
 810b978:	d130      	bne.n	810b9dc <UART_SetConfig+0x534>
 810b97a:	4b72      	ldr	r3, [pc, #456]	@ (810bb44 <UART_SetConfig+0x69c>)
 810b97c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810b97e:	f003 0307 	and.w	r3, r3, #7
 810b982:	2b05      	cmp	r3, #5
 810b984:	d826      	bhi.n	810b9d4 <UART_SetConfig+0x52c>
 810b986:	a201      	add	r2, pc, #4	@ (adr r2, 810b98c <UART_SetConfig+0x4e4>)
 810b988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810b98c:	0810b9a5 	.word	0x0810b9a5
 810b990:	0810b9ad 	.word	0x0810b9ad
 810b994:	0810b9b5 	.word	0x0810b9b5
 810b998:	0810b9bd 	.word	0x0810b9bd
 810b99c:	0810b9c5 	.word	0x0810b9c5
 810b9a0:	0810b9cd 	.word	0x0810b9cd
 810b9a4:	2300      	movs	r3, #0
 810b9a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b9aa:	e050      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b9ac:	2304      	movs	r3, #4
 810b9ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b9b2:	e04c      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b9b4:	2308      	movs	r3, #8
 810b9b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b9ba:	e048      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b9bc:	2310      	movs	r3, #16
 810b9be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b9c2:	e044      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b9c4:	2320      	movs	r3, #32
 810b9c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b9ca:	e040      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b9cc:	2340      	movs	r3, #64	@ 0x40
 810b9ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b9d2:	e03c      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b9d4:	2380      	movs	r3, #128	@ 0x80
 810b9d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810b9da:	e038      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810b9dc:	697b      	ldr	r3, [r7, #20]
 810b9de:	681b      	ldr	r3, [r3, #0]
 810b9e0:	4a5b      	ldr	r2, [pc, #364]	@ (810bb50 <UART_SetConfig+0x6a8>)
 810b9e2:	4293      	cmp	r3, r2
 810b9e4:	d130      	bne.n	810ba48 <UART_SetConfig+0x5a0>
 810b9e6:	4b57      	ldr	r3, [pc, #348]	@ (810bb44 <UART_SetConfig+0x69c>)
 810b9e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810b9ea:	f003 0307 	and.w	r3, r3, #7
 810b9ee:	2b05      	cmp	r3, #5
 810b9f0:	d826      	bhi.n	810ba40 <UART_SetConfig+0x598>
 810b9f2:	a201      	add	r2, pc, #4	@ (adr r2, 810b9f8 <UART_SetConfig+0x550>)
 810b9f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810b9f8:	0810ba11 	.word	0x0810ba11
 810b9fc:	0810ba19 	.word	0x0810ba19
 810ba00:	0810ba21 	.word	0x0810ba21
 810ba04:	0810ba29 	.word	0x0810ba29
 810ba08:	0810ba31 	.word	0x0810ba31
 810ba0c:	0810ba39 	.word	0x0810ba39
 810ba10:	2302      	movs	r3, #2
 810ba12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810ba16:	e01a      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810ba18:	2304      	movs	r3, #4
 810ba1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810ba1e:	e016      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810ba20:	2308      	movs	r3, #8
 810ba22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810ba26:	e012      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810ba28:	2310      	movs	r3, #16
 810ba2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810ba2e:	e00e      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810ba30:	2320      	movs	r3, #32
 810ba32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810ba36:	e00a      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810ba38:	2340      	movs	r3, #64	@ 0x40
 810ba3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810ba3e:	e006      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810ba40:	2380      	movs	r3, #128	@ 0x80
 810ba42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810ba46:	e002      	b.n	810ba4e <UART_SetConfig+0x5a6>
 810ba48:	2380      	movs	r3, #128	@ 0x80
 810ba4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 810ba4e:	697b      	ldr	r3, [r7, #20]
 810ba50:	681b      	ldr	r3, [r3, #0]
 810ba52:	4a3f      	ldr	r2, [pc, #252]	@ (810bb50 <UART_SetConfig+0x6a8>)
 810ba54:	4293      	cmp	r3, r2
 810ba56:	f040 80f8 	bne.w	810bc4a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 810ba5a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 810ba5e:	2b20      	cmp	r3, #32
 810ba60:	dc46      	bgt.n	810baf0 <UART_SetConfig+0x648>
 810ba62:	2b02      	cmp	r3, #2
 810ba64:	f2c0 8082 	blt.w	810bb6c <UART_SetConfig+0x6c4>
 810ba68:	3b02      	subs	r3, #2
 810ba6a:	2b1e      	cmp	r3, #30
 810ba6c:	d87e      	bhi.n	810bb6c <UART_SetConfig+0x6c4>
 810ba6e:	a201      	add	r2, pc, #4	@ (adr r2, 810ba74 <UART_SetConfig+0x5cc>)
 810ba70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810ba74:	0810baf7 	.word	0x0810baf7
 810ba78:	0810bb6d 	.word	0x0810bb6d
 810ba7c:	0810baff 	.word	0x0810baff
 810ba80:	0810bb6d 	.word	0x0810bb6d
 810ba84:	0810bb6d 	.word	0x0810bb6d
 810ba88:	0810bb6d 	.word	0x0810bb6d
 810ba8c:	0810bb0f 	.word	0x0810bb0f
 810ba90:	0810bb6d 	.word	0x0810bb6d
 810ba94:	0810bb6d 	.word	0x0810bb6d
 810ba98:	0810bb6d 	.word	0x0810bb6d
 810ba9c:	0810bb6d 	.word	0x0810bb6d
 810baa0:	0810bb6d 	.word	0x0810bb6d
 810baa4:	0810bb6d 	.word	0x0810bb6d
 810baa8:	0810bb6d 	.word	0x0810bb6d
 810baac:	0810bb1f 	.word	0x0810bb1f
 810bab0:	0810bb6d 	.word	0x0810bb6d
 810bab4:	0810bb6d 	.word	0x0810bb6d
 810bab8:	0810bb6d 	.word	0x0810bb6d
 810babc:	0810bb6d 	.word	0x0810bb6d
 810bac0:	0810bb6d 	.word	0x0810bb6d
 810bac4:	0810bb6d 	.word	0x0810bb6d
 810bac8:	0810bb6d 	.word	0x0810bb6d
 810bacc:	0810bb6d 	.word	0x0810bb6d
 810bad0:	0810bb6d 	.word	0x0810bb6d
 810bad4:	0810bb6d 	.word	0x0810bb6d
 810bad8:	0810bb6d 	.word	0x0810bb6d
 810badc:	0810bb6d 	.word	0x0810bb6d
 810bae0:	0810bb6d 	.word	0x0810bb6d
 810bae4:	0810bb6d 	.word	0x0810bb6d
 810bae8:	0810bb6d 	.word	0x0810bb6d
 810baec:	0810bb5f 	.word	0x0810bb5f
 810baf0:	2b40      	cmp	r3, #64	@ 0x40
 810baf2:	d037      	beq.n	810bb64 <UART_SetConfig+0x6bc>
 810baf4:	e03a      	b.n	810bb6c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 810baf6:	f7fd f9c3 	bl	8108e80 <HAL_RCCEx_GetD3PCLK1Freq>
 810bafa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 810bafc:	e03c      	b.n	810bb78 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810bafe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 810bb02:	4618      	mov	r0, r3
 810bb04:	f7fd f9d2 	bl	8108eac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810bb08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810bb0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810bb0c:	e034      	b.n	810bb78 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810bb0e:	f107 0318 	add.w	r3, r7, #24
 810bb12:	4618      	mov	r0, r3
 810bb14:	f7fd fb1e 	bl	8109154 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810bb18:	69fb      	ldr	r3, [r7, #28]
 810bb1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810bb1c:	e02c      	b.n	810bb78 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810bb1e:	4b09      	ldr	r3, [pc, #36]	@ (810bb44 <UART_SetConfig+0x69c>)
 810bb20:	681b      	ldr	r3, [r3, #0]
 810bb22:	f003 0320 	and.w	r3, r3, #32
 810bb26:	2b00      	cmp	r3, #0
 810bb28:	d016      	beq.n	810bb58 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810bb2a:	4b06      	ldr	r3, [pc, #24]	@ (810bb44 <UART_SetConfig+0x69c>)
 810bb2c:	681b      	ldr	r3, [r3, #0]
 810bb2e:	08db      	lsrs	r3, r3, #3
 810bb30:	f003 0303 	and.w	r3, r3, #3
 810bb34:	4a07      	ldr	r2, [pc, #28]	@ (810bb54 <UART_SetConfig+0x6ac>)
 810bb36:	fa22 f303 	lsr.w	r3, r2, r3
 810bb3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810bb3c:	e01c      	b.n	810bb78 <UART_SetConfig+0x6d0>
 810bb3e:	bf00      	nop
 810bb40:	40011400 	.word	0x40011400
 810bb44:	58024400 	.word	0x58024400
 810bb48:	40007800 	.word	0x40007800
 810bb4c:	40007c00 	.word	0x40007c00
 810bb50:	58000c00 	.word	0x58000c00
 810bb54:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 810bb58:	4b9d      	ldr	r3, [pc, #628]	@ (810bdd0 <UART_SetConfig+0x928>)
 810bb5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810bb5c:	e00c      	b.n	810bb78 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810bb5e:	4b9d      	ldr	r3, [pc, #628]	@ (810bdd4 <UART_SetConfig+0x92c>)
 810bb60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810bb62:	e009      	b.n	810bb78 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810bb64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 810bb68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810bb6a:	e005      	b.n	810bb78 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 810bb6c:	2300      	movs	r3, #0
 810bb6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 810bb70:	2301      	movs	r3, #1
 810bb72:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 810bb76:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 810bb78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 810bb7a:	2b00      	cmp	r3, #0
 810bb7c:	f000 81de 	beq.w	810bf3c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 810bb80:	697b      	ldr	r3, [r7, #20]
 810bb82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810bb84:	4a94      	ldr	r2, [pc, #592]	@ (810bdd8 <UART_SetConfig+0x930>)
 810bb86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810bb8a:	461a      	mov	r2, r3
 810bb8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 810bb8e:	fbb3 f3f2 	udiv	r3, r3, r2
 810bb92:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 810bb94:	697b      	ldr	r3, [r7, #20]
 810bb96:	685a      	ldr	r2, [r3, #4]
 810bb98:	4613      	mov	r3, r2
 810bb9a:	005b      	lsls	r3, r3, #1
 810bb9c:	4413      	add	r3, r2
 810bb9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 810bba0:	429a      	cmp	r2, r3
 810bba2:	d305      	bcc.n	810bbb0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 810bba4:	697b      	ldr	r3, [r7, #20]
 810bba6:	685b      	ldr	r3, [r3, #4]
 810bba8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 810bbaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 810bbac:	429a      	cmp	r2, r3
 810bbae:	d903      	bls.n	810bbb8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 810bbb0:	2301      	movs	r3, #1
 810bbb2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 810bbb6:	e1c1      	b.n	810bf3c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810bbb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 810bbba:	2200      	movs	r2, #0
 810bbbc:	60bb      	str	r3, [r7, #8]
 810bbbe:	60fa      	str	r2, [r7, #12]
 810bbc0:	697b      	ldr	r3, [r7, #20]
 810bbc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810bbc4:	4a84      	ldr	r2, [pc, #528]	@ (810bdd8 <UART_SetConfig+0x930>)
 810bbc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810bbca:	b29b      	uxth	r3, r3
 810bbcc:	2200      	movs	r2, #0
 810bbce:	603b      	str	r3, [r7, #0]
 810bbd0:	607a      	str	r2, [r7, #4]
 810bbd2:	e9d7 2300 	ldrd	r2, r3, [r7]
 810bbd6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 810bbda:	f7f5 f8dd 	bl	8100d98 <__aeabi_uldivmod>
 810bbde:	4602      	mov	r2, r0
 810bbe0:	460b      	mov	r3, r1
 810bbe2:	4610      	mov	r0, r2
 810bbe4:	4619      	mov	r1, r3
 810bbe6:	f04f 0200 	mov.w	r2, #0
 810bbea:	f04f 0300 	mov.w	r3, #0
 810bbee:	020b      	lsls	r3, r1, #8
 810bbf0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 810bbf4:	0202      	lsls	r2, r0, #8
 810bbf6:	6979      	ldr	r1, [r7, #20]
 810bbf8:	6849      	ldr	r1, [r1, #4]
 810bbfa:	0849      	lsrs	r1, r1, #1
 810bbfc:	2000      	movs	r0, #0
 810bbfe:	460c      	mov	r4, r1
 810bc00:	4605      	mov	r5, r0
 810bc02:	eb12 0804 	adds.w	r8, r2, r4
 810bc06:	eb43 0905 	adc.w	r9, r3, r5
 810bc0a:	697b      	ldr	r3, [r7, #20]
 810bc0c:	685b      	ldr	r3, [r3, #4]
 810bc0e:	2200      	movs	r2, #0
 810bc10:	469a      	mov	sl, r3
 810bc12:	4693      	mov	fp, r2
 810bc14:	4652      	mov	r2, sl
 810bc16:	465b      	mov	r3, fp
 810bc18:	4640      	mov	r0, r8
 810bc1a:	4649      	mov	r1, r9
 810bc1c:	f7f5 f8bc 	bl	8100d98 <__aeabi_uldivmod>
 810bc20:	4602      	mov	r2, r0
 810bc22:	460b      	mov	r3, r1
 810bc24:	4613      	mov	r3, r2
 810bc26:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 810bc28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810bc2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 810bc2e:	d308      	bcc.n	810bc42 <UART_SetConfig+0x79a>
 810bc30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810bc32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 810bc36:	d204      	bcs.n	810bc42 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 810bc38:	697b      	ldr	r3, [r7, #20]
 810bc3a:	681b      	ldr	r3, [r3, #0]
 810bc3c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 810bc3e:	60da      	str	r2, [r3, #12]
 810bc40:	e17c      	b.n	810bf3c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 810bc42:	2301      	movs	r3, #1
 810bc44:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 810bc48:	e178      	b.n	810bf3c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 810bc4a:	697b      	ldr	r3, [r7, #20]
 810bc4c:	69db      	ldr	r3, [r3, #28]
 810bc4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 810bc52:	f040 80c5 	bne.w	810bde0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 810bc56:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 810bc5a:	2b20      	cmp	r3, #32
 810bc5c:	dc48      	bgt.n	810bcf0 <UART_SetConfig+0x848>
 810bc5e:	2b00      	cmp	r3, #0
 810bc60:	db7b      	blt.n	810bd5a <UART_SetConfig+0x8b2>
 810bc62:	2b20      	cmp	r3, #32
 810bc64:	d879      	bhi.n	810bd5a <UART_SetConfig+0x8b2>
 810bc66:	a201      	add	r2, pc, #4	@ (adr r2, 810bc6c <UART_SetConfig+0x7c4>)
 810bc68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810bc6c:	0810bcf7 	.word	0x0810bcf7
 810bc70:	0810bcff 	.word	0x0810bcff
 810bc74:	0810bd5b 	.word	0x0810bd5b
 810bc78:	0810bd5b 	.word	0x0810bd5b
 810bc7c:	0810bd07 	.word	0x0810bd07
 810bc80:	0810bd5b 	.word	0x0810bd5b
 810bc84:	0810bd5b 	.word	0x0810bd5b
 810bc88:	0810bd5b 	.word	0x0810bd5b
 810bc8c:	0810bd17 	.word	0x0810bd17
 810bc90:	0810bd5b 	.word	0x0810bd5b
 810bc94:	0810bd5b 	.word	0x0810bd5b
 810bc98:	0810bd5b 	.word	0x0810bd5b
 810bc9c:	0810bd5b 	.word	0x0810bd5b
 810bca0:	0810bd5b 	.word	0x0810bd5b
 810bca4:	0810bd5b 	.word	0x0810bd5b
 810bca8:	0810bd5b 	.word	0x0810bd5b
 810bcac:	0810bd27 	.word	0x0810bd27
 810bcb0:	0810bd5b 	.word	0x0810bd5b
 810bcb4:	0810bd5b 	.word	0x0810bd5b
 810bcb8:	0810bd5b 	.word	0x0810bd5b
 810bcbc:	0810bd5b 	.word	0x0810bd5b
 810bcc0:	0810bd5b 	.word	0x0810bd5b
 810bcc4:	0810bd5b 	.word	0x0810bd5b
 810bcc8:	0810bd5b 	.word	0x0810bd5b
 810bccc:	0810bd5b 	.word	0x0810bd5b
 810bcd0:	0810bd5b 	.word	0x0810bd5b
 810bcd4:	0810bd5b 	.word	0x0810bd5b
 810bcd8:	0810bd5b 	.word	0x0810bd5b
 810bcdc:	0810bd5b 	.word	0x0810bd5b
 810bce0:	0810bd5b 	.word	0x0810bd5b
 810bce4:	0810bd5b 	.word	0x0810bd5b
 810bce8:	0810bd5b 	.word	0x0810bd5b
 810bcec:	0810bd4d 	.word	0x0810bd4d
 810bcf0:	2b40      	cmp	r3, #64	@ 0x40
 810bcf2:	d02e      	beq.n	810bd52 <UART_SetConfig+0x8aa>
 810bcf4:	e031      	b.n	810bd5a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810bcf6:	f7fb f90d 	bl	8106f14 <HAL_RCC_GetPCLK1Freq>
 810bcfa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 810bcfc:	e033      	b.n	810bd66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810bcfe:	f7fb f91f 	bl	8106f40 <HAL_RCC_GetPCLK2Freq>
 810bd02:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 810bd04:	e02f      	b.n	810bd66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810bd06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 810bd0a:	4618      	mov	r0, r3
 810bd0c:	f7fd f8ce 	bl	8108eac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810bd10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810bd12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810bd14:	e027      	b.n	810bd66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810bd16:	f107 0318 	add.w	r3, r7, #24
 810bd1a:	4618      	mov	r0, r3
 810bd1c:	f7fd fa1a 	bl	8109154 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810bd20:	69fb      	ldr	r3, [r7, #28]
 810bd22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810bd24:	e01f      	b.n	810bd66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810bd26:	4b2d      	ldr	r3, [pc, #180]	@ (810bddc <UART_SetConfig+0x934>)
 810bd28:	681b      	ldr	r3, [r3, #0]
 810bd2a:	f003 0320 	and.w	r3, r3, #32
 810bd2e:	2b00      	cmp	r3, #0
 810bd30:	d009      	beq.n	810bd46 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810bd32:	4b2a      	ldr	r3, [pc, #168]	@ (810bddc <UART_SetConfig+0x934>)
 810bd34:	681b      	ldr	r3, [r3, #0]
 810bd36:	08db      	lsrs	r3, r3, #3
 810bd38:	f003 0303 	and.w	r3, r3, #3
 810bd3c:	4a24      	ldr	r2, [pc, #144]	@ (810bdd0 <UART_SetConfig+0x928>)
 810bd3e:	fa22 f303 	lsr.w	r3, r2, r3
 810bd42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810bd44:	e00f      	b.n	810bd66 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 810bd46:	4b22      	ldr	r3, [pc, #136]	@ (810bdd0 <UART_SetConfig+0x928>)
 810bd48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810bd4a:	e00c      	b.n	810bd66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810bd4c:	4b21      	ldr	r3, [pc, #132]	@ (810bdd4 <UART_SetConfig+0x92c>)
 810bd4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810bd50:	e009      	b.n	810bd66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810bd52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 810bd56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810bd58:	e005      	b.n	810bd66 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 810bd5a:	2300      	movs	r3, #0
 810bd5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 810bd5e:	2301      	movs	r3, #1
 810bd60:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 810bd64:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 810bd66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 810bd68:	2b00      	cmp	r3, #0
 810bd6a:	f000 80e7 	beq.w	810bf3c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810bd6e:	697b      	ldr	r3, [r7, #20]
 810bd70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810bd72:	4a19      	ldr	r2, [pc, #100]	@ (810bdd8 <UART_SetConfig+0x930>)
 810bd74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810bd78:	461a      	mov	r2, r3
 810bd7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 810bd7c:	fbb3 f3f2 	udiv	r3, r3, r2
 810bd80:	005a      	lsls	r2, r3, #1
 810bd82:	697b      	ldr	r3, [r7, #20]
 810bd84:	685b      	ldr	r3, [r3, #4]
 810bd86:	085b      	lsrs	r3, r3, #1
 810bd88:	441a      	add	r2, r3
 810bd8a:	697b      	ldr	r3, [r7, #20]
 810bd8c:	685b      	ldr	r3, [r3, #4]
 810bd8e:	fbb2 f3f3 	udiv	r3, r2, r3
 810bd92:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 810bd94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810bd96:	2b0f      	cmp	r3, #15
 810bd98:	d916      	bls.n	810bdc8 <UART_SetConfig+0x920>
 810bd9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810bd9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 810bda0:	d212      	bcs.n	810bdc8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 810bda2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810bda4:	b29b      	uxth	r3, r3
 810bda6:	f023 030f 	bic.w	r3, r3, #15
 810bdaa:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 810bdac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810bdae:	085b      	lsrs	r3, r3, #1
 810bdb0:	b29b      	uxth	r3, r3
 810bdb2:	f003 0307 	and.w	r3, r3, #7
 810bdb6:	b29a      	uxth	r2, r3
 810bdb8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 810bdba:	4313      	orrs	r3, r2
 810bdbc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 810bdbe:	697b      	ldr	r3, [r7, #20]
 810bdc0:	681b      	ldr	r3, [r3, #0]
 810bdc2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 810bdc4:	60da      	str	r2, [r3, #12]
 810bdc6:	e0b9      	b.n	810bf3c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 810bdc8:	2301      	movs	r3, #1
 810bdca:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 810bdce:	e0b5      	b.n	810bf3c <UART_SetConfig+0xa94>
 810bdd0:	03d09000 	.word	0x03d09000
 810bdd4:	003d0900 	.word	0x003d0900
 810bdd8:	081113f8 	.word	0x081113f8
 810bddc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 810bde0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 810bde4:	2b20      	cmp	r3, #32
 810bde6:	dc49      	bgt.n	810be7c <UART_SetConfig+0x9d4>
 810bde8:	2b00      	cmp	r3, #0
 810bdea:	db7c      	blt.n	810bee6 <UART_SetConfig+0xa3e>
 810bdec:	2b20      	cmp	r3, #32
 810bdee:	d87a      	bhi.n	810bee6 <UART_SetConfig+0xa3e>
 810bdf0:	a201      	add	r2, pc, #4	@ (adr r2, 810bdf8 <UART_SetConfig+0x950>)
 810bdf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810bdf6:	bf00      	nop
 810bdf8:	0810be83 	.word	0x0810be83
 810bdfc:	0810be8b 	.word	0x0810be8b
 810be00:	0810bee7 	.word	0x0810bee7
 810be04:	0810bee7 	.word	0x0810bee7
 810be08:	0810be93 	.word	0x0810be93
 810be0c:	0810bee7 	.word	0x0810bee7
 810be10:	0810bee7 	.word	0x0810bee7
 810be14:	0810bee7 	.word	0x0810bee7
 810be18:	0810bea3 	.word	0x0810bea3
 810be1c:	0810bee7 	.word	0x0810bee7
 810be20:	0810bee7 	.word	0x0810bee7
 810be24:	0810bee7 	.word	0x0810bee7
 810be28:	0810bee7 	.word	0x0810bee7
 810be2c:	0810bee7 	.word	0x0810bee7
 810be30:	0810bee7 	.word	0x0810bee7
 810be34:	0810bee7 	.word	0x0810bee7
 810be38:	0810beb3 	.word	0x0810beb3
 810be3c:	0810bee7 	.word	0x0810bee7
 810be40:	0810bee7 	.word	0x0810bee7
 810be44:	0810bee7 	.word	0x0810bee7
 810be48:	0810bee7 	.word	0x0810bee7
 810be4c:	0810bee7 	.word	0x0810bee7
 810be50:	0810bee7 	.word	0x0810bee7
 810be54:	0810bee7 	.word	0x0810bee7
 810be58:	0810bee7 	.word	0x0810bee7
 810be5c:	0810bee7 	.word	0x0810bee7
 810be60:	0810bee7 	.word	0x0810bee7
 810be64:	0810bee7 	.word	0x0810bee7
 810be68:	0810bee7 	.word	0x0810bee7
 810be6c:	0810bee7 	.word	0x0810bee7
 810be70:	0810bee7 	.word	0x0810bee7
 810be74:	0810bee7 	.word	0x0810bee7
 810be78:	0810bed9 	.word	0x0810bed9
 810be7c:	2b40      	cmp	r3, #64	@ 0x40
 810be7e:	d02e      	beq.n	810bede <UART_SetConfig+0xa36>
 810be80:	e031      	b.n	810bee6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810be82:	f7fb f847 	bl	8106f14 <HAL_RCC_GetPCLK1Freq>
 810be86:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 810be88:	e033      	b.n	810bef2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810be8a:	f7fb f859 	bl	8106f40 <HAL_RCC_GetPCLK2Freq>
 810be8e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 810be90:	e02f      	b.n	810bef2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810be92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 810be96:	4618      	mov	r0, r3
 810be98:	f7fd f808 	bl	8108eac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810be9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810be9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810bea0:	e027      	b.n	810bef2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810bea2:	f107 0318 	add.w	r3, r7, #24
 810bea6:	4618      	mov	r0, r3
 810bea8:	f7fd f954 	bl	8109154 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810beac:	69fb      	ldr	r3, [r7, #28]
 810beae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810beb0:	e01f      	b.n	810bef2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810beb2:	4b2d      	ldr	r3, [pc, #180]	@ (810bf68 <UART_SetConfig+0xac0>)
 810beb4:	681b      	ldr	r3, [r3, #0]
 810beb6:	f003 0320 	and.w	r3, r3, #32
 810beba:	2b00      	cmp	r3, #0
 810bebc:	d009      	beq.n	810bed2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810bebe:	4b2a      	ldr	r3, [pc, #168]	@ (810bf68 <UART_SetConfig+0xac0>)
 810bec0:	681b      	ldr	r3, [r3, #0]
 810bec2:	08db      	lsrs	r3, r3, #3
 810bec4:	f003 0303 	and.w	r3, r3, #3
 810bec8:	4a28      	ldr	r2, [pc, #160]	@ (810bf6c <UART_SetConfig+0xac4>)
 810beca:	fa22 f303 	lsr.w	r3, r2, r3
 810bece:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810bed0:	e00f      	b.n	810bef2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 810bed2:	4b26      	ldr	r3, [pc, #152]	@ (810bf6c <UART_SetConfig+0xac4>)
 810bed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810bed6:	e00c      	b.n	810bef2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810bed8:	4b25      	ldr	r3, [pc, #148]	@ (810bf70 <UART_SetConfig+0xac8>)
 810beda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810bedc:	e009      	b.n	810bef2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810bede:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 810bee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810bee4:	e005      	b.n	810bef2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 810bee6:	2300      	movs	r3, #0
 810bee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 810beea:	2301      	movs	r3, #1
 810beec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 810bef0:	bf00      	nop
    }

    if (pclk != 0U)
 810bef2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 810bef4:	2b00      	cmp	r3, #0
 810bef6:	d021      	beq.n	810bf3c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810bef8:	697b      	ldr	r3, [r7, #20]
 810befa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810befc:	4a1d      	ldr	r2, [pc, #116]	@ (810bf74 <UART_SetConfig+0xacc>)
 810befe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810bf02:	461a      	mov	r2, r3
 810bf04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 810bf06:	fbb3 f2f2 	udiv	r2, r3, r2
 810bf0a:	697b      	ldr	r3, [r7, #20]
 810bf0c:	685b      	ldr	r3, [r3, #4]
 810bf0e:	085b      	lsrs	r3, r3, #1
 810bf10:	441a      	add	r2, r3
 810bf12:	697b      	ldr	r3, [r7, #20]
 810bf14:	685b      	ldr	r3, [r3, #4]
 810bf16:	fbb2 f3f3 	udiv	r3, r2, r3
 810bf1a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 810bf1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810bf1e:	2b0f      	cmp	r3, #15
 810bf20:	d909      	bls.n	810bf36 <UART_SetConfig+0xa8e>
 810bf22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810bf24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 810bf28:	d205      	bcs.n	810bf36 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 810bf2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810bf2c:	b29a      	uxth	r2, r3
 810bf2e:	697b      	ldr	r3, [r7, #20]
 810bf30:	681b      	ldr	r3, [r3, #0]
 810bf32:	60da      	str	r2, [r3, #12]
 810bf34:	e002      	b.n	810bf3c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 810bf36:	2301      	movs	r3, #1
 810bf38:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 810bf3c:	697b      	ldr	r3, [r7, #20]
 810bf3e:	2201      	movs	r2, #1
 810bf40:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 810bf44:	697b      	ldr	r3, [r7, #20]
 810bf46:	2201      	movs	r2, #1
 810bf48:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 810bf4c:	697b      	ldr	r3, [r7, #20]
 810bf4e:	2200      	movs	r2, #0
 810bf50:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 810bf52:	697b      	ldr	r3, [r7, #20]
 810bf54:	2200      	movs	r2, #0
 810bf56:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 810bf58:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 810bf5c:	4618      	mov	r0, r3
 810bf5e:	3748      	adds	r7, #72	@ 0x48
 810bf60:	46bd      	mov	sp, r7
 810bf62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 810bf66:	bf00      	nop
 810bf68:	58024400 	.word	0x58024400
 810bf6c:	03d09000 	.word	0x03d09000
 810bf70:	003d0900 	.word	0x003d0900
 810bf74:	081113f8 	.word	0x081113f8

0810bf78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 810bf78:	b480      	push	{r7}
 810bf7a:	b083      	sub	sp, #12
 810bf7c:	af00      	add	r7, sp, #0
 810bf7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 810bf80:	687b      	ldr	r3, [r7, #4]
 810bf82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810bf84:	f003 0308 	and.w	r3, r3, #8
 810bf88:	2b00      	cmp	r3, #0
 810bf8a:	d00a      	beq.n	810bfa2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 810bf8c:	687b      	ldr	r3, [r7, #4]
 810bf8e:	681b      	ldr	r3, [r3, #0]
 810bf90:	685b      	ldr	r3, [r3, #4]
 810bf92:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 810bf96:	687b      	ldr	r3, [r7, #4]
 810bf98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 810bf9a:	687b      	ldr	r3, [r7, #4]
 810bf9c:	681b      	ldr	r3, [r3, #0]
 810bf9e:	430a      	orrs	r2, r1
 810bfa0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 810bfa2:	687b      	ldr	r3, [r7, #4]
 810bfa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810bfa6:	f003 0301 	and.w	r3, r3, #1
 810bfaa:	2b00      	cmp	r3, #0
 810bfac:	d00a      	beq.n	810bfc4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 810bfae:	687b      	ldr	r3, [r7, #4]
 810bfb0:	681b      	ldr	r3, [r3, #0]
 810bfb2:	685b      	ldr	r3, [r3, #4]
 810bfb4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 810bfb8:	687b      	ldr	r3, [r7, #4]
 810bfba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810bfbc:	687b      	ldr	r3, [r7, #4]
 810bfbe:	681b      	ldr	r3, [r3, #0]
 810bfc0:	430a      	orrs	r2, r1
 810bfc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 810bfc4:	687b      	ldr	r3, [r7, #4]
 810bfc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810bfc8:	f003 0302 	and.w	r3, r3, #2
 810bfcc:	2b00      	cmp	r3, #0
 810bfce:	d00a      	beq.n	810bfe6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 810bfd0:	687b      	ldr	r3, [r7, #4]
 810bfd2:	681b      	ldr	r3, [r3, #0]
 810bfd4:	685b      	ldr	r3, [r3, #4]
 810bfd6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 810bfda:	687b      	ldr	r3, [r7, #4]
 810bfdc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 810bfde:	687b      	ldr	r3, [r7, #4]
 810bfe0:	681b      	ldr	r3, [r3, #0]
 810bfe2:	430a      	orrs	r2, r1
 810bfe4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 810bfe6:	687b      	ldr	r3, [r7, #4]
 810bfe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810bfea:	f003 0304 	and.w	r3, r3, #4
 810bfee:	2b00      	cmp	r3, #0
 810bff0:	d00a      	beq.n	810c008 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 810bff2:	687b      	ldr	r3, [r7, #4]
 810bff4:	681b      	ldr	r3, [r3, #0]
 810bff6:	685b      	ldr	r3, [r3, #4]
 810bff8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 810bffc:	687b      	ldr	r3, [r7, #4]
 810bffe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 810c000:	687b      	ldr	r3, [r7, #4]
 810c002:	681b      	ldr	r3, [r3, #0]
 810c004:	430a      	orrs	r2, r1
 810c006:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 810c008:	687b      	ldr	r3, [r7, #4]
 810c00a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810c00c:	f003 0310 	and.w	r3, r3, #16
 810c010:	2b00      	cmp	r3, #0
 810c012:	d00a      	beq.n	810c02a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 810c014:	687b      	ldr	r3, [r7, #4]
 810c016:	681b      	ldr	r3, [r3, #0]
 810c018:	689b      	ldr	r3, [r3, #8]
 810c01a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 810c01e:	687b      	ldr	r3, [r7, #4]
 810c020:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 810c022:	687b      	ldr	r3, [r7, #4]
 810c024:	681b      	ldr	r3, [r3, #0]
 810c026:	430a      	orrs	r2, r1
 810c028:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 810c02a:	687b      	ldr	r3, [r7, #4]
 810c02c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810c02e:	f003 0320 	and.w	r3, r3, #32
 810c032:	2b00      	cmp	r3, #0
 810c034:	d00a      	beq.n	810c04c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 810c036:	687b      	ldr	r3, [r7, #4]
 810c038:	681b      	ldr	r3, [r3, #0]
 810c03a:	689b      	ldr	r3, [r3, #8]
 810c03c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 810c040:	687b      	ldr	r3, [r7, #4]
 810c042:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 810c044:	687b      	ldr	r3, [r7, #4]
 810c046:	681b      	ldr	r3, [r3, #0]
 810c048:	430a      	orrs	r2, r1
 810c04a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 810c04c:	687b      	ldr	r3, [r7, #4]
 810c04e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810c050:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 810c054:	2b00      	cmp	r3, #0
 810c056:	d01a      	beq.n	810c08e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 810c058:	687b      	ldr	r3, [r7, #4]
 810c05a:	681b      	ldr	r3, [r3, #0]
 810c05c:	685b      	ldr	r3, [r3, #4]
 810c05e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 810c062:	687b      	ldr	r3, [r7, #4]
 810c064:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 810c066:	687b      	ldr	r3, [r7, #4]
 810c068:	681b      	ldr	r3, [r3, #0]
 810c06a:	430a      	orrs	r2, r1
 810c06c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 810c06e:	687b      	ldr	r3, [r7, #4]
 810c070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810c072:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 810c076:	d10a      	bne.n	810c08e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 810c078:	687b      	ldr	r3, [r7, #4]
 810c07a:	681b      	ldr	r3, [r3, #0]
 810c07c:	685b      	ldr	r3, [r3, #4]
 810c07e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 810c082:	687b      	ldr	r3, [r7, #4]
 810c084:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 810c086:	687b      	ldr	r3, [r7, #4]
 810c088:	681b      	ldr	r3, [r3, #0]
 810c08a:	430a      	orrs	r2, r1
 810c08c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 810c08e:	687b      	ldr	r3, [r7, #4]
 810c090:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810c092:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 810c096:	2b00      	cmp	r3, #0
 810c098:	d00a      	beq.n	810c0b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 810c09a:	687b      	ldr	r3, [r7, #4]
 810c09c:	681b      	ldr	r3, [r3, #0]
 810c09e:	685b      	ldr	r3, [r3, #4]
 810c0a0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 810c0a4:	687b      	ldr	r3, [r7, #4]
 810c0a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 810c0a8:	687b      	ldr	r3, [r7, #4]
 810c0aa:	681b      	ldr	r3, [r3, #0]
 810c0ac:	430a      	orrs	r2, r1
 810c0ae:	605a      	str	r2, [r3, #4]
  }
}
 810c0b0:	bf00      	nop
 810c0b2:	370c      	adds	r7, #12
 810c0b4:	46bd      	mov	sp, r7
 810c0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c0ba:	4770      	bx	lr

0810c0bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 810c0bc:	b580      	push	{r7, lr}
 810c0be:	b098      	sub	sp, #96	@ 0x60
 810c0c0:	af02      	add	r7, sp, #8
 810c0c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 810c0c4:	687b      	ldr	r3, [r7, #4]
 810c0c6:	2200      	movs	r2, #0
 810c0c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 810c0cc:	f7f7 feae 	bl	8103e2c <HAL_GetTick>
 810c0d0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 810c0d2:	687b      	ldr	r3, [r7, #4]
 810c0d4:	681b      	ldr	r3, [r3, #0]
 810c0d6:	681b      	ldr	r3, [r3, #0]
 810c0d8:	f003 0308 	and.w	r3, r3, #8
 810c0dc:	2b08      	cmp	r3, #8
 810c0de:	d12f      	bne.n	810c140 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810c0e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 810c0e4:	9300      	str	r3, [sp, #0]
 810c0e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 810c0e8:	2200      	movs	r2, #0
 810c0ea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 810c0ee:	6878      	ldr	r0, [r7, #4]
 810c0f0:	f000 f88e 	bl	810c210 <UART_WaitOnFlagUntilTimeout>
 810c0f4:	4603      	mov	r3, r0
 810c0f6:	2b00      	cmp	r3, #0
 810c0f8:	d022      	beq.n	810c140 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 810c0fa:	687b      	ldr	r3, [r7, #4]
 810c0fc:	681b      	ldr	r3, [r3, #0]
 810c0fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810c100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810c102:	e853 3f00 	ldrex	r3, [r3]
 810c106:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 810c108:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810c10a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 810c10e:	653b      	str	r3, [r7, #80]	@ 0x50
 810c110:	687b      	ldr	r3, [r7, #4]
 810c112:	681b      	ldr	r3, [r3, #0]
 810c114:	461a      	mov	r2, r3
 810c116:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 810c118:	647b      	str	r3, [r7, #68]	@ 0x44
 810c11a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810c11c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 810c11e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 810c120:	e841 2300 	strex	r3, r2, [r1]
 810c124:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 810c126:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 810c128:	2b00      	cmp	r3, #0
 810c12a:	d1e6      	bne.n	810c0fa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 810c12c:	687b      	ldr	r3, [r7, #4]
 810c12e:	2220      	movs	r2, #32
 810c130:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 810c134:	687b      	ldr	r3, [r7, #4]
 810c136:	2200      	movs	r2, #0
 810c138:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 810c13c:	2303      	movs	r3, #3
 810c13e:	e063      	b.n	810c208 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 810c140:	687b      	ldr	r3, [r7, #4]
 810c142:	681b      	ldr	r3, [r3, #0]
 810c144:	681b      	ldr	r3, [r3, #0]
 810c146:	f003 0304 	and.w	r3, r3, #4
 810c14a:	2b04      	cmp	r3, #4
 810c14c:	d149      	bne.n	810c1e2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810c14e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 810c152:	9300      	str	r3, [sp, #0]
 810c154:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 810c156:	2200      	movs	r2, #0
 810c158:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 810c15c:	6878      	ldr	r0, [r7, #4]
 810c15e:	f000 f857 	bl	810c210 <UART_WaitOnFlagUntilTimeout>
 810c162:	4603      	mov	r3, r0
 810c164:	2b00      	cmp	r3, #0
 810c166:	d03c      	beq.n	810c1e2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 810c168:	687b      	ldr	r3, [r7, #4]
 810c16a:	681b      	ldr	r3, [r3, #0]
 810c16c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810c16e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810c170:	e853 3f00 	ldrex	r3, [r3]
 810c174:	623b      	str	r3, [r7, #32]
   return(result);
 810c176:	6a3b      	ldr	r3, [r7, #32]
 810c178:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 810c17c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 810c17e:	687b      	ldr	r3, [r7, #4]
 810c180:	681b      	ldr	r3, [r3, #0]
 810c182:	461a      	mov	r2, r3
 810c184:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 810c186:	633b      	str	r3, [r7, #48]	@ 0x30
 810c188:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810c18a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 810c18c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 810c18e:	e841 2300 	strex	r3, r2, [r1]
 810c192:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 810c194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810c196:	2b00      	cmp	r3, #0
 810c198:	d1e6      	bne.n	810c168 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 810c19a:	687b      	ldr	r3, [r7, #4]
 810c19c:	681b      	ldr	r3, [r3, #0]
 810c19e:	3308      	adds	r3, #8
 810c1a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810c1a2:	693b      	ldr	r3, [r7, #16]
 810c1a4:	e853 3f00 	ldrex	r3, [r3]
 810c1a8:	60fb      	str	r3, [r7, #12]
   return(result);
 810c1aa:	68fb      	ldr	r3, [r7, #12]
 810c1ac:	f023 0301 	bic.w	r3, r3, #1
 810c1b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 810c1b2:	687b      	ldr	r3, [r7, #4]
 810c1b4:	681b      	ldr	r3, [r3, #0]
 810c1b6:	3308      	adds	r3, #8
 810c1b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 810c1ba:	61fa      	str	r2, [r7, #28]
 810c1bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810c1be:	69b9      	ldr	r1, [r7, #24]
 810c1c0:	69fa      	ldr	r2, [r7, #28]
 810c1c2:	e841 2300 	strex	r3, r2, [r1]
 810c1c6:	617b      	str	r3, [r7, #20]
   return(result);
 810c1c8:	697b      	ldr	r3, [r7, #20]
 810c1ca:	2b00      	cmp	r3, #0
 810c1cc:	d1e5      	bne.n	810c19a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 810c1ce:	687b      	ldr	r3, [r7, #4]
 810c1d0:	2220      	movs	r2, #32
 810c1d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 810c1d6:	687b      	ldr	r3, [r7, #4]
 810c1d8:	2200      	movs	r2, #0
 810c1da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 810c1de:	2303      	movs	r3, #3
 810c1e0:	e012      	b.n	810c208 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 810c1e2:	687b      	ldr	r3, [r7, #4]
 810c1e4:	2220      	movs	r2, #32
 810c1e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 810c1ea:	687b      	ldr	r3, [r7, #4]
 810c1ec:	2220      	movs	r2, #32
 810c1ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810c1f2:	687b      	ldr	r3, [r7, #4]
 810c1f4:	2200      	movs	r2, #0
 810c1f6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 810c1f8:	687b      	ldr	r3, [r7, #4]
 810c1fa:	2200      	movs	r2, #0
 810c1fc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 810c1fe:	687b      	ldr	r3, [r7, #4]
 810c200:	2200      	movs	r2, #0
 810c202:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 810c206:	2300      	movs	r3, #0
}
 810c208:	4618      	mov	r0, r3
 810c20a:	3758      	adds	r7, #88	@ 0x58
 810c20c:	46bd      	mov	sp, r7
 810c20e:	bd80      	pop	{r7, pc}

0810c210 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 810c210:	b580      	push	{r7, lr}
 810c212:	b084      	sub	sp, #16
 810c214:	af00      	add	r7, sp, #0
 810c216:	60f8      	str	r0, [r7, #12]
 810c218:	60b9      	str	r1, [r7, #8]
 810c21a:	603b      	str	r3, [r7, #0]
 810c21c:	4613      	mov	r3, r2
 810c21e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810c220:	e04f      	b.n	810c2c2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810c222:	69bb      	ldr	r3, [r7, #24]
 810c224:	f1b3 3fff 	cmp.w	r3, #4294967295
 810c228:	d04b      	beq.n	810c2c2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810c22a:	f7f7 fdff 	bl	8103e2c <HAL_GetTick>
 810c22e:	4602      	mov	r2, r0
 810c230:	683b      	ldr	r3, [r7, #0]
 810c232:	1ad3      	subs	r3, r2, r3
 810c234:	69ba      	ldr	r2, [r7, #24]
 810c236:	429a      	cmp	r2, r3
 810c238:	d302      	bcc.n	810c240 <UART_WaitOnFlagUntilTimeout+0x30>
 810c23a:	69bb      	ldr	r3, [r7, #24]
 810c23c:	2b00      	cmp	r3, #0
 810c23e:	d101      	bne.n	810c244 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 810c240:	2303      	movs	r3, #3
 810c242:	e04e      	b.n	810c2e2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 810c244:	68fb      	ldr	r3, [r7, #12]
 810c246:	681b      	ldr	r3, [r3, #0]
 810c248:	681b      	ldr	r3, [r3, #0]
 810c24a:	f003 0304 	and.w	r3, r3, #4
 810c24e:	2b00      	cmp	r3, #0
 810c250:	d037      	beq.n	810c2c2 <UART_WaitOnFlagUntilTimeout+0xb2>
 810c252:	68bb      	ldr	r3, [r7, #8]
 810c254:	2b80      	cmp	r3, #128	@ 0x80
 810c256:	d034      	beq.n	810c2c2 <UART_WaitOnFlagUntilTimeout+0xb2>
 810c258:	68bb      	ldr	r3, [r7, #8]
 810c25a:	2b40      	cmp	r3, #64	@ 0x40
 810c25c:	d031      	beq.n	810c2c2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 810c25e:	68fb      	ldr	r3, [r7, #12]
 810c260:	681b      	ldr	r3, [r3, #0]
 810c262:	69db      	ldr	r3, [r3, #28]
 810c264:	f003 0308 	and.w	r3, r3, #8
 810c268:	2b08      	cmp	r3, #8
 810c26a:	d110      	bne.n	810c28e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 810c26c:	68fb      	ldr	r3, [r7, #12]
 810c26e:	681b      	ldr	r3, [r3, #0]
 810c270:	2208      	movs	r2, #8
 810c272:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 810c274:	68f8      	ldr	r0, [r7, #12]
 810c276:	f000 f838 	bl	810c2ea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 810c27a:	68fb      	ldr	r3, [r7, #12]
 810c27c:	2208      	movs	r2, #8
 810c27e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 810c282:	68fb      	ldr	r3, [r7, #12]
 810c284:	2200      	movs	r2, #0
 810c286:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 810c28a:	2301      	movs	r3, #1
 810c28c:	e029      	b.n	810c2e2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 810c28e:	68fb      	ldr	r3, [r7, #12]
 810c290:	681b      	ldr	r3, [r3, #0]
 810c292:	69db      	ldr	r3, [r3, #28]
 810c294:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 810c298:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 810c29c:	d111      	bne.n	810c2c2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 810c29e:	68fb      	ldr	r3, [r7, #12]
 810c2a0:	681b      	ldr	r3, [r3, #0]
 810c2a2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 810c2a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 810c2a8:	68f8      	ldr	r0, [r7, #12]
 810c2aa:	f000 f81e 	bl	810c2ea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 810c2ae:	68fb      	ldr	r3, [r7, #12]
 810c2b0:	2220      	movs	r2, #32
 810c2b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 810c2b6:	68fb      	ldr	r3, [r7, #12]
 810c2b8:	2200      	movs	r2, #0
 810c2ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 810c2be:	2303      	movs	r3, #3
 810c2c0:	e00f      	b.n	810c2e2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810c2c2:	68fb      	ldr	r3, [r7, #12]
 810c2c4:	681b      	ldr	r3, [r3, #0]
 810c2c6:	69da      	ldr	r2, [r3, #28]
 810c2c8:	68bb      	ldr	r3, [r7, #8]
 810c2ca:	4013      	ands	r3, r2
 810c2cc:	68ba      	ldr	r2, [r7, #8]
 810c2ce:	429a      	cmp	r2, r3
 810c2d0:	bf0c      	ite	eq
 810c2d2:	2301      	moveq	r3, #1
 810c2d4:	2300      	movne	r3, #0
 810c2d6:	b2db      	uxtb	r3, r3
 810c2d8:	461a      	mov	r2, r3
 810c2da:	79fb      	ldrb	r3, [r7, #7]
 810c2dc:	429a      	cmp	r2, r3
 810c2de:	d0a0      	beq.n	810c222 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 810c2e0:	2300      	movs	r3, #0
}
 810c2e2:	4618      	mov	r0, r3
 810c2e4:	3710      	adds	r7, #16
 810c2e6:	46bd      	mov	sp, r7
 810c2e8:	bd80      	pop	{r7, pc}

0810c2ea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 810c2ea:	b480      	push	{r7}
 810c2ec:	b095      	sub	sp, #84	@ 0x54
 810c2ee:	af00      	add	r7, sp, #0
 810c2f0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 810c2f2:	687b      	ldr	r3, [r7, #4]
 810c2f4:	681b      	ldr	r3, [r3, #0]
 810c2f6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810c2f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810c2fa:	e853 3f00 	ldrex	r3, [r3]
 810c2fe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 810c300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810c302:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 810c306:	64fb      	str	r3, [r7, #76]	@ 0x4c
 810c308:	687b      	ldr	r3, [r7, #4]
 810c30a:	681b      	ldr	r3, [r3, #0]
 810c30c:	461a      	mov	r2, r3
 810c30e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 810c310:	643b      	str	r3, [r7, #64]	@ 0x40
 810c312:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810c314:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 810c316:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 810c318:	e841 2300 	strex	r3, r2, [r1]
 810c31c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 810c31e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810c320:	2b00      	cmp	r3, #0
 810c322:	d1e6      	bne.n	810c2f2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 810c324:	687b      	ldr	r3, [r7, #4]
 810c326:	681b      	ldr	r3, [r3, #0]
 810c328:	3308      	adds	r3, #8
 810c32a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810c32c:	6a3b      	ldr	r3, [r7, #32]
 810c32e:	e853 3f00 	ldrex	r3, [r3]
 810c332:	61fb      	str	r3, [r7, #28]
   return(result);
 810c334:	69fb      	ldr	r3, [r7, #28]
 810c336:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 810c33a:	f023 0301 	bic.w	r3, r3, #1
 810c33e:	64bb      	str	r3, [r7, #72]	@ 0x48
 810c340:	687b      	ldr	r3, [r7, #4]
 810c342:	681b      	ldr	r3, [r3, #0]
 810c344:	3308      	adds	r3, #8
 810c346:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 810c348:	62fa      	str	r2, [r7, #44]	@ 0x2c
 810c34a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810c34c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 810c34e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 810c350:	e841 2300 	strex	r3, r2, [r1]
 810c354:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 810c356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810c358:	2b00      	cmp	r3, #0
 810c35a:	d1e3      	bne.n	810c324 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 810c35c:	687b      	ldr	r3, [r7, #4]
 810c35e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 810c360:	2b01      	cmp	r3, #1
 810c362:	d118      	bne.n	810c396 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 810c364:	687b      	ldr	r3, [r7, #4]
 810c366:	681b      	ldr	r3, [r3, #0]
 810c368:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810c36a:	68fb      	ldr	r3, [r7, #12]
 810c36c:	e853 3f00 	ldrex	r3, [r3]
 810c370:	60bb      	str	r3, [r7, #8]
   return(result);
 810c372:	68bb      	ldr	r3, [r7, #8]
 810c374:	f023 0310 	bic.w	r3, r3, #16
 810c378:	647b      	str	r3, [r7, #68]	@ 0x44
 810c37a:	687b      	ldr	r3, [r7, #4]
 810c37c:	681b      	ldr	r3, [r3, #0]
 810c37e:	461a      	mov	r2, r3
 810c380:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 810c382:	61bb      	str	r3, [r7, #24]
 810c384:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810c386:	6979      	ldr	r1, [r7, #20]
 810c388:	69ba      	ldr	r2, [r7, #24]
 810c38a:	e841 2300 	strex	r3, r2, [r1]
 810c38e:	613b      	str	r3, [r7, #16]
   return(result);
 810c390:	693b      	ldr	r3, [r7, #16]
 810c392:	2b00      	cmp	r3, #0
 810c394:	d1e6      	bne.n	810c364 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 810c396:	687b      	ldr	r3, [r7, #4]
 810c398:	2220      	movs	r2, #32
 810c39a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810c39e:	687b      	ldr	r3, [r7, #4]
 810c3a0:	2200      	movs	r2, #0
 810c3a2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 810c3a4:	687b      	ldr	r3, [r7, #4]
 810c3a6:	2200      	movs	r2, #0
 810c3a8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 810c3aa:	bf00      	nop
 810c3ac:	3754      	adds	r7, #84	@ 0x54
 810c3ae:	46bd      	mov	sp, r7
 810c3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c3b4:	4770      	bx	lr

0810c3b6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 810c3b6:	b480      	push	{r7}
 810c3b8:	b085      	sub	sp, #20
 810c3ba:	af00      	add	r7, sp, #0
 810c3bc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 810c3be:	687b      	ldr	r3, [r7, #4]
 810c3c0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 810c3c4:	2b01      	cmp	r3, #1
 810c3c6:	d101      	bne.n	810c3cc <HAL_UARTEx_DisableFifoMode+0x16>
 810c3c8:	2302      	movs	r3, #2
 810c3ca:	e027      	b.n	810c41c <HAL_UARTEx_DisableFifoMode+0x66>
 810c3cc:	687b      	ldr	r3, [r7, #4]
 810c3ce:	2201      	movs	r2, #1
 810c3d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 810c3d4:	687b      	ldr	r3, [r7, #4]
 810c3d6:	2224      	movs	r2, #36	@ 0x24
 810c3d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810c3dc:	687b      	ldr	r3, [r7, #4]
 810c3de:	681b      	ldr	r3, [r3, #0]
 810c3e0:	681b      	ldr	r3, [r3, #0]
 810c3e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810c3e4:	687b      	ldr	r3, [r7, #4]
 810c3e6:	681b      	ldr	r3, [r3, #0]
 810c3e8:	681a      	ldr	r2, [r3, #0]
 810c3ea:	687b      	ldr	r3, [r7, #4]
 810c3ec:	681b      	ldr	r3, [r3, #0]
 810c3ee:	f022 0201 	bic.w	r2, r2, #1
 810c3f2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 810c3f4:	68fb      	ldr	r3, [r7, #12]
 810c3f6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 810c3fa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 810c3fc:	687b      	ldr	r3, [r7, #4]
 810c3fe:	2200      	movs	r2, #0
 810c400:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810c402:	687b      	ldr	r3, [r7, #4]
 810c404:	681b      	ldr	r3, [r3, #0]
 810c406:	68fa      	ldr	r2, [r7, #12]
 810c408:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810c40a:	687b      	ldr	r3, [r7, #4]
 810c40c:	2220      	movs	r2, #32
 810c40e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810c412:	687b      	ldr	r3, [r7, #4]
 810c414:	2200      	movs	r2, #0
 810c416:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 810c41a:	2300      	movs	r3, #0
}
 810c41c:	4618      	mov	r0, r3
 810c41e:	3714      	adds	r7, #20
 810c420:	46bd      	mov	sp, r7
 810c422:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c426:	4770      	bx	lr

0810c428 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 810c428:	b580      	push	{r7, lr}
 810c42a:	b084      	sub	sp, #16
 810c42c:	af00      	add	r7, sp, #0
 810c42e:	6078      	str	r0, [r7, #4]
 810c430:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810c432:	687b      	ldr	r3, [r7, #4]
 810c434:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 810c438:	2b01      	cmp	r3, #1
 810c43a:	d101      	bne.n	810c440 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 810c43c:	2302      	movs	r3, #2
 810c43e:	e02d      	b.n	810c49c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 810c440:	687b      	ldr	r3, [r7, #4]
 810c442:	2201      	movs	r2, #1
 810c444:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 810c448:	687b      	ldr	r3, [r7, #4]
 810c44a:	2224      	movs	r2, #36	@ 0x24
 810c44c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810c450:	687b      	ldr	r3, [r7, #4]
 810c452:	681b      	ldr	r3, [r3, #0]
 810c454:	681b      	ldr	r3, [r3, #0]
 810c456:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810c458:	687b      	ldr	r3, [r7, #4]
 810c45a:	681b      	ldr	r3, [r3, #0]
 810c45c:	681a      	ldr	r2, [r3, #0]
 810c45e:	687b      	ldr	r3, [r7, #4]
 810c460:	681b      	ldr	r3, [r3, #0]
 810c462:	f022 0201 	bic.w	r2, r2, #1
 810c466:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 810c468:	687b      	ldr	r3, [r7, #4]
 810c46a:	681b      	ldr	r3, [r3, #0]
 810c46c:	689b      	ldr	r3, [r3, #8]
 810c46e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 810c472:	687b      	ldr	r3, [r7, #4]
 810c474:	681b      	ldr	r3, [r3, #0]
 810c476:	683a      	ldr	r2, [r7, #0]
 810c478:	430a      	orrs	r2, r1
 810c47a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 810c47c:	6878      	ldr	r0, [r7, #4]
 810c47e:	f000 f84f 	bl	810c520 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810c482:	687b      	ldr	r3, [r7, #4]
 810c484:	681b      	ldr	r3, [r3, #0]
 810c486:	68fa      	ldr	r2, [r7, #12]
 810c488:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810c48a:	687b      	ldr	r3, [r7, #4]
 810c48c:	2220      	movs	r2, #32
 810c48e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810c492:	687b      	ldr	r3, [r7, #4]
 810c494:	2200      	movs	r2, #0
 810c496:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 810c49a:	2300      	movs	r3, #0
}
 810c49c:	4618      	mov	r0, r3
 810c49e:	3710      	adds	r7, #16
 810c4a0:	46bd      	mov	sp, r7
 810c4a2:	bd80      	pop	{r7, pc}

0810c4a4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 810c4a4:	b580      	push	{r7, lr}
 810c4a6:	b084      	sub	sp, #16
 810c4a8:	af00      	add	r7, sp, #0
 810c4aa:	6078      	str	r0, [r7, #4]
 810c4ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810c4ae:	687b      	ldr	r3, [r7, #4]
 810c4b0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 810c4b4:	2b01      	cmp	r3, #1
 810c4b6:	d101      	bne.n	810c4bc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 810c4b8:	2302      	movs	r3, #2
 810c4ba:	e02d      	b.n	810c518 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 810c4bc:	687b      	ldr	r3, [r7, #4]
 810c4be:	2201      	movs	r2, #1
 810c4c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 810c4c4:	687b      	ldr	r3, [r7, #4]
 810c4c6:	2224      	movs	r2, #36	@ 0x24
 810c4c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810c4cc:	687b      	ldr	r3, [r7, #4]
 810c4ce:	681b      	ldr	r3, [r3, #0]
 810c4d0:	681b      	ldr	r3, [r3, #0]
 810c4d2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810c4d4:	687b      	ldr	r3, [r7, #4]
 810c4d6:	681b      	ldr	r3, [r3, #0]
 810c4d8:	681a      	ldr	r2, [r3, #0]
 810c4da:	687b      	ldr	r3, [r7, #4]
 810c4dc:	681b      	ldr	r3, [r3, #0]
 810c4de:	f022 0201 	bic.w	r2, r2, #1
 810c4e2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 810c4e4:	687b      	ldr	r3, [r7, #4]
 810c4e6:	681b      	ldr	r3, [r3, #0]
 810c4e8:	689b      	ldr	r3, [r3, #8]
 810c4ea:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 810c4ee:	687b      	ldr	r3, [r7, #4]
 810c4f0:	681b      	ldr	r3, [r3, #0]
 810c4f2:	683a      	ldr	r2, [r7, #0]
 810c4f4:	430a      	orrs	r2, r1
 810c4f6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 810c4f8:	6878      	ldr	r0, [r7, #4]
 810c4fa:	f000 f811 	bl	810c520 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810c4fe:	687b      	ldr	r3, [r7, #4]
 810c500:	681b      	ldr	r3, [r3, #0]
 810c502:	68fa      	ldr	r2, [r7, #12]
 810c504:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810c506:	687b      	ldr	r3, [r7, #4]
 810c508:	2220      	movs	r2, #32
 810c50a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810c50e:	687b      	ldr	r3, [r7, #4]
 810c510:	2200      	movs	r2, #0
 810c512:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 810c516:	2300      	movs	r3, #0
}
 810c518:	4618      	mov	r0, r3
 810c51a:	3710      	adds	r7, #16
 810c51c:	46bd      	mov	sp, r7
 810c51e:	bd80      	pop	{r7, pc}

0810c520 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 810c520:	b480      	push	{r7}
 810c522:	b085      	sub	sp, #20
 810c524:	af00      	add	r7, sp, #0
 810c526:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 810c528:	687b      	ldr	r3, [r7, #4]
 810c52a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810c52c:	2b00      	cmp	r3, #0
 810c52e:	d108      	bne.n	810c542 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 810c530:	687b      	ldr	r3, [r7, #4]
 810c532:	2201      	movs	r2, #1
 810c534:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 810c538:	687b      	ldr	r3, [r7, #4]
 810c53a:	2201      	movs	r2, #1
 810c53c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 810c540:	e031      	b.n	810c5a6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 810c542:	2310      	movs	r3, #16
 810c544:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 810c546:	2310      	movs	r3, #16
 810c548:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 810c54a:	687b      	ldr	r3, [r7, #4]
 810c54c:	681b      	ldr	r3, [r3, #0]
 810c54e:	689b      	ldr	r3, [r3, #8]
 810c550:	0e5b      	lsrs	r3, r3, #25
 810c552:	b2db      	uxtb	r3, r3
 810c554:	f003 0307 	and.w	r3, r3, #7
 810c558:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 810c55a:	687b      	ldr	r3, [r7, #4]
 810c55c:	681b      	ldr	r3, [r3, #0]
 810c55e:	689b      	ldr	r3, [r3, #8]
 810c560:	0f5b      	lsrs	r3, r3, #29
 810c562:	b2db      	uxtb	r3, r3
 810c564:	f003 0307 	and.w	r3, r3, #7
 810c568:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810c56a:	7bbb      	ldrb	r3, [r7, #14]
 810c56c:	7b3a      	ldrb	r2, [r7, #12]
 810c56e:	4911      	ldr	r1, [pc, #68]	@ (810c5b4 <UARTEx_SetNbDataToProcess+0x94>)
 810c570:	5c8a      	ldrb	r2, [r1, r2]
 810c572:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 810c576:	7b3a      	ldrb	r2, [r7, #12]
 810c578:	490f      	ldr	r1, [pc, #60]	@ (810c5b8 <UARTEx_SetNbDataToProcess+0x98>)
 810c57a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810c57c:	fb93 f3f2 	sdiv	r3, r3, r2
 810c580:	b29a      	uxth	r2, r3
 810c582:	687b      	ldr	r3, [r7, #4]
 810c584:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 810c588:	7bfb      	ldrb	r3, [r7, #15]
 810c58a:	7b7a      	ldrb	r2, [r7, #13]
 810c58c:	4909      	ldr	r1, [pc, #36]	@ (810c5b4 <UARTEx_SetNbDataToProcess+0x94>)
 810c58e:	5c8a      	ldrb	r2, [r1, r2]
 810c590:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 810c594:	7b7a      	ldrb	r2, [r7, #13]
 810c596:	4908      	ldr	r1, [pc, #32]	@ (810c5b8 <UARTEx_SetNbDataToProcess+0x98>)
 810c598:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 810c59a:	fb93 f3f2 	sdiv	r3, r3, r2
 810c59e:	b29a      	uxth	r2, r3
 810c5a0:	687b      	ldr	r3, [r7, #4]
 810c5a2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 810c5a6:	bf00      	nop
 810c5a8:	3714      	adds	r7, #20
 810c5aa:	46bd      	mov	sp, r7
 810c5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c5b0:	4770      	bx	lr
 810c5b2:	bf00      	nop
 810c5b4:	08111410 	.word	0x08111410
 810c5b8:	08111418 	.word	0x08111418

0810c5bc <arm_mat_trans_f32>:
 810c5bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c5c0:	8802      	ldrh	r2, [r0, #0]
 810c5c2:	884b      	ldrh	r3, [r1, #2]
 810c5c4:	f8d0 c004 	ldr.w	ip, [r0, #4]
 810c5c8:	684f      	ldr	r7, [r1, #4]
 810c5ca:	8840      	ldrh	r0, [r0, #2]
 810c5cc:	4293      	cmp	r3, r2
 810c5ce:	b083      	sub	sp, #12
 810c5d0:	d14c      	bne.n	810c66c <arm_mat_trans_f32+0xb0>
 810c5d2:	f8b1 e000 	ldrh.w	lr, [r1]
 810c5d6:	4586      	cmp	lr, r0
 810c5d8:	d148      	bne.n	810c66c <arm_mat_trans_f32+0xb0>
 810c5da:	ea4f 089e 	mov.w	r8, lr, lsr #2
 810c5de:	009c      	lsls	r4, r3, #2
 810c5e0:	f00e 0e03 	and.w	lr, lr, #3
 810c5e4:	fb08 f904 	mul.w	r9, r8, r4
 810c5e8:	ea4f 028e 	mov.w	r2, lr, lsl #2
 810c5ec:	011d      	lsls	r5, r3, #4
 810c5ee:	00db      	lsls	r3, r3, #3
 810c5f0:	ea4f 0989 	mov.w	r9, r9, lsl #2
 810c5f4:	eb07 0a04 	add.w	sl, r7, r4
 810c5f8:	ea4f 1b08 	mov.w	fp, r8, lsl #4
 810c5fc:	9201      	str	r2, [sp, #4]
 810c5fe:	9300      	str	r3, [sp, #0]
 810c600:	463b      	mov	r3, r7
 810c602:	f1b8 0f00 	cmp.w	r8, #0
 810c606:	d01d      	beq.n	810c644 <arm_mat_trans_f32+0x88>
 810c608:	9900      	ldr	r1, [sp, #0]
 810c60a:	f10c 0210 	add.w	r2, ip, #16
 810c60e:	4439      	add	r1, r7
 810c610:	4640      	mov	r0, r8
 810c612:	f852 6c10 	ldr.w	r6, [r2, #-16]
 810c616:	601e      	str	r6, [r3, #0]
 810c618:	ed52 7a03 	vldr	s15, [r2, #-12]
 810c61c:	191e      	adds	r6, r3, r4
 810c61e:	edc6 7a00 	vstr	s15, [r6]
 810c622:	f852 6c08 	ldr.w	r6, [r2, #-8]
 810c626:	600e      	str	r6, [r1, #0]
 810c628:	ed52 7a01 	vldr	s15, [r2, #-4]
 810c62c:	190e      	adds	r6, r1, r4
 810c62e:	3801      	subs	r0, #1
 810c630:	442b      	add	r3, r5
 810c632:	f102 0210 	add.w	r2, r2, #16
 810c636:	edc6 7a00 	vstr	s15, [r6]
 810c63a:	4429      	add	r1, r5
 810c63c:	d1e9      	bne.n	810c612 <arm_mat_trans_f32+0x56>
 810c63e:	44dc      	add	ip, fp
 810c640:	eb09 0307 	add.w	r3, r9, r7
 810c644:	f1be 0f00 	cmp.w	lr, #0
 810c648:	d009      	beq.n	810c65e <arm_mat_trans_f32+0xa2>
 810c64a:	4672      	mov	r2, lr
 810c64c:	4661      	mov	r1, ip
 810c64e:	f851 0b04 	ldr.w	r0, [r1], #4
 810c652:	6018      	str	r0, [r3, #0]
 810c654:	3a01      	subs	r2, #1
 810c656:	4423      	add	r3, r4
 810c658:	d1f9      	bne.n	810c64e <arm_mat_trans_f32+0x92>
 810c65a:	9b01      	ldr	r3, [sp, #4]
 810c65c:	449c      	add	ip, r3
 810c65e:	3704      	adds	r7, #4
 810c660:	4557      	cmp	r7, sl
 810c662:	d1cd      	bne.n	810c600 <arm_mat_trans_f32+0x44>
 810c664:	2000      	movs	r0, #0
 810c666:	b003      	add	sp, #12
 810c668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c66c:	f06f 0002 	mvn.w	r0, #2
 810c670:	e7f9      	b.n	810c666 <arm_mat_trans_f32+0xaa>
 810c672:	bf00      	nop

0810c674 <arm_mat_sub_f32>:
 810c674:	b4f0      	push	{r4, r5, r6, r7}
 810c676:	e9d1 4700 	ldrd	r4, r7, [r1]
 810c67a:	6803      	ldr	r3, [r0, #0]
 810c67c:	f8d0 c004 	ldr.w	ip, [r0, #4]
 810c680:	6856      	ldr	r6, [r2, #4]
 810c682:	42a3      	cmp	r3, r4
 810c684:	d15d      	bne.n	810c742 <arm_mat_sub_f32+0xce>
 810c686:	6812      	ldr	r2, [r2, #0]
 810c688:	4293      	cmp	r3, r2
 810c68a:	d15a      	bne.n	810c742 <arm_mat_sub_f32+0xce>
 810c68c:	8803      	ldrh	r3, [r0, #0]
 810c68e:	8844      	ldrh	r4, [r0, #2]
 810c690:	fb04 f403 	mul.w	r4, r4, r3
 810c694:	08a5      	lsrs	r5, r4, #2
 810c696:	d032      	beq.n	810c6fe <arm_mat_sub_f32+0x8a>
 810c698:	f10c 0110 	add.w	r1, ip, #16
 810c69c:	f107 0210 	add.w	r2, r7, #16
 810c6a0:	f106 0310 	add.w	r3, r6, #16
 810c6a4:	4628      	mov	r0, r5
 810c6a6:	ed12 7a04 	vldr	s14, [r2, #-16]
 810c6aa:	ed51 7a04 	vldr	s15, [r1, #-16]
 810c6ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 810c6b2:	3801      	subs	r0, #1
 810c6b4:	ed43 7a04 	vstr	s15, [r3, #-16]
 810c6b8:	ed12 7a03 	vldr	s14, [r2, #-12]
 810c6bc:	ed51 7a03 	vldr	s15, [r1, #-12]
 810c6c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 810c6c4:	f101 0110 	add.w	r1, r1, #16
 810c6c8:	ed43 7a03 	vstr	s15, [r3, #-12]
 810c6cc:	ed12 7a02 	vldr	s14, [r2, #-8]
 810c6d0:	ed51 7a06 	vldr	s15, [r1, #-24]	@ 0xffffffe8
 810c6d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 810c6d8:	f102 0210 	add.w	r2, r2, #16
 810c6dc:	ed43 7a02 	vstr	s15, [r3, #-8]
 810c6e0:	ed51 7a05 	vldr	s15, [r1, #-20]	@ 0xffffffec
 810c6e4:	ed12 7a05 	vldr	s14, [r2, #-20]	@ 0xffffffec
 810c6e8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 810c6ec:	f103 0310 	add.w	r3, r3, #16
 810c6f0:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 810c6f4:	d1d7      	bne.n	810c6a6 <arm_mat_sub_f32+0x32>
 810c6f6:	012b      	lsls	r3, r5, #4
 810c6f8:	449c      	add	ip, r3
 810c6fa:	441f      	add	r7, r3
 810c6fc:	441e      	add	r6, r3
 810c6fe:	f014 0403 	ands.w	r4, r4, #3
 810c702:	d01b      	beq.n	810c73c <arm_mat_sub_f32+0xc8>
 810c704:	eddc 7a00 	vldr	s15, [ip]
 810c708:	ed97 7a00 	vldr	s14, [r7]
 810c70c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 810c710:	3c01      	subs	r4, #1
 810c712:	edc6 7a00 	vstr	s15, [r6]
 810c716:	d011      	beq.n	810c73c <arm_mat_sub_f32+0xc8>
 810c718:	eddc 7a01 	vldr	s15, [ip, #4]
 810c71c:	ed97 7a01 	vldr	s14, [r7, #4]
 810c720:	ee77 7ac7 	vsub.f32	s15, s15, s14
 810c724:	2c01      	cmp	r4, #1
 810c726:	edc6 7a01 	vstr	s15, [r6, #4]
 810c72a:	d007      	beq.n	810c73c <arm_mat_sub_f32+0xc8>
 810c72c:	eddc 7a02 	vldr	s15, [ip, #8]
 810c730:	ed97 7a02 	vldr	s14, [r7, #8]
 810c734:	ee77 7ac7 	vsub.f32	s15, s15, s14
 810c738:	edc6 7a02 	vstr	s15, [r6, #8]
 810c73c:	2000      	movs	r0, #0
 810c73e:	bcf0      	pop	{r4, r5, r6, r7}
 810c740:	4770      	bx	lr
 810c742:	f06f 0002 	mvn.w	r0, #2
 810c746:	e7fa      	b.n	810c73e <arm_mat_sub_f32+0xca>

0810c748 <arm_mat_mult_f32>:
 810c748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c74c:	8845      	ldrh	r5, [r0, #2]
 810c74e:	880b      	ldrh	r3, [r1, #0]
 810c750:	8806      	ldrh	r6, [r0, #0]
 810c752:	6847      	ldr	r7, [r0, #4]
 810c754:	6854      	ldr	r4, [r2, #4]
 810c756:	6848      	ldr	r0, [r1, #4]
 810c758:	b08b      	sub	sp, #44	@ 0x2c
 810c75a:	42ab      	cmp	r3, r5
 810c75c:	9109      	str	r1, [sp, #36]	@ 0x24
 810c75e:	9604      	str	r6, [sp, #16]
 810c760:	8849      	ldrh	r1, [r1, #2]
 810c762:	f040 808a 	bne.w	810c87a <arm_mat_mult_f32+0x132>
 810c766:	8815      	ldrh	r5, [r2, #0]
 810c768:	42b5      	cmp	r5, r6
 810c76a:	f040 8086 	bne.w	810c87a <arm_mat_mult_f32+0x132>
 810c76e:	8852      	ldrh	r2, [r2, #2]
 810c770:	428a      	cmp	r2, r1
 810c772:	f040 8082 	bne.w	810c87a <arm_mat_mult_f32+0x132>
 810c776:	ea4f 0893 	mov.w	r8, r3, lsr #2
 810c77a:	1d01      	adds	r1, r0, #4
 810c77c:	0116      	lsls	r6, r2, #4
 810c77e:	9108      	str	r1, [sp, #32]
 810c780:	eb07 1108 	add.w	r1, r7, r8, lsl #4
 810c784:	ebc2 7c82 	rsb	ip, r2, r2, lsl #30
 810c788:	9101      	str	r1, [sp, #4]
 810c78a:	fb06 f108 	mul.w	r1, r6, r8
 810c78e:	0095      	lsls	r5, r2, #2
 810c790:	9103      	str	r1, [sp, #12]
 810c792:	00d2      	lsls	r2, r2, #3
 810c794:	ea4f 018c 	mov.w	r1, ip, lsl #2
 810c798:	f003 0903 	and.w	r9, r3, #3
 810c79c:	009b      	lsls	r3, r3, #2
 810c79e:	f107 0b10 	add.w	fp, r7, #16
 810c7a2:	eb04 0a05 	add.w	sl, r4, r5
 810c7a6:	9107      	str	r1, [sp, #28]
 810c7a8:	9202      	str	r2, [sp, #8]
 810c7aa:	9306      	str	r3, [sp, #24]
 810c7ac:	f1ab 0310 	sub.w	r3, fp, #16
 810c7b0:	9305      	str	r3, [sp, #20]
 810c7b2:	9b07      	ldr	r3, [sp, #28]
 810c7b4:	f8dd e020 	ldr.w	lr, [sp, #32]
 810c7b8:	eb03 0c0a 	add.w	ip, r3, sl
 810c7bc:	eddf 7a31 	vldr	s15, [pc, #196]	@ 810c884 <arm_mat_mult_f32+0x13c>
 810c7c0:	f1b8 0f00 	cmp.w	r8, #0
 810c7c4:	d053      	beq.n	810c86e <arm_mat_mult_f32+0x126>
 810c7c6:	9b02      	ldr	r3, [sp, #8]
 810c7c8:	4644      	mov	r4, r8
 810c7ca:	18c1      	adds	r1, r0, r3
 810c7cc:	4602      	mov	r2, r0
 810c7ce:	465b      	mov	r3, fp
 810c7d0:	ed92 6a00 	vldr	s12, [r2]
 810c7d4:	ed13 7a04 	vldr	s14, [r3, #-16]
 810c7d8:	ed53 4a03 	vldr	s9, [r3, #-12]
 810c7dc:	ed53 6a02 	vldr	s13, [r3, #-8]
 810c7e0:	ed91 5a00 	vldr	s10, [r1]
 810c7e4:	ed53 5a01 	vldr	s11, [r3, #-4]
 810c7e8:	1957      	adds	r7, r2, r5
 810c7ea:	ee27 7a06 	vmul.f32	s14, s14, s12
 810c7ee:	ed97 6a00 	vldr	s12, [r7]
 810c7f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 810c7f6:	ee26 6a24 	vmul.f32	s12, s12, s9
 810c7fa:	194f      	adds	r7, r1, r5
 810c7fc:	ee36 6a27 	vadd.f32	s12, s12, s15
 810c800:	ee26 7a85 	vmul.f32	s14, s13, s10
 810c804:	edd7 7a00 	vldr	s15, [r7]
 810c808:	ee37 7a06 	vadd.f32	s14, s14, s12
 810c80c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 810c810:	3c01      	subs	r4, #1
 810c812:	4432      	add	r2, r6
 810c814:	4431      	add	r1, r6
 810c816:	ee77 7a87 	vadd.f32	s15, s15, s14
 810c81a:	f103 0310 	add.w	r3, r3, #16
 810c81e:	d1d7      	bne.n	810c7d0 <arm_mat_mult_f32+0x88>
 810c820:	9b03      	ldr	r3, [sp, #12]
 810c822:	9a01      	ldr	r2, [sp, #4]
 810c824:	4418      	add	r0, r3
 810c826:	f1b9 0f00 	cmp.w	r9, #0
 810c82a:	d00b      	beq.n	810c844 <arm_mat_mult_f32+0xfc>
 810c82c:	464b      	mov	r3, r9
 810c82e:	edd0 6a00 	vldr	s13, [r0]
 810c832:	ecb2 7a01 	vldmia	r2!, {s14}
 810c836:	ee27 7a26 	vmul.f32	s14, s14, s13
 810c83a:	3b01      	subs	r3, #1
 810c83c:	4428      	add	r0, r5
 810c83e:	ee77 7a87 	vadd.f32	s15, s15, s14
 810c842:	d1f4      	bne.n	810c82e <arm_mat_mult_f32+0xe6>
 810c844:	ecec 7a01 	vstmia	ip!, {s15}
 810c848:	45d4      	cmp	ip, sl
 810c84a:	4670      	mov	r0, lr
 810c84c:	f10e 0e04 	add.w	lr, lr, #4
 810c850:	d1b4      	bne.n	810c7bc <arm_mat_mult_f32+0x74>
 810c852:	9a01      	ldr	r2, [sp, #4]
 810c854:	9b06      	ldr	r3, [sp, #24]
 810c856:	4611      	mov	r1, r2
 810c858:	4419      	add	r1, r3
 810c85a:	449b      	add	fp, r3
 810c85c:	9b04      	ldr	r3, [sp, #16]
 810c85e:	9101      	str	r1, [sp, #4]
 810c860:	3b01      	subs	r3, #1
 810c862:	44aa      	add	sl, r5
 810c864:	9304      	str	r3, [sp, #16]
 810c866:	d004      	beq.n	810c872 <arm_mat_mult_f32+0x12a>
 810c868:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c86a:	6858      	ldr	r0, [r3, #4]
 810c86c:	e79e      	b.n	810c7ac <arm_mat_mult_f32+0x64>
 810c86e:	9a05      	ldr	r2, [sp, #20]
 810c870:	e7d9      	b.n	810c826 <arm_mat_mult_f32+0xde>
 810c872:	4618      	mov	r0, r3
 810c874:	b00b      	add	sp, #44	@ 0x2c
 810c876:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c87a:	f06f 0002 	mvn.w	r0, #2
 810c87e:	b00b      	add	sp, #44	@ 0x2c
 810c880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c884:	00000000 	.word	0x00000000

0810c888 <arm_mat_inverse_f32>:
 810c888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c88c:	8843      	ldrh	r3, [r0, #2]
 810c88e:	8804      	ldrh	r4, [r0, #0]
 810c890:	684e      	ldr	r6, [r1, #4]
 810c892:	f8d0 9004 	ldr.w	r9, [r0, #4]
 810c896:	b087      	sub	sp, #28
 810c898:	429c      	cmp	r4, r3
 810c89a:	9301      	str	r3, [sp, #4]
 810c89c:	9603      	str	r6, [sp, #12]
 810c89e:	f040 80ea 	bne.w	810ca76 <arm_mat_inverse_f32+0x1ee>
 810c8a2:	880a      	ldrh	r2, [r1, #0]
 810c8a4:	884b      	ldrh	r3, [r1, #2]
 810c8a6:	4293      	cmp	r3, r2
 810c8a8:	f040 80e5 	bne.w	810ca76 <arm_mat_inverse_f32+0x1ee>
 810c8ac:	429c      	cmp	r4, r3
 810c8ae:	f040 80e2 	bne.w	810ca76 <arm_mat_inverse_f32+0x1ee>
 810c8b2:	9005      	str	r0, [sp, #20]
 810c8b4:	b30c      	cbz	r4, 810c8fa <arm_mat_inverse_f32+0x72>
 810c8b6:	f04f 5b7e 	mov.w	fp, #1065353216	@ 0x3f800000
 810c8ba:	1e67      	subs	r7, r4, #1
 810c8bc:	f846 bb04 	str.w	fp, [r6], #4
 810c8c0:	d01b      	beq.n	810c8fa <arm_mat_inverse_f32+0x72>
 810c8c2:	f04f 0801 	mov.w	r8, #1
 810c8c6:	00ba      	lsls	r2, r7, #2
 810c8c8:	eb06 0a02 	add.w	sl, r6, r2
 810c8cc:	ea4f 0588 	mov.w	r5, r8, lsl #2
 810c8d0:	4630      	mov	r0, r6
 810c8d2:	2100      	movs	r1, #0
 810c8d4:	f001 fa20 	bl	810dd18 <memset>
 810c8d8:	eb0a 0605 	add.w	r6, sl, r5
 810c8dc:	462a      	mov	r2, r5
 810c8de:	2100      	movs	r1, #0
 810c8e0:	4650      	mov	r0, sl
 810c8e2:	f1b8 0f00 	cmp.w	r8, #0
 810c8e6:	f000 80cb 	beq.w	810ca80 <arm_mat_inverse_f32+0x1f8>
 810c8ea:	f001 fa15 	bl	810dd18 <memset>
 810c8ee:	3f01      	subs	r7, #1
 810c8f0:	f108 0801 	add.w	r8, r8, #1
 810c8f4:	f846 bb04 	str.w	fp, [r6], #4
 810c8f8:	d1e5      	bne.n	810c8c6 <arm_mat_inverse_f32+0x3e>
 810c8fa:	9b01      	ldr	r3, [sp, #4]
 810c8fc:	2b00      	cmp	r3, #0
 810c8fe:	f000 80b5 	beq.w	810ca6c <arm_mat_inverse_f32+0x1e4>
 810c902:	009d      	lsls	r5, r3, #2
 810c904:	eb09 0205 	add.w	r2, r9, r5
 810c908:	46cc      	mov	ip, r9
 810c90a:	9202      	str	r2, [sp, #8]
 810c90c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 810c910:	1d2a      	adds	r2, r5, #4
 810c912:	9204      	str	r2, [sp, #16]
 810c914:	462f      	mov	r7, r5
 810c916:	469e      	mov	lr, r3
 810c918:	2600      	movs	r6, #0
 810c91a:	9b02      	ldr	r3, [sp, #8]
 810c91c:	eddc 6a00 	vldr	s13, [ip]
 810c920:	42b4      	cmp	r4, r6
 810c922:	eba3 0b07 	sub.w	fp, r3, r7
 810c926:	f000 80a1 	beq.w	810ca6c <arm_mat_inverse_f32+0x1e4>
 810c92a:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 810ca90 <arm_mat_inverse_f32+0x208>
 810c92e:	4632      	mov	r2, r6
 810c930:	4663      	mov	r3, ip
 810c932:	e00b      	b.n	810c94c <arm_mat_inverse_f32+0xc4>
 810c934:	eef4 7a47 	vcmp.f32	s15, s14
 810c938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810c93c:	f102 0201 	add.w	r2, r2, #1
 810c940:	bfc8      	it	gt
 810c942:	eeb0 7a67 	vmovgt.f32	s14, s15
 810c946:	42a2      	cmp	r2, r4
 810c948:	442b      	add	r3, r5
 810c94a:	d014      	beq.n	810c976 <arm_mat_inverse_f32+0xee>
 810c94c:	edd3 7a00 	vldr	s15, [r3]
 810c950:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 810c954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810c958:	eeb1 6a67 	vneg.f32	s12, s15
 810c95c:	dcea      	bgt.n	810c934 <arm_mat_inverse_f32+0xac>
 810c95e:	eeb4 6a47 	vcmp.f32	s12, s14
 810c962:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810c966:	f102 0201 	add.w	r2, r2, #1
 810c96a:	bfc8      	it	gt
 810c96c:	eeb0 7a46 	vmovgt.f32	s14, s12
 810c970:	42a2      	cmp	r2, r4
 810c972:	442b      	add	r3, r5
 810c974:	d1ea      	bne.n	810c94c <arm_mat_inverse_f32+0xc4>
 810c976:	eeb5 7a40 	vcmp.f32	s14, #0.0
 810c97a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810c97e:	d075      	beq.n	810ca6c <arm_mat_inverse_f32+0x1e4>
 810c980:	eef5 6a40 	vcmp.f32	s13, #0.0
 810c984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810c988:	d070      	beq.n	810ca6c <arm_mat_inverse_f32+0x1e4>
 810c98a:	4672      	mov	r2, lr
 810c98c:	4663      	mov	r3, ip
 810c98e:	ed93 7a00 	vldr	s14, [r3]
 810c992:	eec7 7a26 	vdiv.f32	s15, s14, s13
 810c996:	3a01      	subs	r2, #1
 810c998:	ece3 7a01 	vstmia	r3!, {s15}
 810c99c:	d1f7      	bne.n	810c98e <arm_mat_inverse_f32+0x106>
 810c99e:	9901      	ldr	r1, [sp, #4]
 810c9a0:	464b      	mov	r3, r9
 810c9a2:	ed93 7a00 	vldr	s14, [r3]
 810c9a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 810c9aa:	3901      	subs	r1, #1
 810c9ac:	ece3 7a01 	vstmia	r3!, {s15}
 810c9b0:	d1f7      	bne.n	810c9a2 <arm_mat_inverse_f32+0x11a>
 810c9b2:	9803      	ldr	r0, [sp, #12]
 810c9b4:	ea4f 0886 	mov.w	r8, r6, lsl #2
 810c9b8:	42b1      	cmp	r1, r6
 810c9ba:	d039      	beq.n	810ca30 <arm_mat_inverse_f32+0x1a8>
 810c9bc:	eddb 6a00 	vldr	s13, [fp]
 810c9c0:	465a      	mov	r2, fp
 810c9c2:	4673      	mov	r3, lr
 810c9c4:	46e2      	mov	sl, ip
 810c9c6:	ecba 7a01 	vldmia	sl!, {s14}
 810c9ca:	edd2 7a00 	vldr	s15, [r2]
 810c9ce:	ee26 7a87 	vmul.f32	s14, s13, s14
 810c9d2:	3b01      	subs	r3, #1
 810c9d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 810c9d8:	ece2 7a01 	vstmia	r2!, {s15}
 810c9dc:	d1f3      	bne.n	810c9c6 <arm_mat_inverse_f32+0x13e>
 810c9de:	9b01      	ldr	r3, [sp, #4]
 810c9e0:	44bb      	add	fp, r7
 810c9e2:	4602      	mov	r2, r0
 810c9e4:	46ca      	mov	sl, r9
 810c9e6:	ecba 7a01 	vldmia	sl!, {s14}
 810c9ea:	edd2 7a00 	vldr	s15, [r2]
 810c9ee:	ee26 7a87 	vmul.f32	s14, s13, s14
 810c9f2:	3b01      	subs	r3, #1
 810c9f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 810c9f8:	ece2 7a01 	vstmia	r2!, {s15}
 810c9fc:	d1f3      	bne.n	810c9e6 <arm_mat_inverse_f32+0x15e>
 810c9fe:	4428      	add	r0, r5
 810ca00:	3101      	adds	r1, #1
 810ca02:	428c      	cmp	r4, r1
 810ca04:	44c3      	add	fp, r8
 810ca06:	d1d7      	bne.n	810c9b8 <arm_mat_inverse_f32+0x130>
 810ca08:	9b04      	ldr	r3, [sp, #16]
 810ca0a:	f1be 0e01 	subs.w	lr, lr, #1
 810ca0e:	f106 0601 	add.w	r6, r6, #1
 810ca12:	449c      	add	ip, r3
 810ca14:	f1a7 0704 	sub.w	r7, r7, #4
 810ca18:	44a9      	add	r9, r5
 810ca1a:	f47f af7e 	bne.w	810c91a <arm_mat_inverse_f32+0x92>
 810ca1e:	eef5 6a40 	vcmp.f32	s13, #0.0
 810ca22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810ca26:	d006      	beq.n	810ca36 <arm_mat_inverse_f32+0x1ae>
 810ca28:	2000      	movs	r0, #0
 810ca2a:	b007      	add	sp, #28
 810ca2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810ca30:	44bb      	add	fp, r7
 810ca32:	4428      	add	r0, r5
 810ca34:	e7e4      	b.n	810ca00 <arm_mat_inverse_f32+0x178>
 810ca36:	9b05      	ldr	r3, [sp, #20]
 810ca38:	9a01      	ldr	r2, [sp, #4]
 810ca3a:	685b      	ldr	r3, [r3, #4]
 810ca3c:	edd3 7a00 	vldr	s15, [r3]
 810ca40:	eef5 7a40 	vcmp.f32	s15, #0.0
 810ca44:	fb02 f204 	mul.w	r2, r2, r4
 810ca48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810ca4c:	4614      	mov	r4, r2
 810ca4e:	bf08      	it	eq
 810ca50:	3304      	addeq	r3, #4
 810ca52:	d007      	beq.n	810ca64 <arm_mat_inverse_f32+0x1dc>
 810ca54:	e7e8      	b.n	810ca28 <arm_mat_inverse_f32+0x1a0>
 810ca56:	ecf3 7a01 	vldmia	r3!, {s15}
 810ca5a:	eef5 7a40 	vcmp.f32	s15, #0.0
 810ca5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810ca62:	d1e1      	bne.n	810ca28 <arm_mat_inverse_f32+0x1a0>
 810ca64:	f10e 0e01 	add.w	lr, lr, #1
 810ca68:	4574      	cmp	r4, lr
 810ca6a:	d1f4      	bne.n	810ca56 <arm_mat_inverse_f32+0x1ce>
 810ca6c:	f06f 0004 	mvn.w	r0, #4
 810ca70:	b007      	add	sp, #28
 810ca72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810ca76:	f06f 0002 	mvn.w	r0, #2
 810ca7a:	b007      	add	sp, #28
 810ca7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810ca80:	4656      	mov	r6, sl
 810ca82:	3f01      	subs	r7, #1
 810ca84:	f846 bb04 	str.w	fp, [r6], #4
 810ca88:	f47f af1b 	bne.w	810c8c2 <arm_mat_inverse_f32+0x3a>
 810ca8c:	e735      	b.n	810c8fa <arm_mat_inverse_f32+0x72>
 810ca8e:	bf00      	nop
 810ca90:	00000000 	.word	0x00000000

0810ca94 <arm_mat_init_f32>:
 810ca94:	8001      	strh	r1, [r0, #0]
 810ca96:	8042      	strh	r2, [r0, #2]
 810ca98:	6043      	str	r3, [r0, #4]
 810ca9a:	4770      	bx	lr

0810ca9c <arm_mat_add_f32>:
 810ca9c:	b4f0      	push	{r4, r5, r6, r7}
 810ca9e:	e9d1 4700 	ldrd	r4, r7, [r1]
 810caa2:	6803      	ldr	r3, [r0, #0]
 810caa4:	f8d0 c004 	ldr.w	ip, [r0, #4]
 810caa8:	6856      	ldr	r6, [r2, #4]
 810caaa:	42a3      	cmp	r3, r4
 810caac:	d15d      	bne.n	810cb6a <arm_mat_add_f32+0xce>
 810caae:	6812      	ldr	r2, [r2, #0]
 810cab0:	4293      	cmp	r3, r2
 810cab2:	d15a      	bne.n	810cb6a <arm_mat_add_f32+0xce>
 810cab4:	8803      	ldrh	r3, [r0, #0]
 810cab6:	8844      	ldrh	r4, [r0, #2]
 810cab8:	fb04 f403 	mul.w	r4, r4, r3
 810cabc:	08a5      	lsrs	r5, r4, #2
 810cabe:	d032      	beq.n	810cb26 <arm_mat_add_f32+0x8a>
 810cac0:	f10c 0110 	add.w	r1, ip, #16
 810cac4:	f107 0210 	add.w	r2, r7, #16
 810cac8:	f106 0310 	add.w	r3, r6, #16
 810cacc:	4628      	mov	r0, r5
 810cace:	ed12 7a04 	vldr	s14, [r2, #-16]
 810cad2:	ed51 7a04 	vldr	s15, [r1, #-16]
 810cad6:	ee77 7a87 	vadd.f32	s15, s15, s14
 810cada:	3801      	subs	r0, #1
 810cadc:	ed43 7a04 	vstr	s15, [r3, #-16]
 810cae0:	ed12 7a03 	vldr	s14, [r2, #-12]
 810cae4:	ed51 7a03 	vldr	s15, [r1, #-12]
 810cae8:	ee77 7a87 	vadd.f32	s15, s15, s14
 810caec:	f101 0110 	add.w	r1, r1, #16
 810caf0:	ed43 7a03 	vstr	s15, [r3, #-12]
 810caf4:	ed12 7a02 	vldr	s14, [r2, #-8]
 810caf8:	ed51 7a06 	vldr	s15, [r1, #-24]	@ 0xffffffe8
 810cafc:	ee77 7a87 	vadd.f32	s15, s15, s14
 810cb00:	f102 0210 	add.w	r2, r2, #16
 810cb04:	ed43 7a02 	vstr	s15, [r3, #-8]
 810cb08:	ed51 7a05 	vldr	s15, [r1, #-20]	@ 0xffffffec
 810cb0c:	ed12 7a05 	vldr	s14, [r2, #-20]	@ 0xffffffec
 810cb10:	ee77 7a87 	vadd.f32	s15, s15, s14
 810cb14:	f103 0310 	add.w	r3, r3, #16
 810cb18:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 810cb1c:	d1d7      	bne.n	810cace <arm_mat_add_f32+0x32>
 810cb1e:	012b      	lsls	r3, r5, #4
 810cb20:	449c      	add	ip, r3
 810cb22:	441f      	add	r7, r3
 810cb24:	441e      	add	r6, r3
 810cb26:	f014 0403 	ands.w	r4, r4, #3
 810cb2a:	d01b      	beq.n	810cb64 <arm_mat_add_f32+0xc8>
 810cb2c:	edd7 7a00 	vldr	s15, [r7]
 810cb30:	ed9c 7a00 	vldr	s14, [ip]
 810cb34:	ee77 7a87 	vadd.f32	s15, s15, s14
 810cb38:	3c01      	subs	r4, #1
 810cb3a:	edc6 7a00 	vstr	s15, [r6]
 810cb3e:	d011      	beq.n	810cb64 <arm_mat_add_f32+0xc8>
 810cb40:	eddc 7a01 	vldr	s15, [ip, #4]
 810cb44:	ed97 7a01 	vldr	s14, [r7, #4]
 810cb48:	ee77 7a87 	vadd.f32	s15, s15, s14
 810cb4c:	2c01      	cmp	r4, #1
 810cb4e:	edc6 7a01 	vstr	s15, [r6, #4]
 810cb52:	d007      	beq.n	810cb64 <arm_mat_add_f32+0xc8>
 810cb54:	eddc 7a02 	vldr	s15, [ip, #8]
 810cb58:	ed97 7a02 	vldr	s14, [r7, #8]
 810cb5c:	ee77 7a87 	vadd.f32	s15, s15, s14
 810cb60:	edc6 7a02 	vstr	s15, [r6, #8]
 810cb64:	2000      	movs	r0, #0
 810cb66:	bcf0      	pop	{r4, r5, r6, r7}
 810cb68:	4770      	bx	lr
 810cb6a:	f06f 0002 	mvn.w	r0, #2
 810cb6e:	e7fa      	b.n	810cb66 <arm_mat_add_f32+0xca>

0810cb70 <arm_fir_init_f32>:
 810cb70:	b538      	push	{r3, r4, r5, lr}
 810cb72:	9c04      	ldr	r4, [sp, #16]
 810cb74:	6082      	str	r2, [r0, #8]
 810cb76:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 810cb7a:	3c01      	subs	r4, #1
 810cb7c:	440c      	add	r4, r1
 810cb7e:	8001      	strh	r1, [r0, #0]
 810cb80:	4605      	mov	r5, r0
 810cb82:	00a2      	lsls	r2, r4, #2
 810cb84:	4618      	mov	r0, r3
 810cb86:	2100      	movs	r1, #0
 810cb88:	f001 f8c6 	bl	810dd18 <memset>
 810cb8c:	6068      	str	r0, [r5, #4]
 810cb8e:	bd38      	pop	{r3, r4, r5, pc}

0810cb90 <srand>:
 810cb90:	b538      	push	{r3, r4, r5, lr}
 810cb92:	4b10      	ldr	r3, [pc, #64]	@ (810cbd4 <srand+0x44>)
 810cb94:	681d      	ldr	r5, [r3, #0]
 810cb96:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 810cb98:	4604      	mov	r4, r0
 810cb9a:	b9b3      	cbnz	r3, 810cbca <srand+0x3a>
 810cb9c:	2018      	movs	r0, #24
 810cb9e:	f002 f805 	bl	810ebac <malloc>
 810cba2:	4602      	mov	r2, r0
 810cba4:	6328      	str	r0, [r5, #48]	@ 0x30
 810cba6:	b920      	cbnz	r0, 810cbb2 <srand+0x22>
 810cba8:	4b0b      	ldr	r3, [pc, #44]	@ (810cbd8 <srand+0x48>)
 810cbaa:	480c      	ldr	r0, [pc, #48]	@ (810cbdc <srand+0x4c>)
 810cbac:	2146      	movs	r1, #70	@ 0x46
 810cbae:	f001 f947 	bl	810de40 <__assert_func>
 810cbb2:	490b      	ldr	r1, [pc, #44]	@ (810cbe0 <srand+0x50>)
 810cbb4:	4b0b      	ldr	r3, [pc, #44]	@ (810cbe4 <srand+0x54>)
 810cbb6:	e9c0 1300 	strd	r1, r3, [r0]
 810cbba:	4b0b      	ldr	r3, [pc, #44]	@ (810cbe8 <srand+0x58>)
 810cbbc:	6083      	str	r3, [r0, #8]
 810cbbe:	230b      	movs	r3, #11
 810cbc0:	8183      	strh	r3, [r0, #12]
 810cbc2:	2100      	movs	r1, #0
 810cbc4:	2001      	movs	r0, #1
 810cbc6:	e9c2 0104 	strd	r0, r1, [r2, #16]
 810cbca:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 810cbcc:	2200      	movs	r2, #0
 810cbce:	611c      	str	r4, [r3, #16]
 810cbd0:	615a      	str	r2, [r3, #20]
 810cbd2:	bd38      	pop	{r3, r4, r5, pc}
 810cbd4:	100000b0 	.word	0x100000b0
 810cbd8:	08111420 	.word	0x08111420
 810cbdc:	08111437 	.word	0x08111437
 810cbe0:	abcd330e 	.word	0xabcd330e
 810cbe4:	e66d1234 	.word	0xe66d1234
 810cbe8:	0005deec 	.word	0x0005deec

0810cbec <__cvt>:
 810cbec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 810cbf0:	ec57 6b10 	vmov	r6, r7, d0
 810cbf4:	2f00      	cmp	r7, #0
 810cbf6:	460c      	mov	r4, r1
 810cbf8:	4619      	mov	r1, r3
 810cbfa:	463b      	mov	r3, r7
 810cbfc:	bfbb      	ittet	lt
 810cbfe:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 810cc02:	461f      	movlt	r7, r3
 810cc04:	2300      	movge	r3, #0
 810cc06:	232d      	movlt	r3, #45	@ 0x2d
 810cc08:	700b      	strb	r3, [r1, #0]
 810cc0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 810cc0c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 810cc10:	4691      	mov	r9, r2
 810cc12:	f023 0820 	bic.w	r8, r3, #32
 810cc16:	bfbc      	itt	lt
 810cc18:	4632      	movlt	r2, r6
 810cc1a:	4616      	movlt	r6, r2
 810cc1c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 810cc20:	d005      	beq.n	810cc2e <__cvt+0x42>
 810cc22:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 810cc26:	d100      	bne.n	810cc2a <__cvt+0x3e>
 810cc28:	3401      	adds	r4, #1
 810cc2a:	2102      	movs	r1, #2
 810cc2c:	e000      	b.n	810cc30 <__cvt+0x44>
 810cc2e:	2103      	movs	r1, #3
 810cc30:	ab03      	add	r3, sp, #12
 810cc32:	9301      	str	r3, [sp, #4]
 810cc34:	ab02      	add	r3, sp, #8
 810cc36:	9300      	str	r3, [sp, #0]
 810cc38:	ec47 6b10 	vmov	d0, r6, r7
 810cc3c:	4653      	mov	r3, sl
 810cc3e:	4622      	mov	r2, r4
 810cc40:	f001 f9a6 	bl	810df90 <_dtoa_r>
 810cc44:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 810cc48:	4605      	mov	r5, r0
 810cc4a:	d119      	bne.n	810cc80 <__cvt+0x94>
 810cc4c:	f019 0f01 	tst.w	r9, #1
 810cc50:	d00e      	beq.n	810cc70 <__cvt+0x84>
 810cc52:	eb00 0904 	add.w	r9, r0, r4
 810cc56:	2200      	movs	r2, #0
 810cc58:	2300      	movs	r3, #0
 810cc5a:	4630      	mov	r0, r6
 810cc5c:	4639      	mov	r1, r7
 810cc5e:	f7f3 ffbb 	bl	8100bd8 <__aeabi_dcmpeq>
 810cc62:	b108      	cbz	r0, 810cc68 <__cvt+0x7c>
 810cc64:	f8cd 900c 	str.w	r9, [sp, #12]
 810cc68:	2230      	movs	r2, #48	@ 0x30
 810cc6a:	9b03      	ldr	r3, [sp, #12]
 810cc6c:	454b      	cmp	r3, r9
 810cc6e:	d31e      	bcc.n	810ccae <__cvt+0xc2>
 810cc70:	9b03      	ldr	r3, [sp, #12]
 810cc72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810cc74:	1b5b      	subs	r3, r3, r5
 810cc76:	4628      	mov	r0, r5
 810cc78:	6013      	str	r3, [r2, #0]
 810cc7a:	b004      	add	sp, #16
 810cc7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810cc80:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 810cc84:	eb00 0904 	add.w	r9, r0, r4
 810cc88:	d1e5      	bne.n	810cc56 <__cvt+0x6a>
 810cc8a:	7803      	ldrb	r3, [r0, #0]
 810cc8c:	2b30      	cmp	r3, #48	@ 0x30
 810cc8e:	d10a      	bne.n	810cca6 <__cvt+0xba>
 810cc90:	2200      	movs	r2, #0
 810cc92:	2300      	movs	r3, #0
 810cc94:	4630      	mov	r0, r6
 810cc96:	4639      	mov	r1, r7
 810cc98:	f7f3 ff9e 	bl	8100bd8 <__aeabi_dcmpeq>
 810cc9c:	b918      	cbnz	r0, 810cca6 <__cvt+0xba>
 810cc9e:	f1c4 0401 	rsb	r4, r4, #1
 810cca2:	f8ca 4000 	str.w	r4, [sl]
 810cca6:	f8da 3000 	ldr.w	r3, [sl]
 810ccaa:	4499      	add	r9, r3
 810ccac:	e7d3      	b.n	810cc56 <__cvt+0x6a>
 810ccae:	1c59      	adds	r1, r3, #1
 810ccb0:	9103      	str	r1, [sp, #12]
 810ccb2:	701a      	strb	r2, [r3, #0]
 810ccb4:	e7d9      	b.n	810cc6a <__cvt+0x7e>

0810ccb6 <__exponent>:
 810ccb6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 810ccb8:	2900      	cmp	r1, #0
 810ccba:	bfba      	itte	lt
 810ccbc:	4249      	neglt	r1, r1
 810ccbe:	232d      	movlt	r3, #45	@ 0x2d
 810ccc0:	232b      	movge	r3, #43	@ 0x2b
 810ccc2:	2909      	cmp	r1, #9
 810ccc4:	7002      	strb	r2, [r0, #0]
 810ccc6:	7043      	strb	r3, [r0, #1]
 810ccc8:	dd29      	ble.n	810cd1e <__exponent+0x68>
 810ccca:	f10d 0307 	add.w	r3, sp, #7
 810ccce:	461d      	mov	r5, r3
 810ccd0:	270a      	movs	r7, #10
 810ccd2:	461a      	mov	r2, r3
 810ccd4:	fbb1 f6f7 	udiv	r6, r1, r7
 810ccd8:	fb07 1416 	mls	r4, r7, r6, r1
 810ccdc:	3430      	adds	r4, #48	@ 0x30
 810ccde:	f802 4c01 	strb.w	r4, [r2, #-1]
 810cce2:	460c      	mov	r4, r1
 810cce4:	2c63      	cmp	r4, #99	@ 0x63
 810cce6:	f103 33ff 	add.w	r3, r3, #4294967295
 810ccea:	4631      	mov	r1, r6
 810ccec:	dcf1      	bgt.n	810ccd2 <__exponent+0x1c>
 810ccee:	3130      	adds	r1, #48	@ 0x30
 810ccf0:	1e94      	subs	r4, r2, #2
 810ccf2:	f803 1c01 	strb.w	r1, [r3, #-1]
 810ccf6:	1c41      	adds	r1, r0, #1
 810ccf8:	4623      	mov	r3, r4
 810ccfa:	42ab      	cmp	r3, r5
 810ccfc:	d30a      	bcc.n	810cd14 <__exponent+0x5e>
 810ccfe:	f10d 0309 	add.w	r3, sp, #9
 810cd02:	1a9b      	subs	r3, r3, r2
 810cd04:	42ac      	cmp	r4, r5
 810cd06:	bf88      	it	hi
 810cd08:	2300      	movhi	r3, #0
 810cd0a:	3302      	adds	r3, #2
 810cd0c:	4403      	add	r3, r0
 810cd0e:	1a18      	subs	r0, r3, r0
 810cd10:	b003      	add	sp, #12
 810cd12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 810cd14:	f813 6b01 	ldrb.w	r6, [r3], #1
 810cd18:	f801 6f01 	strb.w	r6, [r1, #1]!
 810cd1c:	e7ed      	b.n	810ccfa <__exponent+0x44>
 810cd1e:	2330      	movs	r3, #48	@ 0x30
 810cd20:	3130      	adds	r1, #48	@ 0x30
 810cd22:	7083      	strb	r3, [r0, #2]
 810cd24:	70c1      	strb	r1, [r0, #3]
 810cd26:	1d03      	adds	r3, r0, #4
 810cd28:	e7f1      	b.n	810cd0e <__exponent+0x58>
	...

0810cd2c <_printf_float>:
 810cd2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810cd30:	b08d      	sub	sp, #52	@ 0x34
 810cd32:	460c      	mov	r4, r1
 810cd34:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 810cd38:	4616      	mov	r6, r2
 810cd3a:	461f      	mov	r7, r3
 810cd3c:	4605      	mov	r5, r0
 810cd3e:	f000 fff3 	bl	810dd28 <_localeconv_r>
 810cd42:	6803      	ldr	r3, [r0, #0]
 810cd44:	9304      	str	r3, [sp, #16]
 810cd46:	4618      	mov	r0, r3
 810cd48:	f7f3 fb1a 	bl	8100380 <strlen>
 810cd4c:	2300      	movs	r3, #0
 810cd4e:	930a      	str	r3, [sp, #40]	@ 0x28
 810cd50:	f8d8 3000 	ldr.w	r3, [r8]
 810cd54:	9005      	str	r0, [sp, #20]
 810cd56:	3307      	adds	r3, #7
 810cd58:	f023 0307 	bic.w	r3, r3, #7
 810cd5c:	f103 0208 	add.w	r2, r3, #8
 810cd60:	f894 a018 	ldrb.w	sl, [r4, #24]
 810cd64:	f8d4 b000 	ldr.w	fp, [r4]
 810cd68:	f8c8 2000 	str.w	r2, [r8]
 810cd6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 810cd70:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 810cd74:	9307      	str	r3, [sp, #28]
 810cd76:	f8cd 8018 	str.w	r8, [sp, #24]
 810cd7a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 810cd7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810cd82:	4b9c      	ldr	r3, [pc, #624]	@ (810cff4 <_printf_float+0x2c8>)
 810cd84:	f04f 32ff 	mov.w	r2, #4294967295
 810cd88:	f7f3 ff58 	bl	8100c3c <__aeabi_dcmpun>
 810cd8c:	bb70      	cbnz	r0, 810cdec <_printf_float+0xc0>
 810cd8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810cd92:	4b98      	ldr	r3, [pc, #608]	@ (810cff4 <_printf_float+0x2c8>)
 810cd94:	f04f 32ff 	mov.w	r2, #4294967295
 810cd98:	f7f3 ff32 	bl	8100c00 <__aeabi_dcmple>
 810cd9c:	bb30      	cbnz	r0, 810cdec <_printf_float+0xc0>
 810cd9e:	2200      	movs	r2, #0
 810cda0:	2300      	movs	r3, #0
 810cda2:	4640      	mov	r0, r8
 810cda4:	4649      	mov	r1, r9
 810cda6:	f7f3 ff21 	bl	8100bec <__aeabi_dcmplt>
 810cdaa:	b110      	cbz	r0, 810cdb2 <_printf_float+0x86>
 810cdac:	232d      	movs	r3, #45	@ 0x2d
 810cdae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 810cdb2:	4a91      	ldr	r2, [pc, #580]	@ (810cff8 <_printf_float+0x2cc>)
 810cdb4:	4b91      	ldr	r3, [pc, #580]	@ (810cffc <_printf_float+0x2d0>)
 810cdb6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 810cdba:	bf94      	ite	ls
 810cdbc:	4690      	movls	r8, r2
 810cdbe:	4698      	movhi	r8, r3
 810cdc0:	2303      	movs	r3, #3
 810cdc2:	6123      	str	r3, [r4, #16]
 810cdc4:	f02b 0304 	bic.w	r3, fp, #4
 810cdc8:	6023      	str	r3, [r4, #0]
 810cdca:	f04f 0900 	mov.w	r9, #0
 810cdce:	9700      	str	r7, [sp, #0]
 810cdd0:	4633      	mov	r3, r6
 810cdd2:	aa0b      	add	r2, sp, #44	@ 0x2c
 810cdd4:	4621      	mov	r1, r4
 810cdd6:	4628      	mov	r0, r5
 810cdd8:	f000 f9d2 	bl	810d180 <_printf_common>
 810cddc:	3001      	adds	r0, #1
 810cdde:	f040 808d 	bne.w	810cefc <_printf_float+0x1d0>
 810cde2:	f04f 30ff 	mov.w	r0, #4294967295
 810cde6:	b00d      	add	sp, #52	@ 0x34
 810cde8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810cdec:	4642      	mov	r2, r8
 810cdee:	464b      	mov	r3, r9
 810cdf0:	4640      	mov	r0, r8
 810cdf2:	4649      	mov	r1, r9
 810cdf4:	f7f3 ff22 	bl	8100c3c <__aeabi_dcmpun>
 810cdf8:	b140      	cbz	r0, 810ce0c <_printf_float+0xe0>
 810cdfa:	464b      	mov	r3, r9
 810cdfc:	2b00      	cmp	r3, #0
 810cdfe:	bfbc      	itt	lt
 810ce00:	232d      	movlt	r3, #45	@ 0x2d
 810ce02:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 810ce06:	4a7e      	ldr	r2, [pc, #504]	@ (810d000 <_printf_float+0x2d4>)
 810ce08:	4b7e      	ldr	r3, [pc, #504]	@ (810d004 <_printf_float+0x2d8>)
 810ce0a:	e7d4      	b.n	810cdb6 <_printf_float+0x8a>
 810ce0c:	6863      	ldr	r3, [r4, #4]
 810ce0e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 810ce12:	9206      	str	r2, [sp, #24]
 810ce14:	1c5a      	adds	r2, r3, #1
 810ce16:	d13b      	bne.n	810ce90 <_printf_float+0x164>
 810ce18:	2306      	movs	r3, #6
 810ce1a:	6063      	str	r3, [r4, #4]
 810ce1c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 810ce20:	2300      	movs	r3, #0
 810ce22:	6022      	str	r2, [r4, #0]
 810ce24:	9303      	str	r3, [sp, #12]
 810ce26:	ab0a      	add	r3, sp, #40	@ 0x28
 810ce28:	e9cd a301 	strd	sl, r3, [sp, #4]
 810ce2c:	ab09      	add	r3, sp, #36	@ 0x24
 810ce2e:	9300      	str	r3, [sp, #0]
 810ce30:	6861      	ldr	r1, [r4, #4]
 810ce32:	ec49 8b10 	vmov	d0, r8, r9
 810ce36:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 810ce3a:	4628      	mov	r0, r5
 810ce3c:	f7ff fed6 	bl	810cbec <__cvt>
 810ce40:	9b06      	ldr	r3, [sp, #24]
 810ce42:	9909      	ldr	r1, [sp, #36]	@ 0x24
 810ce44:	2b47      	cmp	r3, #71	@ 0x47
 810ce46:	4680      	mov	r8, r0
 810ce48:	d129      	bne.n	810ce9e <_printf_float+0x172>
 810ce4a:	1cc8      	adds	r0, r1, #3
 810ce4c:	db02      	blt.n	810ce54 <_printf_float+0x128>
 810ce4e:	6863      	ldr	r3, [r4, #4]
 810ce50:	4299      	cmp	r1, r3
 810ce52:	dd41      	ble.n	810ced8 <_printf_float+0x1ac>
 810ce54:	f1aa 0a02 	sub.w	sl, sl, #2
 810ce58:	fa5f fa8a 	uxtb.w	sl, sl
 810ce5c:	3901      	subs	r1, #1
 810ce5e:	4652      	mov	r2, sl
 810ce60:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 810ce64:	9109      	str	r1, [sp, #36]	@ 0x24
 810ce66:	f7ff ff26 	bl	810ccb6 <__exponent>
 810ce6a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 810ce6c:	1813      	adds	r3, r2, r0
 810ce6e:	2a01      	cmp	r2, #1
 810ce70:	4681      	mov	r9, r0
 810ce72:	6123      	str	r3, [r4, #16]
 810ce74:	dc02      	bgt.n	810ce7c <_printf_float+0x150>
 810ce76:	6822      	ldr	r2, [r4, #0]
 810ce78:	07d2      	lsls	r2, r2, #31
 810ce7a:	d501      	bpl.n	810ce80 <_printf_float+0x154>
 810ce7c:	3301      	adds	r3, #1
 810ce7e:	6123      	str	r3, [r4, #16]
 810ce80:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 810ce84:	2b00      	cmp	r3, #0
 810ce86:	d0a2      	beq.n	810cdce <_printf_float+0xa2>
 810ce88:	232d      	movs	r3, #45	@ 0x2d
 810ce8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 810ce8e:	e79e      	b.n	810cdce <_printf_float+0xa2>
 810ce90:	9a06      	ldr	r2, [sp, #24]
 810ce92:	2a47      	cmp	r2, #71	@ 0x47
 810ce94:	d1c2      	bne.n	810ce1c <_printf_float+0xf0>
 810ce96:	2b00      	cmp	r3, #0
 810ce98:	d1c0      	bne.n	810ce1c <_printf_float+0xf0>
 810ce9a:	2301      	movs	r3, #1
 810ce9c:	e7bd      	b.n	810ce1a <_printf_float+0xee>
 810ce9e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 810cea2:	d9db      	bls.n	810ce5c <_printf_float+0x130>
 810cea4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 810cea8:	d118      	bne.n	810cedc <_printf_float+0x1b0>
 810ceaa:	2900      	cmp	r1, #0
 810ceac:	6863      	ldr	r3, [r4, #4]
 810ceae:	dd0b      	ble.n	810cec8 <_printf_float+0x19c>
 810ceb0:	6121      	str	r1, [r4, #16]
 810ceb2:	b913      	cbnz	r3, 810ceba <_printf_float+0x18e>
 810ceb4:	6822      	ldr	r2, [r4, #0]
 810ceb6:	07d0      	lsls	r0, r2, #31
 810ceb8:	d502      	bpl.n	810cec0 <_printf_float+0x194>
 810ceba:	3301      	adds	r3, #1
 810cebc:	440b      	add	r3, r1
 810cebe:	6123      	str	r3, [r4, #16]
 810cec0:	65a1      	str	r1, [r4, #88]	@ 0x58
 810cec2:	f04f 0900 	mov.w	r9, #0
 810cec6:	e7db      	b.n	810ce80 <_printf_float+0x154>
 810cec8:	b913      	cbnz	r3, 810ced0 <_printf_float+0x1a4>
 810ceca:	6822      	ldr	r2, [r4, #0]
 810cecc:	07d2      	lsls	r2, r2, #31
 810cece:	d501      	bpl.n	810ced4 <_printf_float+0x1a8>
 810ced0:	3302      	adds	r3, #2
 810ced2:	e7f4      	b.n	810cebe <_printf_float+0x192>
 810ced4:	2301      	movs	r3, #1
 810ced6:	e7f2      	b.n	810cebe <_printf_float+0x192>
 810ced8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 810cedc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810cede:	4299      	cmp	r1, r3
 810cee0:	db05      	blt.n	810ceee <_printf_float+0x1c2>
 810cee2:	6823      	ldr	r3, [r4, #0]
 810cee4:	6121      	str	r1, [r4, #16]
 810cee6:	07d8      	lsls	r0, r3, #31
 810cee8:	d5ea      	bpl.n	810cec0 <_printf_float+0x194>
 810ceea:	1c4b      	adds	r3, r1, #1
 810ceec:	e7e7      	b.n	810cebe <_printf_float+0x192>
 810ceee:	2900      	cmp	r1, #0
 810cef0:	bfd4      	ite	le
 810cef2:	f1c1 0202 	rsble	r2, r1, #2
 810cef6:	2201      	movgt	r2, #1
 810cef8:	4413      	add	r3, r2
 810cefa:	e7e0      	b.n	810cebe <_printf_float+0x192>
 810cefc:	6823      	ldr	r3, [r4, #0]
 810cefe:	055a      	lsls	r2, r3, #21
 810cf00:	d407      	bmi.n	810cf12 <_printf_float+0x1e6>
 810cf02:	6923      	ldr	r3, [r4, #16]
 810cf04:	4642      	mov	r2, r8
 810cf06:	4631      	mov	r1, r6
 810cf08:	4628      	mov	r0, r5
 810cf0a:	47b8      	blx	r7
 810cf0c:	3001      	adds	r0, #1
 810cf0e:	d12b      	bne.n	810cf68 <_printf_float+0x23c>
 810cf10:	e767      	b.n	810cde2 <_printf_float+0xb6>
 810cf12:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 810cf16:	f240 80dd 	bls.w	810d0d4 <_printf_float+0x3a8>
 810cf1a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 810cf1e:	2200      	movs	r2, #0
 810cf20:	2300      	movs	r3, #0
 810cf22:	f7f3 fe59 	bl	8100bd8 <__aeabi_dcmpeq>
 810cf26:	2800      	cmp	r0, #0
 810cf28:	d033      	beq.n	810cf92 <_printf_float+0x266>
 810cf2a:	4a37      	ldr	r2, [pc, #220]	@ (810d008 <_printf_float+0x2dc>)
 810cf2c:	2301      	movs	r3, #1
 810cf2e:	4631      	mov	r1, r6
 810cf30:	4628      	mov	r0, r5
 810cf32:	47b8      	blx	r7
 810cf34:	3001      	adds	r0, #1
 810cf36:	f43f af54 	beq.w	810cde2 <_printf_float+0xb6>
 810cf3a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 810cf3e:	4543      	cmp	r3, r8
 810cf40:	db02      	blt.n	810cf48 <_printf_float+0x21c>
 810cf42:	6823      	ldr	r3, [r4, #0]
 810cf44:	07d8      	lsls	r0, r3, #31
 810cf46:	d50f      	bpl.n	810cf68 <_printf_float+0x23c>
 810cf48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810cf4c:	4631      	mov	r1, r6
 810cf4e:	4628      	mov	r0, r5
 810cf50:	47b8      	blx	r7
 810cf52:	3001      	adds	r0, #1
 810cf54:	f43f af45 	beq.w	810cde2 <_printf_float+0xb6>
 810cf58:	f04f 0900 	mov.w	r9, #0
 810cf5c:	f108 38ff 	add.w	r8, r8, #4294967295
 810cf60:	f104 0a1a 	add.w	sl, r4, #26
 810cf64:	45c8      	cmp	r8, r9
 810cf66:	dc09      	bgt.n	810cf7c <_printf_float+0x250>
 810cf68:	6823      	ldr	r3, [r4, #0]
 810cf6a:	079b      	lsls	r3, r3, #30
 810cf6c:	f100 8103 	bmi.w	810d176 <_printf_float+0x44a>
 810cf70:	68e0      	ldr	r0, [r4, #12]
 810cf72:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810cf74:	4298      	cmp	r0, r3
 810cf76:	bfb8      	it	lt
 810cf78:	4618      	movlt	r0, r3
 810cf7a:	e734      	b.n	810cde6 <_printf_float+0xba>
 810cf7c:	2301      	movs	r3, #1
 810cf7e:	4652      	mov	r2, sl
 810cf80:	4631      	mov	r1, r6
 810cf82:	4628      	mov	r0, r5
 810cf84:	47b8      	blx	r7
 810cf86:	3001      	adds	r0, #1
 810cf88:	f43f af2b 	beq.w	810cde2 <_printf_float+0xb6>
 810cf8c:	f109 0901 	add.w	r9, r9, #1
 810cf90:	e7e8      	b.n	810cf64 <_printf_float+0x238>
 810cf92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810cf94:	2b00      	cmp	r3, #0
 810cf96:	dc39      	bgt.n	810d00c <_printf_float+0x2e0>
 810cf98:	4a1b      	ldr	r2, [pc, #108]	@ (810d008 <_printf_float+0x2dc>)
 810cf9a:	2301      	movs	r3, #1
 810cf9c:	4631      	mov	r1, r6
 810cf9e:	4628      	mov	r0, r5
 810cfa0:	47b8      	blx	r7
 810cfa2:	3001      	adds	r0, #1
 810cfa4:	f43f af1d 	beq.w	810cde2 <_printf_float+0xb6>
 810cfa8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 810cfac:	ea59 0303 	orrs.w	r3, r9, r3
 810cfb0:	d102      	bne.n	810cfb8 <_printf_float+0x28c>
 810cfb2:	6823      	ldr	r3, [r4, #0]
 810cfb4:	07d9      	lsls	r1, r3, #31
 810cfb6:	d5d7      	bpl.n	810cf68 <_printf_float+0x23c>
 810cfb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810cfbc:	4631      	mov	r1, r6
 810cfbe:	4628      	mov	r0, r5
 810cfc0:	47b8      	blx	r7
 810cfc2:	3001      	adds	r0, #1
 810cfc4:	f43f af0d 	beq.w	810cde2 <_printf_float+0xb6>
 810cfc8:	f04f 0a00 	mov.w	sl, #0
 810cfcc:	f104 0b1a 	add.w	fp, r4, #26
 810cfd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810cfd2:	425b      	negs	r3, r3
 810cfd4:	4553      	cmp	r3, sl
 810cfd6:	dc01      	bgt.n	810cfdc <_printf_float+0x2b0>
 810cfd8:	464b      	mov	r3, r9
 810cfda:	e793      	b.n	810cf04 <_printf_float+0x1d8>
 810cfdc:	2301      	movs	r3, #1
 810cfde:	465a      	mov	r2, fp
 810cfe0:	4631      	mov	r1, r6
 810cfe2:	4628      	mov	r0, r5
 810cfe4:	47b8      	blx	r7
 810cfe6:	3001      	adds	r0, #1
 810cfe8:	f43f aefb 	beq.w	810cde2 <_printf_float+0xb6>
 810cfec:	f10a 0a01 	add.w	sl, sl, #1
 810cff0:	e7ee      	b.n	810cfd0 <_printf_float+0x2a4>
 810cff2:	bf00      	nop
 810cff4:	7fefffff 	.word	0x7fefffff
 810cff8:	0811148f 	.word	0x0811148f
 810cffc:	08111493 	.word	0x08111493
 810d000:	08111497 	.word	0x08111497
 810d004:	0811149b 	.word	0x0811149b
 810d008:	0811149f 	.word	0x0811149f
 810d00c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 810d00e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 810d012:	4553      	cmp	r3, sl
 810d014:	bfa8      	it	ge
 810d016:	4653      	movge	r3, sl
 810d018:	2b00      	cmp	r3, #0
 810d01a:	4699      	mov	r9, r3
 810d01c:	dc36      	bgt.n	810d08c <_printf_float+0x360>
 810d01e:	f04f 0b00 	mov.w	fp, #0
 810d022:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 810d026:	f104 021a 	add.w	r2, r4, #26
 810d02a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 810d02c:	9306      	str	r3, [sp, #24]
 810d02e:	eba3 0309 	sub.w	r3, r3, r9
 810d032:	455b      	cmp	r3, fp
 810d034:	dc31      	bgt.n	810d09a <_printf_float+0x36e>
 810d036:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d038:	459a      	cmp	sl, r3
 810d03a:	dc3a      	bgt.n	810d0b2 <_printf_float+0x386>
 810d03c:	6823      	ldr	r3, [r4, #0]
 810d03e:	07da      	lsls	r2, r3, #31
 810d040:	d437      	bmi.n	810d0b2 <_printf_float+0x386>
 810d042:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d044:	ebaa 0903 	sub.w	r9, sl, r3
 810d048:	9b06      	ldr	r3, [sp, #24]
 810d04a:	ebaa 0303 	sub.w	r3, sl, r3
 810d04e:	4599      	cmp	r9, r3
 810d050:	bfa8      	it	ge
 810d052:	4699      	movge	r9, r3
 810d054:	f1b9 0f00 	cmp.w	r9, #0
 810d058:	dc33      	bgt.n	810d0c2 <_printf_float+0x396>
 810d05a:	f04f 0800 	mov.w	r8, #0
 810d05e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 810d062:	f104 0b1a 	add.w	fp, r4, #26
 810d066:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d068:	ebaa 0303 	sub.w	r3, sl, r3
 810d06c:	eba3 0309 	sub.w	r3, r3, r9
 810d070:	4543      	cmp	r3, r8
 810d072:	f77f af79 	ble.w	810cf68 <_printf_float+0x23c>
 810d076:	2301      	movs	r3, #1
 810d078:	465a      	mov	r2, fp
 810d07a:	4631      	mov	r1, r6
 810d07c:	4628      	mov	r0, r5
 810d07e:	47b8      	blx	r7
 810d080:	3001      	adds	r0, #1
 810d082:	f43f aeae 	beq.w	810cde2 <_printf_float+0xb6>
 810d086:	f108 0801 	add.w	r8, r8, #1
 810d08a:	e7ec      	b.n	810d066 <_printf_float+0x33a>
 810d08c:	4642      	mov	r2, r8
 810d08e:	4631      	mov	r1, r6
 810d090:	4628      	mov	r0, r5
 810d092:	47b8      	blx	r7
 810d094:	3001      	adds	r0, #1
 810d096:	d1c2      	bne.n	810d01e <_printf_float+0x2f2>
 810d098:	e6a3      	b.n	810cde2 <_printf_float+0xb6>
 810d09a:	2301      	movs	r3, #1
 810d09c:	4631      	mov	r1, r6
 810d09e:	4628      	mov	r0, r5
 810d0a0:	9206      	str	r2, [sp, #24]
 810d0a2:	47b8      	blx	r7
 810d0a4:	3001      	adds	r0, #1
 810d0a6:	f43f ae9c 	beq.w	810cde2 <_printf_float+0xb6>
 810d0aa:	9a06      	ldr	r2, [sp, #24]
 810d0ac:	f10b 0b01 	add.w	fp, fp, #1
 810d0b0:	e7bb      	b.n	810d02a <_printf_float+0x2fe>
 810d0b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810d0b6:	4631      	mov	r1, r6
 810d0b8:	4628      	mov	r0, r5
 810d0ba:	47b8      	blx	r7
 810d0bc:	3001      	adds	r0, #1
 810d0be:	d1c0      	bne.n	810d042 <_printf_float+0x316>
 810d0c0:	e68f      	b.n	810cde2 <_printf_float+0xb6>
 810d0c2:	9a06      	ldr	r2, [sp, #24]
 810d0c4:	464b      	mov	r3, r9
 810d0c6:	4442      	add	r2, r8
 810d0c8:	4631      	mov	r1, r6
 810d0ca:	4628      	mov	r0, r5
 810d0cc:	47b8      	blx	r7
 810d0ce:	3001      	adds	r0, #1
 810d0d0:	d1c3      	bne.n	810d05a <_printf_float+0x32e>
 810d0d2:	e686      	b.n	810cde2 <_printf_float+0xb6>
 810d0d4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 810d0d8:	f1ba 0f01 	cmp.w	sl, #1
 810d0dc:	dc01      	bgt.n	810d0e2 <_printf_float+0x3b6>
 810d0de:	07db      	lsls	r3, r3, #31
 810d0e0:	d536      	bpl.n	810d150 <_printf_float+0x424>
 810d0e2:	2301      	movs	r3, #1
 810d0e4:	4642      	mov	r2, r8
 810d0e6:	4631      	mov	r1, r6
 810d0e8:	4628      	mov	r0, r5
 810d0ea:	47b8      	blx	r7
 810d0ec:	3001      	adds	r0, #1
 810d0ee:	f43f ae78 	beq.w	810cde2 <_printf_float+0xb6>
 810d0f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810d0f6:	4631      	mov	r1, r6
 810d0f8:	4628      	mov	r0, r5
 810d0fa:	47b8      	blx	r7
 810d0fc:	3001      	adds	r0, #1
 810d0fe:	f43f ae70 	beq.w	810cde2 <_printf_float+0xb6>
 810d102:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 810d106:	2200      	movs	r2, #0
 810d108:	2300      	movs	r3, #0
 810d10a:	f10a 3aff 	add.w	sl, sl, #4294967295
 810d10e:	f7f3 fd63 	bl	8100bd8 <__aeabi_dcmpeq>
 810d112:	b9c0      	cbnz	r0, 810d146 <_printf_float+0x41a>
 810d114:	4653      	mov	r3, sl
 810d116:	f108 0201 	add.w	r2, r8, #1
 810d11a:	4631      	mov	r1, r6
 810d11c:	4628      	mov	r0, r5
 810d11e:	47b8      	blx	r7
 810d120:	3001      	adds	r0, #1
 810d122:	d10c      	bne.n	810d13e <_printf_float+0x412>
 810d124:	e65d      	b.n	810cde2 <_printf_float+0xb6>
 810d126:	2301      	movs	r3, #1
 810d128:	465a      	mov	r2, fp
 810d12a:	4631      	mov	r1, r6
 810d12c:	4628      	mov	r0, r5
 810d12e:	47b8      	blx	r7
 810d130:	3001      	adds	r0, #1
 810d132:	f43f ae56 	beq.w	810cde2 <_printf_float+0xb6>
 810d136:	f108 0801 	add.w	r8, r8, #1
 810d13a:	45d0      	cmp	r8, sl
 810d13c:	dbf3      	blt.n	810d126 <_printf_float+0x3fa>
 810d13e:	464b      	mov	r3, r9
 810d140:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 810d144:	e6df      	b.n	810cf06 <_printf_float+0x1da>
 810d146:	f04f 0800 	mov.w	r8, #0
 810d14a:	f104 0b1a 	add.w	fp, r4, #26
 810d14e:	e7f4      	b.n	810d13a <_printf_float+0x40e>
 810d150:	2301      	movs	r3, #1
 810d152:	4642      	mov	r2, r8
 810d154:	e7e1      	b.n	810d11a <_printf_float+0x3ee>
 810d156:	2301      	movs	r3, #1
 810d158:	464a      	mov	r2, r9
 810d15a:	4631      	mov	r1, r6
 810d15c:	4628      	mov	r0, r5
 810d15e:	47b8      	blx	r7
 810d160:	3001      	adds	r0, #1
 810d162:	f43f ae3e 	beq.w	810cde2 <_printf_float+0xb6>
 810d166:	f108 0801 	add.w	r8, r8, #1
 810d16a:	68e3      	ldr	r3, [r4, #12]
 810d16c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 810d16e:	1a5b      	subs	r3, r3, r1
 810d170:	4543      	cmp	r3, r8
 810d172:	dcf0      	bgt.n	810d156 <_printf_float+0x42a>
 810d174:	e6fc      	b.n	810cf70 <_printf_float+0x244>
 810d176:	f04f 0800 	mov.w	r8, #0
 810d17a:	f104 0919 	add.w	r9, r4, #25
 810d17e:	e7f4      	b.n	810d16a <_printf_float+0x43e>

0810d180 <_printf_common>:
 810d180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810d184:	4616      	mov	r6, r2
 810d186:	4698      	mov	r8, r3
 810d188:	688a      	ldr	r2, [r1, #8]
 810d18a:	690b      	ldr	r3, [r1, #16]
 810d18c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 810d190:	4293      	cmp	r3, r2
 810d192:	bfb8      	it	lt
 810d194:	4613      	movlt	r3, r2
 810d196:	6033      	str	r3, [r6, #0]
 810d198:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 810d19c:	4607      	mov	r7, r0
 810d19e:	460c      	mov	r4, r1
 810d1a0:	b10a      	cbz	r2, 810d1a6 <_printf_common+0x26>
 810d1a2:	3301      	adds	r3, #1
 810d1a4:	6033      	str	r3, [r6, #0]
 810d1a6:	6823      	ldr	r3, [r4, #0]
 810d1a8:	0699      	lsls	r1, r3, #26
 810d1aa:	bf42      	ittt	mi
 810d1ac:	6833      	ldrmi	r3, [r6, #0]
 810d1ae:	3302      	addmi	r3, #2
 810d1b0:	6033      	strmi	r3, [r6, #0]
 810d1b2:	6825      	ldr	r5, [r4, #0]
 810d1b4:	f015 0506 	ands.w	r5, r5, #6
 810d1b8:	d106      	bne.n	810d1c8 <_printf_common+0x48>
 810d1ba:	f104 0a19 	add.w	sl, r4, #25
 810d1be:	68e3      	ldr	r3, [r4, #12]
 810d1c0:	6832      	ldr	r2, [r6, #0]
 810d1c2:	1a9b      	subs	r3, r3, r2
 810d1c4:	42ab      	cmp	r3, r5
 810d1c6:	dc26      	bgt.n	810d216 <_printf_common+0x96>
 810d1c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 810d1cc:	6822      	ldr	r2, [r4, #0]
 810d1ce:	3b00      	subs	r3, #0
 810d1d0:	bf18      	it	ne
 810d1d2:	2301      	movne	r3, #1
 810d1d4:	0692      	lsls	r2, r2, #26
 810d1d6:	d42b      	bmi.n	810d230 <_printf_common+0xb0>
 810d1d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 810d1dc:	4641      	mov	r1, r8
 810d1de:	4638      	mov	r0, r7
 810d1e0:	47c8      	blx	r9
 810d1e2:	3001      	adds	r0, #1
 810d1e4:	d01e      	beq.n	810d224 <_printf_common+0xa4>
 810d1e6:	6823      	ldr	r3, [r4, #0]
 810d1e8:	6922      	ldr	r2, [r4, #16]
 810d1ea:	f003 0306 	and.w	r3, r3, #6
 810d1ee:	2b04      	cmp	r3, #4
 810d1f0:	bf02      	ittt	eq
 810d1f2:	68e5      	ldreq	r5, [r4, #12]
 810d1f4:	6833      	ldreq	r3, [r6, #0]
 810d1f6:	1aed      	subeq	r5, r5, r3
 810d1f8:	68a3      	ldr	r3, [r4, #8]
 810d1fa:	bf0c      	ite	eq
 810d1fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 810d200:	2500      	movne	r5, #0
 810d202:	4293      	cmp	r3, r2
 810d204:	bfc4      	itt	gt
 810d206:	1a9b      	subgt	r3, r3, r2
 810d208:	18ed      	addgt	r5, r5, r3
 810d20a:	2600      	movs	r6, #0
 810d20c:	341a      	adds	r4, #26
 810d20e:	42b5      	cmp	r5, r6
 810d210:	d11a      	bne.n	810d248 <_printf_common+0xc8>
 810d212:	2000      	movs	r0, #0
 810d214:	e008      	b.n	810d228 <_printf_common+0xa8>
 810d216:	2301      	movs	r3, #1
 810d218:	4652      	mov	r2, sl
 810d21a:	4641      	mov	r1, r8
 810d21c:	4638      	mov	r0, r7
 810d21e:	47c8      	blx	r9
 810d220:	3001      	adds	r0, #1
 810d222:	d103      	bne.n	810d22c <_printf_common+0xac>
 810d224:	f04f 30ff 	mov.w	r0, #4294967295
 810d228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810d22c:	3501      	adds	r5, #1
 810d22e:	e7c6      	b.n	810d1be <_printf_common+0x3e>
 810d230:	18e1      	adds	r1, r4, r3
 810d232:	1c5a      	adds	r2, r3, #1
 810d234:	2030      	movs	r0, #48	@ 0x30
 810d236:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 810d23a:	4422      	add	r2, r4
 810d23c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 810d240:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 810d244:	3302      	adds	r3, #2
 810d246:	e7c7      	b.n	810d1d8 <_printf_common+0x58>
 810d248:	2301      	movs	r3, #1
 810d24a:	4622      	mov	r2, r4
 810d24c:	4641      	mov	r1, r8
 810d24e:	4638      	mov	r0, r7
 810d250:	47c8      	blx	r9
 810d252:	3001      	adds	r0, #1
 810d254:	d0e6      	beq.n	810d224 <_printf_common+0xa4>
 810d256:	3601      	adds	r6, #1
 810d258:	e7d9      	b.n	810d20e <_printf_common+0x8e>
	...

0810d25c <_printf_i>:
 810d25c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 810d260:	7e0f      	ldrb	r7, [r1, #24]
 810d262:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 810d264:	2f78      	cmp	r7, #120	@ 0x78
 810d266:	4691      	mov	r9, r2
 810d268:	4680      	mov	r8, r0
 810d26a:	460c      	mov	r4, r1
 810d26c:	469a      	mov	sl, r3
 810d26e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 810d272:	d807      	bhi.n	810d284 <_printf_i+0x28>
 810d274:	2f62      	cmp	r7, #98	@ 0x62
 810d276:	d80a      	bhi.n	810d28e <_printf_i+0x32>
 810d278:	2f00      	cmp	r7, #0
 810d27a:	f000 80d2 	beq.w	810d422 <_printf_i+0x1c6>
 810d27e:	2f58      	cmp	r7, #88	@ 0x58
 810d280:	f000 80b9 	beq.w	810d3f6 <_printf_i+0x19a>
 810d284:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 810d288:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 810d28c:	e03a      	b.n	810d304 <_printf_i+0xa8>
 810d28e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 810d292:	2b15      	cmp	r3, #21
 810d294:	d8f6      	bhi.n	810d284 <_printf_i+0x28>
 810d296:	a101      	add	r1, pc, #4	@ (adr r1, 810d29c <_printf_i+0x40>)
 810d298:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 810d29c:	0810d2f5 	.word	0x0810d2f5
 810d2a0:	0810d309 	.word	0x0810d309
 810d2a4:	0810d285 	.word	0x0810d285
 810d2a8:	0810d285 	.word	0x0810d285
 810d2ac:	0810d285 	.word	0x0810d285
 810d2b0:	0810d285 	.word	0x0810d285
 810d2b4:	0810d309 	.word	0x0810d309
 810d2b8:	0810d285 	.word	0x0810d285
 810d2bc:	0810d285 	.word	0x0810d285
 810d2c0:	0810d285 	.word	0x0810d285
 810d2c4:	0810d285 	.word	0x0810d285
 810d2c8:	0810d409 	.word	0x0810d409
 810d2cc:	0810d333 	.word	0x0810d333
 810d2d0:	0810d3c3 	.word	0x0810d3c3
 810d2d4:	0810d285 	.word	0x0810d285
 810d2d8:	0810d285 	.word	0x0810d285
 810d2dc:	0810d42b 	.word	0x0810d42b
 810d2e0:	0810d285 	.word	0x0810d285
 810d2e4:	0810d333 	.word	0x0810d333
 810d2e8:	0810d285 	.word	0x0810d285
 810d2ec:	0810d285 	.word	0x0810d285
 810d2f0:	0810d3cb 	.word	0x0810d3cb
 810d2f4:	6833      	ldr	r3, [r6, #0]
 810d2f6:	1d1a      	adds	r2, r3, #4
 810d2f8:	681b      	ldr	r3, [r3, #0]
 810d2fa:	6032      	str	r2, [r6, #0]
 810d2fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 810d300:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 810d304:	2301      	movs	r3, #1
 810d306:	e09d      	b.n	810d444 <_printf_i+0x1e8>
 810d308:	6833      	ldr	r3, [r6, #0]
 810d30a:	6820      	ldr	r0, [r4, #0]
 810d30c:	1d19      	adds	r1, r3, #4
 810d30e:	6031      	str	r1, [r6, #0]
 810d310:	0606      	lsls	r6, r0, #24
 810d312:	d501      	bpl.n	810d318 <_printf_i+0xbc>
 810d314:	681d      	ldr	r5, [r3, #0]
 810d316:	e003      	b.n	810d320 <_printf_i+0xc4>
 810d318:	0645      	lsls	r5, r0, #25
 810d31a:	d5fb      	bpl.n	810d314 <_printf_i+0xb8>
 810d31c:	f9b3 5000 	ldrsh.w	r5, [r3]
 810d320:	2d00      	cmp	r5, #0
 810d322:	da03      	bge.n	810d32c <_printf_i+0xd0>
 810d324:	232d      	movs	r3, #45	@ 0x2d
 810d326:	426d      	negs	r5, r5
 810d328:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 810d32c:	4859      	ldr	r0, [pc, #356]	@ (810d494 <_printf_i+0x238>)
 810d32e:	230a      	movs	r3, #10
 810d330:	e011      	b.n	810d356 <_printf_i+0xfa>
 810d332:	6821      	ldr	r1, [r4, #0]
 810d334:	6833      	ldr	r3, [r6, #0]
 810d336:	0608      	lsls	r0, r1, #24
 810d338:	f853 5b04 	ldr.w	r5, [r3], #4
 810d33c:	d402      	bmi.n	810d344 <_printf_i+0xe8>
 810d33e:	0649      	lsls	r1, r1, #25
 810d340:	bf48      	it	mi
 810d342:	b2ad      	uxthmi	r5, r5
 810d344:	2f6f      	cmp	r7, #111	@ 0x6f
 810d346:	4853      	ldr	r0, [pc, #332]	@ (810d494 <_printf_i+0x238>)
 810d348:	6033      	str	r3, [r6, #0]
 810d34a:	bf14      	ite	ne
 810d34c:	230a      	movne	r3, #10
 810d34e:	2308      	moveq	r3, #8
 810d350:	2100      	movs	r1, #0
 810d352:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 810d356:	6866      	ldr	r6, [r4, #4]
 810d358:	60a6      	str	r6, [r4, #8]
 810d35a:	2e00      	cmp	r6, #0
 810d35c:	bfa2      	ittt	ge
 810d35e:	6821      	ldrge	r1, [r4, #0]
 810d360:	f021 0104 	bicge.w	r1, r1, #4
 810d364:	6021      	strge	r1, [r4, #0]
 810d366:	b90d      	cbnz	r5, 810d36c <_printf_i+0x110>
 810d368:	2e00      	cmp	r6, #0
 810d36a:	d04b      	beq.n	810d404 <_printf_i+0x1a8>
 810d36c:	4616      	mov	r6, r2
 810d36e:	fbb5 f1f3 	udiv	r1, r5, r3
 810d372:	fb03 5711 	mls	r7, r3, r1, r5
 810d376:	5dc7      	ldrb	r7, [r0, r7]
 810d378:	f806 7d01 	strb.w	r7, [r6, #-1]!
 810d37c:	462f      	mov	r7, r5
 810d37e:	42bb      	cmp	r3, r7
 810d380:	460d      	mov	r5, r1
 810d382:	d9f4      	bls.n	810d36e <_printf_i+0x112>
 810d384:	2b08      	cmp	r3, #8
 810d386:	d10b      	bne.n	810d3a0 <_printf_i+0x144>
 810d388:	6823      	ldr	r3, [r4, #0]
 810d38a:	07df      	lsls	r7, r3, #31
 810d38c:	d508      	bpl.n	810d3a0 <_printf_i+0x144>
 810d38e:	6923      	ldr	r3, [r4, #16]
 810d390:	6861      	ldr	r1, [r4, #4]
 810d392:	4299      	cmp	r1, r3
 810d394:	bfde      	ittt	le
 810d396:	2330      	movle	r3, #48	@ 0x30
 810d398:	f806 3c01 	strble.w	r3, [r6, #-1]
 810d39c:	f106 36ff 	addle.w	r6, r6, #4294967295
 810d3a0:	1b92      	subs	r2, r2, r6
 810d3a2:	6122      	str	r2, [r4, #16]
 810d3a4:	f8cd a000 	str.w	sl, [sp]
 810d3a8:	464b      	mov	r3, r9
 810d3aa:	aa03      	add	r2, sp, #12
 810d3ac:	4621      	mov	r1, r4
 810d3ae:	4640      	mov	r0, r8
 810d3b0:	f7ff fee6 	bl	810d180 <_printf_common>
 810d3b4:	3001      	adds	r0, #1
 810d3b6:	d14a      	bne.n	810d44e <_printf_i+0x1f2>
 810d3b8:	f04f 30ff 	mov.w	r0, #4294967295
 810d3bc:	b004      	add	sp, #16
 810d3be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810d3c2:	6823      	ldr	r3, [r4, #0]
 810d3c4:	f043 0320 	orr.w	r3, r3, #32
 810d3c8:	6023      	str	r3, [r4, #0]
 810d3ca:	4833      	ldr	r0, [pc, #204]	@ (810d498 <_printf_i+0x23c>)
 810d3cc:	2778      	movs	r7, #120	@ 0x78
 810d3ce:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 810d3d2:	6823      	ldr	r3, [r4, #0]
 810d3d4:	6831      	ldr	r1, [r6, #0]
 810d3d6:	061f      	lsls	r7, r3, #24
 810d3d8:	f851 5b04 	ldr.w	r5, [r1], #4
 810d3dc:	d402      	bmi.n	810d3e4 <_printf_i+0x188>
 810d3de:	065f      	lsls	r7, r3, #25
 810d3e0:	bf48      	it	mi
 810d3e2:	b2ad      	uxthmi	r5, r5
 810d3e4:	6031      	str	r1, [r6, #0]
 810d3e6:	07d9      	lsls	r1, r3, #31
 810d3e8:	bf44      	itt	mi
 810d3ea:	f043 0320 	orrmi.w	r3, r3, #32
 810d3ee:	6023      	strmi	r3, [r4, #0]
 810d3f0:	b11d      	cbz	r5, 810d3fa <_printf_i+0x19e>
 810d3f2:	2310      	movs	r3, #16
 810d3f4:	e7ac      	b.n	810d350 <_printf_i+0xf4>
 810d3f6:	4827      	ldr	r0, [pc, #156]	@ (810d494 <_printf_i+0x238>)
 810d3f8:	e7e9      	b.n	810d3ce <_printf_i+0x172>
 810d3fa:	6823      	ldr	r3, [r4, #0]
 810d3fc:	f023 0320 	bic.w	r3, r3, #32
 810d400:	6023      	str	r3, [r4, #0]
 810d402:	e7f6      	b.n	810d3f2 <_printf_i+0x196>
 810d404:	4616      	mov	r6, r2
 810d406:	e7bd      	b.n	810d384 <_printf_i+0x128>
 810d408:	6833      	ldr	r3, [r6, #0]
 810d40a:	6825      	ldr	r5, [r4, #0]
 810d40c:	6961      	ldr	r1, [r4, #20]
 810d40e:	1d18      	adds	r0, r3, #4
 810d410:	6030      	str	r0, [r6, #0]
 810d412:	062e      	lsls	r6, r5, #24
 810d414:	681b      	ldr	r3, [r3, #0]
 810d416:	d501      	bpl.n	810d41c <_printf_i+0x1c0>
 810d418:	6019      	str	r1, [r3, #0]
 810d41a:	e002      	b.n	810d422 <_printf_i+0x1c6>
 810d41c:	0668      	lsls	r0, r5, #25
 810d41e:	d5fb      	bpl.n	810d418 <_printf_i+0x1bc>
 810d420:	8019      	strh	r1, [r3, #0]
 810d422:	2300      	movs	r3, #0
 810d424:	6123      	str	r3, [r4, #16]
 810d426:	4616      	mov	r6, r2
 810d428:	e7bc      	b.n	810d3a4 <_printf_i+0x148>
 810d42a:	6833      	ldr	r3, [r6, #0]
 810d42c:	1d1a      	adds	r2, r3, #4
 810d42e:	6032      	str	r2, [r6, #0]
 810d430:	681e      	ldr	r6, [r3, #0]
 810d432:	6862      	ldr	r2, [r4, #4]
 810d434:	2100      	movs	r1, #0
 810d436:	4630      	mov	r0, r6
 810d438:	f7f2 ff52 	bl	81002e0 <memchr>
 810d43c:	b108      	cbz	r0, 810d442 <_printf_i+0x1e6>
 810d43e:	1b80      	subs	r0, r0, r6
 810d440:	6060      	str	r0, [r4, #4]
 810d442:	6863      	ldr	r3, [r4, #4]
 810d444:	6123      	str	r3, [r4, #16]
 810d446:	2300      	movs	r3, #0
 810d448:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 810d44c:	e7aa      	b.n	810d3a4 <_printf_i+0x148>
 810d44e:	6923      	ldr	r3, [r4, #16]
 810d450:	4632      	mov	r2, r6
 810d452:	4649      	mov	r1, r9
 810d454:	4640      	mov	r0, r8
 810d456:	47d0      	blx	sl
 810d458:	3001      	adds	r0, #1
 810d45a:	d0ad      	beq.n	810d3b8 <_printf_i+0x15c>
 810d45c:	6823      	ldr	r3, [r4, #0]
 810d45e:	079b      	lsls	r3, r3, #30
 810d460:	d413      	bmi.n	810d48a <_printf_i+0x22e>
 810d462:	68e0      	ldr	r0, [r4, #12]
 810d464:	9b03      	ldr	r3, [sp, #12]
 810d466:	4298      	cmp	r0, r3
 810d468:	bfb8      	it	lt
 810d46a:	4618      	movlt	r0, r3
 810d46c:	e7a6      	b.n	810d3bc <_printf_i+0x160>
 810d46e:	2301      	movs	r3, #1
 810d470:	4632      	mov	r2, r6
 810d472:	4649      	mov	r1, r9
 810d474:	4640      	mov	r0, r8
 810d476:	47d0      	blx	sl
 810d478:	3001      	adds	r0, #1
 810d47a:	d09d      	beq.n	810d3b8 <_printf_i+0x15c>
 810d47c:	3501      	adds	r5, #1
 810d47e:	68e3      	ldr	r3, [r4, #12]
 810d480:	9903      	ldr	r1, [sp, #12]
 810d482:	1a5b      	subs	r3, r3, r1
 810d484:	42ab      	cmp	r3, r5
 810d486:	dcf2      	bgt.n	810d46e <_printf_i+0x212>
 810d488:	e7eb      	b.n	810d462 <_printf_i+0x206>
 810d48a:	2500      	movs	r5, #0
 810d48c:	f104 0619 	add.w	r6, r4, #25
 810d490:	e7f5      	b.n	810d47e <_printf_i+0x222>
 810d492:	bf00      	nop
 810d494:	081114a1 	.word	0x081114a1
 810d498:	081114b2 	.word	0x081114b2

0810d49c <_scanf_float>:
 810d49c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810d4a0:	b087      	sub	sp, #28
 810d4a2:	4617      	mov	r7, r2
 810d4a4:	9303      	str	r3, [sp, #12]
 810d4a6:	688b      	ldr	r3, [r1, #8]
 810d4a8:	1e5a      	subs	r2, r3, #1
 810d4aa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 810d4ae:	bf81      	itttt	hi
 810d4b0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 810d4b4:	eb03 0b05 	addhi.w	fp, r3, r5
 810d4b8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 810d4bc:	608b      	strhi	r3, [r1, #8]
 810d4be:	680b      	ldr	r3, [r1, #0]
 810d4c0:	460a      	mov	r2, r1
 810d4c2:	f04f 0500 	mov.w	r5, #0
 810d4c6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 810d4ca:	f842 3b1c 	str.w	r3, [r2], #28
 810d4ce:	e9cd 5504 	strd	r5, r5, [sp, #16]
 810d4d2:	4680      	mov	r8, r0
 810d4d4:	460c      	mov	r4, r1
 810d4d6:	bf98      	it	ls
 810d4d8:	f04f 0b00 	movls.w	fp, #0
 810d4dc:	9201      	str	r2, [sp, #4]
 810d4de:	4616      	mov	r6, r2
 810d4e0:	46aa      	mov	sl, r5
 810d4e2:	46a9      	mov	r9, r5
 810d4e4:	9502      	str	r5, [sp, #8]
 810d4e6:	68a2      	ldr	r2, [r4, #8]
 810d4e8:	b152      	cbz	r2, 810d500 <_scanf_float+0x64>
 810d4ea:	683b      	ldr	r3, [r7, #0]
 810d4ec:	781b      	ldrb	r3, [r3, #0]
 810d4ee:	2b4e      	cmp	r3, #78	@ 0x4e
 810d4f0:	d864      	bhi.n	810d5bc <_scanf_float+0x120>
 810d4f2:	2b40      	cmp	r3, #64	@ 0x40
 810d4f4:	d83c      	bhi.n	810d570 <_scanf_float+0xd4>
 810d4f6:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 810d4fa:	b2c8      	uxtb	r0, r1
 810d4fc:	280e      	cmp	r0, #14
 810d4fe:	d93a      	bls.n	810d576 <_scanf_float+0xda>
 810d500:	f1b9 0f00 	cmp.w	r9, #0
 810d504:	d003      	beq.n	810d50e <_scanf_float+0x72>
 810d506:	6823      	ldr	r3, [r4, #0]
 810d508:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 810d50c:	6023      	str	r3, [r4, #0]
 810d50e:	f10a 3aff 	add.w	sl, sl, #4294967295
 810d512:	f1ba 0f01 	cmp.w	sl, #1
 810d516:	f200 8117 	bhi.w	810d748 <_scanf_float+0x2ac>
 810d51a:	9b01      	ldr	r3, [sp, #4]
 810d51c:	429e      	cmp	r6, r3
 810d51e:	f200 8108 	bhi.w	810d732 <_scanf_float+0x296>
 810d522:	2001      	movs	r0, #1
 810d524:	b007      	add	sp, #28
 810d526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810d52a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 810d52e:	2a0d      	cmp	r2, #13
 810d530:	d8e6      	bhi.n	810d500 <_scanf_float+0x64>
 810d532:	a101      	add	r1, pc, #4	@ (adr r1, 810d538 <_scanf_float+0x9c>)
 810d534:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 810d538:	0810d67f 	.word	0x0810d67f
 810d53c:	0810d501 	.word	0x0810d501
 810d540:	0810d501 	.word	0x0810d501
 810d544:	0810d501 	.word	0x0810d501
 810d548:	0810d6df 	.word	0x0810d6df
 810d54c:	0810d6b7 	.word	0x0810d6b7
 810d550:	0810d501 	.word	0x0810d501
 810d554:	0810d501 	.word	0x0810d501
 810d558:	0810d68d 	.word	0x0810d68d
 810d55c:	0810d501 	.word	0x0810d501
 810d560:	0810d501 	.word	0x0810d501
 810d564:	0810d501 	.word	0x0810d501
 810d568:	0810d501 	.word	0x0810d501
 810d56c:	0810d645 	.word	0x0810d645
 810d570:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 810d574:	e7db      	b.n	810d52e <_scanf_float+0x92>
 810d576:	290e      	cmp	r1, #14
 810d578:	d8c2      	bhi.n	810d500 <_scanf_float+0x64>
 810d57a:	a001      	add	r0, pc, #4	@ (adr r0, 810d580 <_scanf_float+0xe4>)
 810d57c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 810d580:	0810d635 	.word	0x0810d635
 810d584:	0810d501 	.word	0x0810d501
 810d588:	0810d635 	.word	0x0810d635
 810d58c:	0810d6cb 	.word	0x0810d6cb
 810d590:	0810d501 	.word	0x0810d501
 810d594:	0810d5dd 	.word	0x0810d5dd
 810d598:	0810d61b 	.word	0x0810d61b
 810d59c:	0810d61b 	.word	0x0810d61b
 810d5a0:	0810d61b 	.word	0x0810d61b
 810d5a4:	0810d61b 	.word	0x0810d61b
 810d5a8:	0810d61b 	.word	0x0810d61b
 810d5ac:	0810d61b 	.word	0x0810d61b
 810d5b0:	0810d61b 	.word	0x0810d61b
 810d5b4:	0810d61b 	.word	0x0810d61b
 810d5b8:	0810d61b 	.word	0x0810d61b
 810d5bc:	2b6e      	cmp	r3, #110	@ 0x6e
 810d5be:	d809      	bhi.n	810d5d4 <_scanf_float+0x138>
 810d5c0:	2b60      	cmp	r3, #96	@ 0x60
 810d5c2:	d8b2      	bhi.n	810d52a <_scanf_float+0x8e>
 810d5c4:	2b54      	cmp	r3, #84	@ 0x54
 810d5c6:	d07b      	beq.n	810d6c0 <_scanf_float+0x224>
 810d5c8:	2b59      	cmp	r3, #89	@ 0x59
 810d5ca:	d199      	bne.n	810d500 <_scanf_float+0x64>
 810d5cc:	2d07      	cmp	r5, #7
 810d5ce:	d197      	bne.n	810d500 <_scanf_float+0x64>
 810d5d0:	2508      	movs	r5, #8
 810d5d2:	e02c      	b.n	810d62e <_scanf_float+0x192>
 810d5d4:	2b74      	cmp	r3, #116	@ 0x74
 810d5d6:	d073      	beq.n	810d6c0 <_scanf_float+0x224>
 810d5d8:	2b79      	cmp	r3, #121	@ 0x79
 810d5da:	e7f6      	b.n	810d5ca <_scanf_float+0x12e>
 810d5dc:	6821      	ldr	r1, [r4, #0]
 810d5de:	05c8      	lsls	r0, r1, #23
 810d5e0:	d51b      	bpl.n	810d61a <_scanf_float+0x17e>
 810d5e2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 810d5e6:	6021      	str	r1, [r4, #0]
 810d5e8:	f109 0901 	add.w	r9, r9, #1
 810d5ec:	f1bb 0f00 	cmp.w	fp, #0
 810d5f0:	d003      	beq.n	810d5fa <_scanf_float+0x15e>
 810d5f2:	3201      	adds	r2, #1
 810d5f4:	f10b 3bff 	add.w	fp, fp, #4294967295
 810d5f8:	60a2      	str	r2, [r4, #8]
 810d5fa:	68a3      	ldr	r3, [r4, #8]
 810d5fc:	3b01      	subs	r3, #1
 810d5fe:	60a3      	str	r3, [r4, #8]
 810d600:	6923      	ldr	r3, [r4, #16]
 810d602:	3301      	adds	r3, #1
 810d604:	6123      	str	r3, [r4, #16]
 810d606:	687b      	ldr	r3, [r7, #4]
 810d608:	3b01      	subs	r3, #1
 810d60a:	2b00      	cmp	r3, #0
 810d60c:	607b      	str	r3, [r7, #4]
 810d60e:	f340 8087 	ble.w	810d720 <_scanf_float+0x284>
 810d612:	683b      	ldr	r3, [r7, #0]
 810d614:	3301      	adds	r3, #1
 810d616:	603b      	str	r3, [r7, #0]
 810d618:	e765      	b.n	810d4e6 <_scanf_float+0x4a>
 810d61a:	eb1a 0105 	adds.w	r1, sl, r5
 810d61e:	f47f af6f 	bne.w	810d500 <_scanf_float+0x64>
 810d622:	6822      	ldr	r2, [r4, #0]
 810d624:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 810d628:	6022      	str	r2, [r4, #0]
 810d62a:	460d      	mov	r5, r1
 810d62c:	468a      	mov	sl, r1
 810d62e:	f806 3b01 	strb.w	r3, [r6], #1
 810d632:	e7e2      	b.n	810d5fa <_scanf_float+0x15e>
 810d634:	6822      	ldr	r2, [r4, #0]
 810d636:	0610      	lsls	r0, r2, #24
 810d638:	f57f af62 	bpl.w	810d500 <_scanf_float+0x64>
 810d63c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 810d640:	6022      	str	r2, [r4, #0]
 810d642:	e7f4      	b.n	810d62e <_scanf_float+0x192>
 810d644:	f1ba 0f00 	cmp.w	sl, #0
 810d648:	d10e      	bne.n	810d668 <_scanf_float+0x1cc>
 810d64a:	f1b9 0f00 	cmp.w	r9, #0
 810d64e:	d10e      	bne.n	810d66e <_scanf_float+0x1d2>
 810d650:	6822      	ldr	r2, [r4, #0]
 810d652:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 810d656:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 810d65a:	d108      	bne.n	810d66e <_scanf_float+0x1d2>
 810d65c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 810d660:	6022      	str	r2, [r4, #0]
 810d662:	f04f 0a01 	mov.w	sl, #1
 810d666:	e7e2      	b.n	810d62e <_scanf_float+0x192>
 810d668:	f1ba 0f02 	cmp.w	sl, #2
 810d66c:	d055      	beq.n	810d71a <_scanf_float+0x27e>
 810d66e:	2d01      	cmp	r5, #1
 810d670:	d002      	beq.n	810d678 <_scanf_float+0x1dc>
 810d672:	2d04      	cmp	r5, #4
 810d674:	f47f af44 	bne.w	810d500 <_scanf_float+0x64>
 810d678:	3501      	adds	r5, #1
 810d67a:	b2ed      	uxtb	r5, r5
 810d67c:	e7d7      	b.n	810d62e <_scanf_float+0x192>
 810d67e:	f1ba 0f01 	cmp.w	sl, #1
 810d682:	f47f af3d 	bne.w	810d500 <_scanf_float+0x64>
 810d686:	f04f 0a02 	mov.w	sl, #2
 810d68a:	e7d0      	b.n	810d62e <_scanf_float+0x192>
 810d68c:	b97d      	cbnz	r5, 810d6ae <_scanf_float+0x212>
 810d68e:	f1b9 0f00 	cmp.w	r9, #0
 810d692:	f47f af38 	bne.w	810d506 <_scanf_float+0x6a>
 810d696:	6822      	ldr	r2, [r4, #0]
 810d698:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 810d69c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 810d6a0:	f040 8108 	bne.w	810d8b4 <_scanf_float+0x418>
 810d6a4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 810d6a8:	6022      	str	r2, [r4, #0]
 810d6aa:	2501      	movs	r5, #1
 810d6ac:	e7bf      	b.n	810d62e <_scanf_float+0x192>
 810d6ae:	2d03      	cmp	r5, #3
 810d6b0:	d0e2      	beq.n	810d678 <_scanf_float+0x1dc>
 810d6b2:	2d05      	cmp	r5, #5
 810d6b4:	e7de      	b.n	810d674 <_scanf_float+0x1d8>
 810d6b6:	2d02      	cmp	r5, #2
 810d6b8:	f47f af22 	bne.w	810d500 <_scanf_float+0x64>
 810d6bc:	2503      	movs	r5, #3
 810d6be:	e7b6      	b.n	810d62e <_scanf_float+0x192>
 810d6c0:	2d06      	cmp	r5, #6
 810d6c2:	f47f af1d 	bne.w	810d500 <_scanf_float+0x64>
 810d6c6:	2507      	movs	r5, #7
 810d6c8:	e7b1      	b.n	810d62e <_scanf_float+0x192>
 810d6ca:	6822      	ldr	r2, [r4, #0]
 810d6cc:	0591      	lsls	r1, r2, #22
 810d6ce:	f57f af17 	bpl.w	810d500 <_scanf_float+0x64>
 810d6d2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 810d6d6:	6022      	str	r2, [r4, #0]
 810d6d8:	f8cd 9008 	str.w	r9, [sp, #8]
 810d6dc:	e7a7      	b.n	810d62e <_scanf_float+0x192>
 810d6de:	6822      	ldr	r2, [r4, #0]
 810d6e0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 810d6e4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 810d6e8:	d006      	beq.n	810d6f8 <_scanf_float+0x25c>
 810d6ea:	0550      	lsls	r0, r2, #21
 810d6ec:	f57f af08 	bpl.w	810d500 <_scanf_float+0x64>
 810d6f0:	f1b9 0f00 	cmp.w	r9, #0
 810d6f4:	f000 80de 	beq.w	810d8b4 <_scanf_float+0x418>
 810d6f8:	0591      	lsls	r1, r2, #22
 810d6fa:	bf58      	it	pl
 810d6fc:	9902      	ldrpl	r1, [sp, #8]
 810d6fe:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 810d702:	bf58      	it	pl
 810d704:	eba9 0101 	subpl.w	r1, r9, r1
 810d708:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 810d70c:	bf58      	it	pl
 810d70e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 810d712:	6022      	str	r2, [r4, #0]
 810d714:	f04f 0900 	mov.w	r9, #0
 810d718:	e789      	b.n	810d62e <_scanf_float+0x192>
 810d71a:	f04f 0a03 	mov.w	sl, #3
 810d71e:	e786      	b.n	810d62e <_scanf_float+0x192>
 810d720:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 810d724:	4639      	mov	r1, r7
 810d726:	4640      	mov	r0, r8
 810d728:	4798      	blx	r3
 810d72a:	2800      	cmp	r0, #0
 810d72c:	f43f aedb 	beq.w	810d4e6 <_scanf_float+0x4a>
 810d730:	e6e6      	b.n	810d500 <_scanf_float+0x64>
 810d732:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810d736:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 810d73a:	463a      	mov	r2, r7
 810d73c:	4640      	mov	r0, r8
 810d73e:	4798      	blx	r3
 810d740:	6923      	ldr	r3, [r4, #16]
 810d742:	3b01      	subs	r3, #1
 810d744:	6123      	str	r3, [r4, #16]
 810d746:	e6e8      	b.n	810d51a <_scanf_float+0x7e>
 810d748:	1e6b      	subs	r3, r5, #1
 810d74a:	2b06      	cmp	r3, #6
 810d74c:	d824      	bhi.n	810d798 <_scanf_float+0x2fc>
 810d74e:	2d02      	cmp	r5, #2
 810d750:	d836      	bhi.n	810d7c0 <_scanf_float+0x324>
 810d752:	9b01      	ldr	r3, [sp, #4]
 810d754:	429e      	cmp	r6, r3
 810d756:	f67f aee4 	bls.w	810d522 <_scanf_float+0x86>
 810d75a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810d75e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 810d762:	463a      	mov	r2, r7
 810d764:	4640      	mov	r0, r8
 810d766:	4798      	blx	r3
 810d768:	6923      	ldr	r3, [r4, #16]
 810d76a:	3b01      	subs	r3, #1
 810d76c:	6123      	str	r3, [r4, #16]
 810d76e:	e7f0      	b.n	810d752 <_scanf_float+0x2b6>
 810d770:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810d774:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 810d778:	463a      	mov	r2, r7
 810d77a:	4640      	mov	r0, r8
 810d77c:	4798      	blx	r3
 810d77e:	6923      	ldr	r3, [r4, #16]
 810d780:	3b01      	subs	r3, #1
 810d782:	6123      	str	r3, [r4, #16]
 810d784:	f10a 3aff 	add.w	sl, sl, #4294967295
 810d788:	fa5f fa8a 	uxtb.w	sl, sl
 810d78c:	f1ba 0f02 	cmp.w	sl, #2
 810d790:	d1ee      	bne.n	810d770 <_scanf_float+0x2d4>
 810d792:	3d03      	subs	r5, #3
 810d794:	b2ed      	uxtb	r5, r5
 810d796:	1b76      	subs	r6, r6, r5
 810d798:	6823      	ldr	r3, [r4, #0]
 810d79a:	05da      	lsls	r2, r3, #23
 810d79c:	d530      	bpl.n	810d800 <_scanf_float+0x364>
 810d79e:	055b      	lsls	r3, r3, #21
 810d7a0:	d511      	bpl.n	810d7c6 <_scanf_float+0x32a>
 810d7a2:	9b01      	ldr	r3, [sp, #4]
 810d7a4:	429e      	cmp	r6, r3
 810d7a6:	f67f aebc 	bls.w	810d522 <_scanf_float+0x86>
 810d7aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810d7ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 810d7b2:	463a      	mov	r2, r7
 810d7b4:	4640      	mov	r0, r8
 810d7b6:	4798      	blx	r3
 810d7b8:	6923      	ldr	r3, [r4, #16]
 810d7ba:	3b01      	subs	r3, #1
 810d7bc:	6123      	str	r3, [r4, #16]
 810d7be:	e7f0      	b.n	810d7a2 <_scanf_float+0x306>
 810d7c0:	46aa      	mov	sl, r5
 810d7c2:	46b3      	mov	fp, r6
 810d7c4:	e7de      	b.n	810d784 <_scanf_float+0x2e8>
 810d7c6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 810d7ca:	6923      	ldr	r3, [r4, #16]
 810d7cc:	2965      	cmp	r1, #101	@ 0x65
 810d7ce:	f103 33ff 	add.w	r3, r3, #4294967295
 810d7d2:	f106 35ff 	add.w	r5, r6, #4294967295
 810d7d6:	6123      	str	r3, [r4, #16]
 810d7d8:	d00c      	beq.n	810d7f4 <_scanf_float+0x358>
 810d7da:	2945      	cmp	r1, #69	@ 0x45
 810d7dc:	d00a      	beq.n	810d7f4 <_scanf_float+0x358>
 810d7de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810d7e2:	463a      	mov	r2, r7
 810d7e4:	4640      	mov	r0, r8
 810d7e6:	4798      	blx	r3
 810d7e8:	6923      	ldr	r3, [r4, #16]
 810d7ea:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 810d7ee:	3b01      	subs	r3, #1
 810d7f0:	1eb5      	subs	r5, r6, #2
 810d7f2:	6123      	str	r3, [r4, #16]
 810d7f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810d7f8:	463a      	mov	r2, r7
 810d7fa:	4640      	mov	r0, r8
 810d7fc:	4798      	blx	r3
 810d7fe:	462e      	mov	r6, r5
 810d800:	6822      	ldr	r2, [r4, #0]
 810d802:	f012 0210 	ands.w	r2, r2, #16
 810d806:	d001      	beq.n	810d80c <_scanf_float+0x370>
 810d808:	2000      	movs	r0, #0
 810d80a:	e68b      	b.n	810d524 <_scanf_float+0x88>
 810d80c:	7032      	strb	r2, [r6, #0]
 810d80e:	6823      	ldr	r3, [r4, #0]
 810d810:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 810d814:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 810d818:	d11c      	bne.n	810d854 <_scanf_float+0x3b8>
 810d81a:	9b02      	ldr	r3, [sp, #8]
 810d81c:	454b      	cmp	r3, r9
 810d81e:	eba3 0209 	sub.w	r2, r3, r9
 810d822:	d123      	bne.n	810d86c <_scanf_float+0x3d0>
 810d824:	9901      	ldr	r1, [sp, #4]
 810d826:	2200      	movs	r2, #0
 810d828:	4640      	mov	r0, r8
 810d82a:	f002 fd29 	bl	8110280 <_strtod_r>
 810d82e:	9b03      	ldr	r3, [sp, #12]
 810d830:	6821      	ldr	r1, [r4, #0]
 810d832:	681b      	ldr	r3, [r3, #0]
 810d834:	f011 0f02 	tst.w	r1, #2
 810d838:	ec57 6b10 	vmov	r6, r7, d0
 810d83c:	f103 0204 	add.w	r2, r3, #4
 810d840:	d01f      	beq.n	810d882 <_scanf_float+0x3e6>
 810d842:	9903      	ldr	r1, [sp, #12]
 810d844:	600a      	str	r2, [r1, #0]
 810d846:	681b      	ldr	r3, [r3, #0]
 810d848:	e9c3 6700 	strd	r6, r7, [r3]
 810d84c:	68e3      	ldr	r3, [r4, #12]
 810d84e:	3301      	adds	r3, #1
 810d850:	60e3      	str	r3, [r4, #12]
 810d852:	e7d9      	b.n	810d808 <_scanf_float+0x36c>
 810d854:	9b04      	ldr	r3, [sp, #16]
 810d856:	2b00      	cmp	r3, #0
 810d858:	d0e4      	beq.n	810d824 <_scanf_float+0x388>
 810d85a:	9905      	ldr	r1, [sp, #20]
 810d85c:	230a      	movs	r3, #10
 810d85e:	3101      	adds	r1, #1
 810d860:	4640      	mov	r0, r8
 810d862:	f002 fd8d 	bl	8110380 <_strtol_r>
 810d866:	9b04      	ldr	r3, [sp, #16]
 810d868:	9e05      	ldr	r6, [sp, #20]
 810d86a:	1ac2      	subs	r2, r0, r3
 810d86c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 810d870:	429e      	cmp	r6, r3
 810d872:	bf28      	it	cs
 810d874:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 810d878:	4910      	ldr	r1, [pc, #64]	@ (810d8bc <_scanf_float+0x420>)
 810d87a:	4630      	mov	r0, r6
 810d87c:	f000 f954 	bl	810db28 <siprintf>
 810d880:	e7d0      	b.n	810d824 <_scanf_float+0x388>
 810d882:	f011 0f04 	tst.w	r1, #4
 810d886:	9903      	ldr	r1, [sp, #12]
 810d888:	600a      	str	r2, [r1, #0]
 810d88a:	d1dc      	bne.n	810d846 <_scanf_float+0x3aa>
 810d88c:	681d      	ldr	r5, [r3, #0]
 810d88e:	4632      	mov	r2, r6
 810d890:	463b      	mov	r3, r7
 810d892:	4630      	mov	r0, r6
 810d894:	4639      	mov	r1, r7
 810d896:	f7f3 f9d1 	bl	8100c3c <__aeabi_dcmpun>
 810d89a:	b128      	cbz	r0, 810d8a8 <_scanf_float+0x40c>
 810d89c:	4808      	ldr	r0, [pc, #32]	@ (810d8c0 <_scanf_float+0x424>)
 810d89e:	f000 fac9 	bl	810de34 <nanf>
 810d8a2:	ed85 0a00 	vstr	s0, [r5]
 810d8a6:	e7d1      	b.n	810d84c <_scanf_float+0x3b0>
 810d8a8:	4630      	mov	r0, r6
 810d8aa:	4639      	mov	r1, r7
 810d8ac:	f7f3 fa24 	bl	8100cf8 <__aeabi_d2f>
 810d8b0:	6028      	str	r0, [r5, #0]
 810d8b2:	e7cb      	b.n	810d84c <_scanf_float+0x3b0>
 810d8b4:	f04f 0900 	mov.w	r9, #0
 810d8b8:	e629      	b.n	810d50e <_scanf_float+0x72>
 810d8ba:	bf00      	nop
 810d8bc:	081114c3 	.word	0x081114c3
 810d8c0:	08111503 	.word	0x08111503

0810d8c4 <std>:
 810d8c4:	2300      	movs	r3, #0
 810d8c6:	b510      	push	{r4, lr}
 810d8c8:	4604      	mov	r4, r0
 810d8ca:	e9c0 3300 	strd	r3, r3, [r0]
 810d8ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 810d8d2:	6083      	str	r3, [r0, #8]
 810d8d4:	8181      	strh	r1, [r0, #12]
 810d8d6:	6643      	str	r3, [r0, #100]	@ 0x64
 810d8d8:	81c2      	strh	r2, [r0, #14]
 810d8da:	6183      	str	r3, [r0, #24]
 810d8dc:	4619      	mov	r1, r3
 810d8de:	2208      	movs	r2, #8
 810d8e0:	305c      	adds	r0, #92	@ 0x5c
 810d8e2:	f000 fa19 	bl	810dd18 <memset>
 810d8e6:	4b0d      	ldr	r3, [pc, #52]	@ (810d91c <std+0x58>)
 810d8e8:	6263      	str	r3, [r4, #36]	@ 0x24
 810d8ea:	4b0d      	ldr	r3, [pc, #52]	@ (810d920 <std+0x5c>)
 810d8ec:	62a3      	str	r3, [r4, #40]	@ 0x28
 810d8ee:	4b0d      	ldr	r3, [pc, #52]	@ (810d924 <std+0x60>)
 810d8f0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 810d8f2:	4b0d      	ldr	r3, [pc, #52]	@ (810d928 <std+0x64>)
 810d8f4:	6323      	str	r3, [r4, #48]	@ 0x30
 810d8f6:	4b0d      	ldr	r3, [pc, #52]	@ (810d92c <std+0x68>)
 810d8f8:	6224      	str	r4, [r4, #32]
 810d8fa:	429c      	cmp	r4, r3
 810d8fc:	d006      	beq.n	810d90c <std+0x48>
 810d8fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 810d902:	4294      	cmp	r4, r2
 810d904:	d002      	beq.n	810d90c <std+0x48>
 810d906:	33d0      	adds	r3, #208	@ 0xd0
 810d908:	429c      	cmp	r4, r3
 810d90a:	d105      	bne.n	810d918 <std+0x54>
 810d90c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 810d910:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810d914:	f000 ba7c 	b.w	810de10 <__retarget_lock_init_recursive>
 810d918:	bd10      	pop	{r4, pc}
 810d91a:	bf00      	nop
 810d91c:	0810db69 	.word	0x0810db69
 810d920:	0810db8b 	.word	0x0810db8b
 810d924:	0810dbc3 	.word	0x0810dbc3
 810d928:	0810dbe7 	.word	0x0810dbe7
 810d92c:	100008f0 	.word	0x100008f0

0810d930 <stdio_exit_handler>:
 810d930:	4a02      	ldr	r2, [pc, #8]	@ (810d93c <stdio_exit_handler+0xc>)
 810d932:	4903      	ldr	r1, [pc, #12]	@ (810d940 <stdio_exit_handler+0x10>)
 810d934:	4803      	ldr	r0, [pc, #12]	@ (810d944 <stdio_exit_handler+0x14>)
 810d936:	f000 b869 	b.w	810da0c <_fwalk_sglue>
 810d93a:	bf00      	nop
 810d93c:	100000a4 	.word	0x100000a4
 810d940:	081109c1 	.word	0x081109c1
 810d944:	100000b4 	.word	0x100000b4

0810d948 <cleanup_stdio>:
 810d948:	6841      	ldr	r1, [r0, #4]
 810d94a:	4b0c      	ldr	r3, [pc, #48]	@ (810d97c <cleanup_stdio+0x34>)
 810d94c:	4299      	cmp	r1, r3
 810d94e:	b510      	push	{r4, lr}
 810d950:	4604      	mov	r4, r0
 810d952:	d001      	beq.n	810d958 <cleanup_stdio+0x10>
 810d954:	f003 f834 	bl	81109c0 <_fflush_r>
 810d958:	68a1      	ldr	r1, [r4, #8]
 810d95a:	4b09      	ldr	r3, [pc, #36]	@ (810d980 <cleanup_stdio+0x38>)
 810d95c:	4299      	cmp	r1, r3
 810d95e:	d002      	beq.n	810d966 <cleanup_stdio+0x1e>
 810d960:	4620      	mov	r0, r4
 810d962:	f003 f82d 	bl	81109c0 <_fflush_r>
 810d966:	68e1      	ldr	r1, [r4, #12]
 810d968:	4b06      	ldr	r3, [pc, #24]	@ (810d984 <cleanup_stdio+0x3c>)
 810d96a:	4299      	cmp	r1, r3
 810d96c:	d004      	beq.n	810d978 <cleanup_stdio+0x30>
 810d96e:	4620      	mov	r0, r4
 810d970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810d974:	f003 b824 	b.w	81109c0 <_fflush_r>
 810d978:	bd10      	pop	{r4, pc}
 810d97a:	bf00      	nop
 810d97c:	100008f0 	.word	0x100008f0
 810d980:	10000958 	.word	0x10000958
 810d984:	100009c0 	.word	0x100009c0

0810d988 <global_stdio_init.part.0>:
 810d988:	b510      	push	{r4, lr}
 810d98a:	4b0b      	ldr	r3, [pc, #44]	@ (810d9b8 <global_stdio_init.part.0+0x30>)
 810d98c:	4c0b      	ldr	r4, [pc, #44]	@ (810d9bc <global_stdio_init.part.0+0x34>)
 810d98e:	4a0c      	ldr	r2, [pc, #48]	@ (810d9c0 <global_stdio_init.part.0+0x38>)
 810d990:	601a      	str	r2, [r3, #0]
 810d992:	4620      	mov	r0, r4
 810d994:	2200      	movs	r2, #0
 810d996:	2104      	movs	r1, #4
 810d998:	f7ff ff94 	bl	810d8c4 <std>
 810d99c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 810d9a0:	2201      	movs	r2, #1
 810d9a2:	2109      	movs	r1, #9
 810d9a4:	f7ff ff8e 	bl	810d8c4 <std>
 810d9a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 810d9ac:	2202      	movs	r2, #2
 810d9ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810d9b2:	2112      	movs	r1, #18
 810d9b4:	f7ff bf86 	b.w	810d8c4 <std>
 810d9b8:	10000a28 	.word	0x10000a28
 810d9bc:	100008f0 	.word	0x100008f0
 810d9c0:	0810d931 	.word	0x0810d931

0810d9c4 <__sfp_lock_acquire>:
 810d9c4:	4801      	ldr	r0, [pc, #4]	@ (810d9cc <__sfp_lock_acquire+0x8>)
 810d9c6:	f000 ba24 	b.w	810de12 <__retarget_lock_acquire_recursive>
 810d9ca:	bf00      	nop
 810d9cc:	10000a31 	.word	0x10000a31

0810d9d0 <__sfp_lock_release>:
 810d9d0:	4801      	ldr	r0, [pc, #4]	@ (810d9d8 <__sfp_lock_release+0x8>)
 810d9d2:	f000 ba1f 	b.w	810de14 <__retarget_lock_release_recursive>
 810d9d6:	bf00      	nop
 810d9d8:	10000a31 	.word	0x10000a31

0810d9dc <__sinit>:
 810d9dc:	b510      	push	{r4, lr}
 810d9de:	4604      	mov	r4, r0
 810d9e0:	f7ff fff0 	bl	810d9c4 <__sfp_lock_acquire>
 810d9e4:	6a23      	ldr	r3, [r4, #32]
 810d9e6:	b11b      	cbz	r3, 810d9f0 <__sinit+0x14>
 810d9e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810d9ec:	f7ff bff0 	b.w	810d9d0 <__sfp_lock_release>
 810d9f0:	4b04      	ldr	r3, [pc, #16]	@ (810da04 <__sinit+0x28>)
 810d9f2:	6223      	str	r3, [r4, #32]
 810d9f4:	4b04      	ldr	r3, [pc, #16]	@ (810da08 <__sinit+0x2c>)
 810d9f6:	681b      	ldr	r3, [r3, #0]
 810d9f8:	2b00      	cmp	r3, #0
 810d9fa:	d1f5      	bne.n	810d9e8 <__sinit+0xc>
 810d9fc:	f7ff ffc4 	bl	810d988 <global_stdio_init.part.0>
 810da00:	e7f2      	b.n	810d9e8 <__sinit+0xc>
 810da02:	bf00      	nop
 810da04:	0810d949 	.word	0x0810d949
 810da08:	10000a28 	.word	0x10000a28

0810da0c <_fwalk_sglue>:
 810da0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810da10:	4607      	mov	r7, r0
 810da12:	4688      	mov	r8, r1
 810da14:	4614      	mov	r4, r2
 810da16:	2600      	movs	r6, #0
 810da18:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 810da1c:	f1b9 0901 	subs.w	r9, r9, #1
 810da20:	d505      	bpl.n	810da2e <_fwalk_sglue+0x22>
 810da22:	6824      	ldr	r4, [r4, #0]
 810da24:	2c00      	cmp	r4, #0
 810da26:	d1f7      	bne.n	810da18 <_fwalk_sglue+0xc>
 810da28:	4630      	mov	r0, r6
 810da2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810da2e:	89ab      	ldrh	r3, [r5, #12]
 810da30:	2b01      	cmp	r3, #1
 810da32:	d907      	bls.n	810da44 <_fwalk_sglue+0x38>
 810da34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 810da38:	3301      	adds	r3, #1
 810da3a:	d003      	beq.n	810da44 <_fwalk_sglue+0x38>
 810da3c:	4629      	mov	r1, r5
 810da3e:	4638      	mov	r0, r7
 810da40:	47c0      	blx	r8
 810da42:	4306      	orrs	r6, r0
 810da44:	3568      	adds	r5, #104	@ 0x68
 810da46:	e7e9      	b.n	810da1c <_fwalk_sglue+0x10>

0810da48 <iprintf>:
 810da48:	b40f      	push	{r0, r1, r2, r3}
 810da4a:	b507      	push	{r0, r1, r2, lr}
 810da4c:	4906      	ldr	r1, [pc, #24]	@ (810da68 <iprintf+0x20>)
 810da4e:	ab04      	add	r3, sp, #16
 810da50:	6808      	ldr	r0, [r1, #0]
 810da52:	f853 2b04 	ldr.w	r2, [r3], #4
 810da56:	6881      	ldr	r1, [r0, #8]
 810da58:	9301      	str	r3, [sp, #4]
 810da5a:	f002 fe15 	bl	8110688 <_vfiprintf_r>
 810da5e:	b003      	add	sp, #12
 810da60:	f85d eb04 	ldr.w	lr, [sp], #4
 810da64:	b004      	add	sp, #16
 810da66:	4770      	bx	lr
 810da68:	100000b0 	.word	0x100000b0

0810da6c <_puts_r>:
 810da6c:	6a03      	ldr	r3, [r0, #32]
 810da6e:	b570      	push	{r4, r5, r6, lr}
 810da70:	6884      	ldr	r4, [r0, #8]
 810da72:	4605      	mov	r5, r0
 810da74:	460e      	mov	r6, r1
 810da76:	b90b      	cbnz	r3, 810da7c <_puts_r+0x10>
 810da78:	f7ff ffb0 	bl	810d9dc <__sinit>
 810da7c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 810da7e:	07db      	lsls	r3, r3, #31
 810da80:	d405      	bmi.n	810da8e <_puts_r+0x22>
 810da82:	89a3      	ldrh	r3, [r4, #12]
 810da84:	0598      	lsls	r0, r3, #22
 810da86:	d402      	bmi.n	810da8e <_puts_r+0x22>
 810da88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810da8a:	f000 f9c2 	bl	810de12 <__retarget_lock_acquire_recursive>
 810da8e:	89a3      	ldrh	r3, [r4, #12]
 810da90:	0719      	lsls	r1, r3, #28
 810da92:	d502      	bpl.n	810da9a <_puts_r+0x2e>
 810da94:	6923      	ldr	r3, [r4, #16]
 810da96:	2b00      	cmp	r3, #0
 810da98:	d135      	bne.n	810db06 <_puts_r+0x9a>
 810da9a:	4621      	mov	r1, r4
 810da9c:	4628      	mov	r0, r5
 810da9e:	f000 f8e5 	bl	810dc6c <__swsetup_r>
 810daa2:	b380      	cbz	r0, 810db06 <_puts_r+0x9a>
 810daa4:	f04f 35ff 	mov.w	r5, #4294967295
 810daa8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 810daaa:	07da      	lsls	r2, r3, #31
 810daac:	d405      	bmi.n	810daba <_puts_r+0x4e>
 810daae:	89a3      	ldrh	r3, [r4, #12]
 810dab0:	059b      	lsls	r3, r3, #22
 810dab2:	d402      	bmi.n	810daba <_puts_r+0x4e>
 810dab4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810dab6:	f000 f9ad 	bl	810de14 <__retarget_lock_release_recursive>
 810daba:	4628      	mov	r0, r5
 810dabc:	bd70      	pop	{r4, r5, r6, pc}
 810dabe:	2b00      	cmp	r3, #0
 810dac0:	da04      	bge.n	810dacc <_puts_r+0x60>
 810dac2:	69a2      	ldr	r2, [r4, #24]
 810dac4:	429a      	cmp	r2, r3
 810dac6:	dc17      	bgt.n	810daf8 <_puts_r+0x8c>
 810dac8:	290a      	cmp	r1, #10
 810daca:	d015      	beq.n	810daf8 <_puts_r+0x8c>
 810dacc:	6823      	ldr	r3, [r4, #0]
 810dace:	1c5a      	adds	r2, r3, #1
 810dad0:	6022      	str	r2, [r4, #0]
 810dad2:	7019      	strb	r1, [r3, #0]
 810dad4:	68a3      	ldr	r3, [r4, #8]
 810dad6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 810dada:	3b01      	subs	r3, #1
 810dadc:	60a3      	str	r3, [r4, #8]
 810dade:	2900      	cmp	r1, #0
 810dae0:	d1ed      	bne.n	810dabe <_puts_r+0x52>
 810dae2:	2b00      	cmp	r3, #0
 810dae4:	da11      	bge.n	810db0a <_puts_r+0x9e>
 810dae6:	4622      	mov	r2, r4
 810dae8:	210a      	movs	r1, #10
 810daea:	4628      	mov	r0, r5
 810daec:	f000 f87f 	bl	810dbee <__swbuf_r>
 810daf0:	3001      	adds	r0, #1
 810daf2:	d0d7      	beq.n	810daa4 <_puts_r+0x38>
 810daf4:	250a      	movs	r5, #10
 810daf6:	e7d7      	b.n	810daa8 <_puts_r+0x3c>
 810daf8:	4622      	mov	r2, r4
 810dafa:	4628      	mov	r0, r5
 810dafc:	f000 f877 	bl	810dbee <__swbuf_r>
 810db00:	3001      	adds	r0, #1
 810db02:	d1e7      	bne.n	810dad4 <_puts_r+0x68>
 810db04:	e7ce      	b.n	810daa4 <_puts_r+0x38>
 810db06:	3e01      	subs	r6, #1
 810db08:	e7e4      	b.n	810dad4 <_puts_r+0x68>
 810db0a:	6823      	ldr	r3, [r4, #0]
 810db0c:	1c5a      	adds	r2, r3, #1
 810db0e:	6022      	str	r2, [r4, #0]
 810db10:	220a      	movs	r2, #10
 810db12:	701a      	strb	r2, [r3, #0]
 810db14:	e7ee      	b.n	810daf4 <_puts_r+0x88>
	...

0810db18 <puts>:
 810db18:	4b02      	ldr	r3, [pc, #8]	@ (810db24 <puts+0xc>)
 810db1a:	4601      	mov	r1, r0
 810db1c:	6818      	ldr	r0, [r3, #0]
 810db1e:	f7ff bfa5 	b.w	810da6c <_puts_r>
 810db22:	bf00      	nop
 810db24:	100000b0 	.word	0x100000b0

0810db28 <siprintf>:
 810db28:	b40e      	push	{r1, r2, r3}
 810db2a:	b500      	push	{lr}
 810db2c:	b09c      	sub	sp, #112	@ 0x70
 810db2e:	ab1d      	add	r3, sp, #116	@ 0x74
 810db30:	9002      	str	r0, [sp, #8]
 810db32:	9006      	str	r0, [sp, #24]
 810db34:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 810db38:	4809      	ldr	r0, [pc, #36]	@ (810db60 <siprintf+0x38>)
 810db3a:	9107      	str	r1, [sp, #28]
 810db3c:	9104      	str	r1, [sp, #16]
 810db3e:	4909      	ldr	r1, [pc, #36]	@ (810db64 <siprintf+0x3c>)
 810db40:	f853 2b04 	ldr.w	r2, [r3], #4
 810db44:	9105      	str	r1, [sp, #20]
 810db46:	6800      	ldr	r0, [r0, #0]
 810db48:	9301      	str	r3, [sp, #4]
 810db4a:	a902      	add	r1, sp, #8
 810db4c:	f002 fc76 	bl	811043c <_svfiprintf_r>
 810db50:	9b02      	ldr	r3, [sp, #8]
 810db52:	2200      	movs	r2, #0
 810db54:	701a      	strb	r2, [r3, #0]
 810db56:	b01c      	add	sp, #112	@ 0x70
 810db58:	f85d eb04 	ldr.w	lr, [sp], #4
 810db5c:	b003      	add	sp, #12
 810db5e:	4770      	bx	lr
 810db60:	100000b0 	.word	0x100000b0
 810db64:	ffff0208 	.word	0xffff0208

0810db68 <__sread>:
 810db68:	b510      	push	{r4, lr}
 810db6a:	460c      	mov	r4, r1
 810db6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810db70:	f000 f900 	bl	810dd74 <_read_r>
 810db74:	2800      	cmp	r0, #0
 810db76:	bfab      	itete	ge
 810db78:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 810db7a:	89a3      	ldrhlt	r3, [r4, #12]
 810db7c:	181b      	addge	r3, r3, r0
 810db7e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 810db82:	bfac      	ite	ge
 810db84:	6563      	strge	r3, [r4, #84]	@ 0x54
 810db86:	81a3      	strhlt	r3, [r4, #12]
 810db88:	bd10      	pop	{r4, pc}

0810db8a <__swrite>:
 810db8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810db8e:	461f      	mov	r7, r3
 810db90:	898b      	ldrh	r3, [r1, #12]
 810db92:	05db      	lsls	r3, r3, #23
 810db94:	4605      	mov	r5, r0
 810db96:	460c      	mov	r4, r1
 810db98:	4616      	mov	r6, r2
 810db9a:	d505      	bpl.n	810dba8 <__swrite+0x1e>
 810db9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810dba0:	2302      	movs	r3, #2
 810dba2:	2200      	movs	r2, #0
 810dba4:	f000 f8d4 	bl	810dd50 <_lseek_r>
 810dba8:	89a3      	ldrh	r3, [r4, #12]
 810dbaa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810dbae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 810dbb2:	81a3      	strh	r3, [r4, #12]
 810dbb4:	4632      	mov	r2, r6
 810dbb6:	463b      	mov	r3, r7
 810dbb8:	4628      	mov	r0, r5
 810dbba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810dbbe:	f000 b8eb 	b.w	810dd98 <_write_r>

0810dbc2 <__sseek>:
 810dbc2:	b510      	push	{r4, lr}
 810dbc4:	460c      	mov	r4, r1
 810dbc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810dbca:	f000 f8c1 	bl	810dd50 <_lseek_r>
 810dbce:	1c43      	adds	r3, r0, #1
 810dbd0:	89a3      	ldrh	r3, [r4, #12]
 810dbd2:	bf15      	itete	ne
 810dbd4:	6560      	strne	r0, [r4, #84]	@ 0x54
 810dbd6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 810dbda:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 810dbde:	81a3      	strheq	r3, [r4, #12]
 810dbe0:	bf18      	it	ne
 810dbe2:	81a3      	strhne	r3, [r4, #12]
 810dbe4:	bd10      	pop	{r4, pc}

0810dbe6 <__sclose>:
 810dbe6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810dbea:	f000 b8a1 	b.w	810dd30 <_close_r>

0810dbee <__swbuf_r>:
 810dbee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810dbf0:	460e      	mov	r6, r1
 810dbf2:	4614      	mov	r4, r2
 810dbf4:	4605      	mov	r5, r0
 810dbf6:	b118      	cbz	r0, 810dc00 <__swbuf_r+0x12>
 810dbf8:	6a03      	ldr	r3, [r0, #32]
 810dbfa:	b90b      	cbnz	r3, 810dc00 <__swbuf_r+0x12>
 810dbfc:	f7ff feee 	bl	810d9dc <__sinit>
 810dc00:	69a3      	ldr	r3, [r4, #24]
 810dc02:	60a3      	str	r3, [r4, #8]
 810dc04:	89a3      	ldrh	r3, [r4, #12]
 810dc06:	071a      	lsls	r2, r3, #28
 810dc08:	d501      	bpl.n	810dc0e <__swbuf_r+0x20>
 810dc0a:	6923      	ldr	r3, [r4, #16]
 810dc0c:	b943      	cbnz	r3, 810dc20 <__swbuf_r+0x32>
 810dc0e:	4621      	mov	r1, r4
 810dc10:	4628      	mov	r0, r5
 810dc12:	f000 f82b 	bl	810dc6c <__swsetup_r>
 810dc16:	b118      	cbz	r0, 810dc20 <__swbuf_r+0x32>
 810dc18:	f04f 37ff 	mov.w	r7, #4294967295
 810dc1c:	4638      	mov	r0, r7
 810dc1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810dc20:	6823      	ldr	r3, [r4, #0]
 810dc22:	6922      	ldr	r2, [r4, #16]
 810dc24:	1a98      	subs	r0, r3, r2
 810dc26:	6963      	ldr	r3, [r4, #20]
 810dc28:	b2f6      	uxtb	r6, r6
 810dc2a:	4283      	cmp	r3, r0
 810dc2c:	4637      	mov	r7, r6
 810dc2e:	dc05      	bgt.n	810dc3c <__swbuf_r+0x4e>
 810dc30:	4621      	mov	r1, r4
 810dc32:	4628      	mov	r0, r5
 810dc34:	f002 fec4 	bl	81109c0 <_fflush_r>
 810dc38:	2800      	cmp	r0, #0
 810dc3a:	d1ed      	bne.n	810dc18 <__swbuf_r+0x2a>
 810dc3c:	68a3      	ldr	r3, [r4, #8]
 810dc3e:	3b01      	subs	r3, #1
 810dc40:	60a3      	str	r3, [r4, #8]
 810dc42:	6823      	ldr	r3, [r4, #0]
 810dc44:	1c5a      	adds	r2, r3, #1
 810dc46:	6022      	str	r2, [r4, #0]
 810dc48:	701e      	strb	r6, [r3, #0]
 810dc4a:	6962      	ldr	r2, [r4, #20]
 810dc4c:	1c43      	adds	r3, r0, #1
 810dc4e:	429a      	cmp	r2, r3
 810dc50:	d004      	beq.n	810dc5c <__swbuf_r+0x6e>
 810dc52:	89a3      	ldrh	r3, [r4, #12]
 810dc54:	07db      	lsls	r3, r3, #31
 810dc56:	d5e1      	bpl.n	810dc1c <__swbuf_r+0x2e>
 810dc58:	2e0a      	cmp	r6, #10
 810dc5a:	d1df      	bne.n	810dc1c <__swbuf_r+0x2e>
 810dc5c:	4621      	mov	r1, r4
 810dc5e:	4628      	mov	r0, r5
 810dc60:	f002 feae 	bl	81109c0 <_fflush_r>
 810dc64:	2800      	cmp	r0, #0
 810dc66:	d0d9      	beq.n	810dc1c <__swbuf_r+0x2e>
 810dc68:	e7d6      	b.n	810dc18 <__swbuf_r+0x2a>
	...

0810dc6c <__swsetup_r>:
 810dc6c:	b538      	push	{r3, r4, r5, lr}
 810dc6e:	4b29      	ldr	r3, [pc, #164]	@ (810dd14 <__swsetup_r+0xa8>)
 810dc70:	4605      	mov	r5, r0
 810dc72:	6818      	ldr	r0, [r3, #0]
 810dc74:	460c      	mov	r4, r1
 810dc76:	b118      	cbz	r0, 810dc80 <__swsetup_r+0x14>
 810dc78:	6a03      	ldr	r3, [r0, #32]
 810dc7a:	b90b      	cbnz	r3, 810dc80 <__swsetup_r+0x14>
 810dc7c:	f7ff feae 	bl	810d9dc <__sinit>
 810dc80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810dc84:	0719      	lsls	r1, r3, #28
 810dc86:	d422      	bmi.n	810dcce <__swsetup_r+0x62>
 810dc88:	06da      	lsls	r2, r3, #27
 810dc8a:	d407      	bmi.n	810dc9c <__swsetup_r+0x30>
 810dc8c:	2209      	movs	r2, #9
 810dc8e:	602a      	str	r2, [r5, #0]
 810dc90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810dc94:	81a3      	strh	r3, [r4, #12]
 810dc96:	f04f 30ff 	mov.w	r0, #4294967295
 810dc9a:	e033      	b.n	810dd04 <__swsetup_r+0x98>
 810dc9c:	0758      	lsls	r0, r3, #29
 810dc9e:	d512      	bpl.n	810dcc6 <__swsetup_r+0x5a>
 810dca0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 810dca2:	b141      	cbz	r1, 810dcb6 <__swsetup_r+0x4a>
 810dca4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 810dca8:	4299      	cmp	r1, r3
 810dcaa:	d002      	beq.n	810dcb2 <__swsetup_r+0x46>
 810dcac:	4628      	mov	r0, r5
 810dcae:	f000 ff33 	bl	810eb18 <_free_r>
 810dcb2:	2300      	movs	r3, #0
 810dcb4:	6363      	str	r3, [r4, #52]	@ 0x34
 810dcb6:	89a3      	ldrh	r3, [r4, #12]
 810dcb8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 810dcbc:	81a3      	strh	r3, [r4, #12]
 810dcbe:	2300      	movs	r3, #0
 810dcc0:	6063      	str	r3, [r4, #4]
 810dcc2:	6923      	ldr	r3, [r4, #16]
 810dcc4:	6023      	str	r3, [r4, #0]
 810dcc6:	89a3      	ldrh	r3, [r4, #12]
 810dcc8:	f043 0308 	orr.w	r3, r3, #8
 810dccc:	81a3      	strh	r3, [r4, #12]
 810dcce:	6923      	ldr	r3, [r4, #16]
 810dcd0:	b94b      	cbnz	r3, 810dce6 <__swsetup_r+0x7a>
 810dcd2:	89a3      	ldrh	r3, [r4, #12]
 810dcd4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 810dcd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 810dcdc:	d003      	beq.n	810dce6 <__swsetup_r+0x7a>
 810dcde:	4621      	mov	r1, r4
 810dce0:	4628      	mov	r0, r5
 810dce2:	f002 fecd 	bl	8110a80 <__smakebuf_r>
 810dce6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810dcea:	f013 0201 	ands.w	r2, r3, #1
 810dcee:	d00a      	beq.n	810dd06 <__swsetup_r+0x9a>
 810dcf0:	2200      	movs	r2, #0
 810dcf2:	60a2      	str	r2, [r4, #8]
 810dcf4:	6962      	ldr	r2, [r4, #20]
 810dcf6:	4252      	negs	r2, r2
 810dcf8:	61a2      	str	r2, [r4, #24]
 810dcfa:	6922      	ldr	r2, [r4, #16]
 810dcfc:	b942      	cbnz	r2, 810dd10 <__swsetup_r+0xa4>
 810dcfe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 810dd02:	d1c5      	bne.n	810dc90 <__swsetup_r+0x24>
 810dd04:	bd38      	pop	{r3, r4, r5, pc}
 810dd06:	0799      	lsls	r1, r3, #30
 810dd08:	bf58      	it	pl
 810dd0a:	6962      	ldrpl	r2, [r4, #20]
 810dd0c:	60a2      	str	r2, [r4, #8]
 810dd0e:	e7f4      	b.n	810dcfa <__swsetup_r+0x8e>
 810dd10:	2000      	movs	r0, #0
 810dd12:	e7f7      	b.n	810dd04 <__swsetup_r+0x98>
 810dd14:	100000b0 	.word	0x100000b0

0810dd18 <memset>:
 810dd18:	4402      	add	r2, r0
 810dd1a:	4603      	mov	r3, r0
 810dd1c:	4293      	cmp	r3, r2
 810dd1e:	d100      	bne.n	810dd22 <memset+0xa>
 810dd20:	4770      	bx	lr
 810dd22:	f803 1b01 	strb.w	r1, [r3], #1
 810dd26:	e7f9      	b.n	810dd1c <memset+0x4>

0810dd28 <_localeconv_r>:
 810dd28:	4800      	ldr	r0, [pc, #0]	@ (810dd2c <_localeconv_r+0x4>)
 810dd2a:	4770      	bx	lr
 810dd2c:	100001f0 	.word	0x100001f0

0810dd30 <_close_r>:
 810dd30:	b538      	push	{r3, r4, r5, lr}
 810dd32:	4d06      	ldr	r5, [pc, #24]	@ (810dd4c <_close_r+0x1c>)
 810dd34:	2300      	movs	r3, #0
 810dd36:	4604      	mov	r4, r0
 810dd38:	4608      	mov	r0, r1
 810dd3a:	602b      	str	r3, [r5, #0]
 810dd3c:	f7f5 ff3a 	bl	8103bb4 <_close>
 810dd40:	1c43      	adds	r3, r0, #1
 810dd42:	d102      	bne.n	810dd4a <_close_r+0x1a>
 810dd44:	682b      	ldr	r3, [r5, #0]
 810dd46:	b103      	cbz	r3, 810dd4a <_close_r+0x1a>
 810dd48:	6023      	str	r3, [r4, #0]
 810dd4a:	bd38      	pop	{r3, r4, r5, pc}
 810dd4c:	10000a2c 	.word	0x10000a2c

0810dd50 <_lseek_r>:
 810dd50:	b538      	push	{r3, r4, r5, lr}
 810dd52:	4d07      	ldr	r5, [pc, #28]	@ (810dd70 <_lseek_r+0x20>)
 810dd54:	4604      	mov	r4, r0
 810dd56:	4608      	mov	r0, r1
 810dd58:	4611      	mov	r1, r2
 810dd5a:	2200      	movs	r2, #0
 810dd5c:	602a      	str	r2, [r5, #0]
 810dd5e:	461a      	mov	r2, r3
 810dd60:	f7f5 ff4f 	bl	8103c02 <_lseek>
 810dd64:	1c43      	adds	r3, r0, #1
 810dd66:	d102      	bne.n	810dd6e <_lseek_r+0x1e>
 810dd68:	682b      	ldr	r3, [r5, #0]
 810dd6a:	b103      	cbz	r3, 810dd6e <_lseek_r+0x1e>
 810dd6c:	6023      	str	r3, [r4, #0]
 810dd6e:	bd38      	pop	{r3, r4, r5, pc}
 810dd70:	10000a2c 	.word	0x10000a2c

0810dd74 <_read_r>:
 810dd74:	b538      	push	{r3, r4, r5, lr}
 810dd76:	4d07      	ldr	r5, [pc, #28]	@ (810dd94 <_read_r+0x20>)
 810dd78:	4604      	mov	r4, r0
 810dd7a:	4608      	mov	r0, r1
 810dd7c:	4611      	mov	r1, r2
 810dd7e:	2200      	movs	r2, #0
 810dd80:	602a      	str	r2, [r5, #0]
 810dd82:	461a      	mov	r2, r3
 810dd84:	f7f5 fedb 	bl	8103b3e <_read>
 810dd88:	1c43      	adds	r3, r0, #1
 810dd8a:	d102      	bne.n	810dd92 <_read_r+0x1e>
 810dd8c:	682b      	ldr	r3, [r5, #0]
 810dd8e:	b103      	cbz	r3, 810dd92 <_read_r+0x1e>
 810dd90:	6023      	str	r3, [r4, #0]
 810dd92:	bd38      	pop	{r3, r4, r5, pc}
 810dd94:	10000a2c 	.word	0x10000a2c

0810dd98 <_write_r>:
 810dd98:	b538      	push	{r3, r4, r5, lr}
 810dd9a:	4d07      	ldr	r5, [pc, #28]	@ (810ddb8 <_write_r+0x20>)
 810dd9c:	4604      	mov	r4, r0
 810dd9e:	4608      	mov	r0, r1
 810dda0:	4611      	mov	r1, r2
 810dda2:	2200      	movs	r2, #0
 810dda4:	602a      	str	r2, [r5, #0]
 810dda6:	461a      	mov	r2, r3
 810dda8:	f7f5 fee8 	bl	8103b7c <_write>
 810ddac:	1c43      	adds	r3, r0, #1
 810ddae:	d102      	bne.n	810ddb6 <_write_r+0x1e>
 810ddb0:	682b      	ldr	r3, [r5, #0]
 810ddb2:	b103      	cbz	r3, 810ddb6 <_write_r+0x1e>
 810ddb4:	6023      	str	r3, [r4, #0]
 810ddb6:	bd38      	pop	{r3, r4, r5, pc}
 810ddb8:	10000a2c 	.word	0x10000a2c

0810ddbc <__errno>:
 810ddbc:	4b01      	ldr	r3, [pc, #4]	@ (810ddc4 <__errno+0x8>)
 810ddbe:	6818      	ldr	r0, [r3, #0]
 810ddc0:	4770      	bx	lr
 810ddc2:	bf00      	nop
 810ddc4:	100000b0 	.word	0x100000b0

0810ddc8 <__libc_init_array>:
 810ddc8:	b570      	push	{r4, r5, r6, lr}
 810ddca:	4d0d      	ldr	r5, [pc, #52]	@ (810de00 <__libc_init_array+0x38>)
 810ddcc:	4c0d      	ldr	r4, [pc, #52]	@ (810de04 <__libc_init_array+0x3c>)
 810ddce:	1b64      	subs	r4, r4, r5
 810ddd0:	10a4      	asrs	r4, r4, #2
 810ddd2:	2600      	movs	r6, #0
 810ddd4:	42a6      	cmp	r6, r4
 810ddd6:	d109      	bne.n	810ddec <__libc_init_array+0x24>
 810ddd8:	4d0b      	ldr	r5, [pc, #44]	@ (810de08 <__libc_init_array+0x40>)
 810ddda:	4c0c      	ldr	r4, [pc, #48]	@ (810de0c <__libc_init_array+0x44>)
 810dddc:	f003 fae0 	bl	81113a0 <_init>
 810dde0:	1b64      	subs	r4, r4, r5
 810dde2:	10a4      	asrs	r4, r4, #2
 810dde4:	2600      	movs	r6, #0
 810dde6:	42a6      	cmp	r6, r4
 810dde8:	d105      	bne.n	810ddf6 <__libc_init_array+0x2e>
 810ddea:	bd70      	pop	{r4, r5, r6, pc}
 810ddec:	f855 3b04 	ldr.w	r3, [r5], #4
 810ddf0:	4798      	blx	r3
 810ddf2:	3601      	adds	r6, #1
 810ddf4:	e7ee      	b.n	810ddd4 <__libc_init_array+0xc>
 810ddf6:	f855 3b04 	ldr.w	r3, [r5], #4
 810ddfa:	4798      	blx	r3
 810ddfc:	3601      	adds	r6, #1
 810ddfe:	e7f2      	b.n	810dde6 <__libc_init_array+0x1e>
 810de00:	081118ac 	.word	0x081118ac
 810de04:	081118ac 	.word	0x081118ac
 810de08:	081118ac 	.word	0x081118ac
 810de0c:	081118b0 	.word	0x081118b0

0810de10 <__retarget_lock_init_recursive>:
 810de10:	4770      	bx	lr

0810de12 <__retarget_lock_acquire_recursive>:
 810de12:	4770      	bx	lr

0810de14 <__retarget_lock_release_recursive>:
 810de14:	4770      	bx	lr

0810de16 <memcpy>:
 810de16:	440a      	add	r2, r1
 810de18:	4291      	cmp	r1, r2
 810de1a:	f100 33ff 	add.w	r3, r0, #4294967295
 810de1e:	d100      	bne.n	810de22 <memcpy+0xc>
 810de20:	4770      	bx	lr
 810de22:	b510      	push	{r4, lr}
 810de24:	f811 4b01 	ldrb.w	r4, [r1], #1
 810de28:	f803 4f01 	strb.w	r4, [r3, #1]!
 810de2c:	4291      	cmp	r1, r2
 810de2e:	d1f9      	bne.n	810de24 <memcpy+0xe>
 810de30:	bd10      	pop	{r4, pc}
	...

0810de34 <nanf>:
 810de34:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 810de3c <nanf+0x8>
 810de38:	4770      	bx	lr
 810de3a:	bf00      	nop
 810de3c:	7fc00000 	.word	0x7fc00000

0810de40 <__assert_func>:
 810de40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 810de42:	4614      	mov	r4, r2
 810de44:	461a      	mov	r2, r3
 810de46:	4b09      	ldr	r3, [pc, #36]	@ (810de6c <__assert_func+0x2c>)
 810de48:	681b      	ldr	r3, [r3, #0]
 810de4a:	4605      	mov	r5, r0
 810de4c:	68d8      	ldr	r0, [r3, #12]
 810de4e:	b954      	cbnz	r4, 810de66 <__assert_func+0x26>
 810de50:	4b07      	ldr	r3, [pc, #28]	@ (810de70 <__assert_func+0x30>)
 810de52:	461c      	mov	r4, r3
 810de54:	e9cd 3401 	strd	r3, r4, [sp, #4]
 810de58:	9100      	str	r1, [sp, #0]
 810de5a:	462b      	mov	r3, r5
 810de5c:	4905      	ldr	r1, [pc, #20]	@ (810de74 <__assert_func+0x34>)
 810de5e:	f002 fdd7 	bl	8110a10 <fiprintf>
 810de62:	f002 feb1 	bl	8110bc8 <abort>
 810de66:	4b04      	ldr	r3, [pc, #16]	@ (810de78 <__assert_func+0x38>)
 810de68:	e7f4      	b.n	810de54 <__assert_func+0x14>
 810de6a:	bf00      	nop
 810de6c:	100000b0 	.word	0x100000b0
 810de70:	08111503 	.word	0x08111503
 810de74:	081114d5 	.word	0x081114d5
 810de78:	081114c8 	.word	0x081114c8

0810de7c <quorem>:
 810de7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810de80:	6903      	ldr	r3, [r0, #16]
 810de82:	690c      	ldr	r4, [r1, #16]
 810de84:	42a3      	cmp	r3, r4
 810de86:	4607      	mov	r7, r0
 810de88:	db7e      	blt.n	810df88 <quorem+0x10c>
 810de8a:	3c01      	subs	r4, #1
 810de8c:	f101 0814 	add.w	r8, r1, #20
 810de90:	00a3      	lsls	r3, r4, #2
 810de92:	f100 0514 	add.w	r5, r0, #20
 810de96:	9300      	str	r3, [sp, #0]
 810de98:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810de9c:	9301      	str	r3, [sp, #4]
 810de9e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 810dea2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810dea6:	3301      	adds	r3, #1
 810dea8:	429a      	cmp	r2, r3
 810deaa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 810deae:	fbb2 f6f3 	udiv	r6, r2, r3
 810deb2:	d32e      	bcc.n	810df12 <quorem+0x96>
 810deb4:	f04f 0a00 	mov.w	sl, #0
 810deb8:	46c4      	mov	ip, r8
 810deba:	46ae      	mov	lr, r5
 810debc:	46d3      	mov	fp, sl
 810debe:	f85c 3b04 	ldr.w	r3, [ip], #4
 810dec2:	b298      	uxth	r0, r3
 810dec4:	fb06 a000 	mla	r0, r6, r0, sl
 810dec8:	0c02      	lsrs	r2, r0, #16
 810deca:	0c1b      	lsrs	r3, r3, #16
 810decc:	fb06 2303 	mla	r3, r6, r3, r2
 810ded0:	f8de 2000 	ldr.w	r2, [lr]
 810ded4:	b280      	uxth	r0, r0
 810ded6:	b292      	uxth	r2, r2
 810ded8:	1a12      	subs	r2, r2, r0
 810deda:	445a      	add	r2, fp
 810dedc:	f8de 0000 	ldr.w	r0, [lr]
 810dee0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 810dee4:	b29b      	uxth	r3, r3
 810dee6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 810deea:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 810deee:	b292      	uxth	r2, r2
 810def0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 810def4:	45e1      	cmp	r9, ip
 810def6:	f84e 2b04 	str.w	r2, [lr], #4
 810defa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 810defe:	d2de      	bcs.n	810debe <quorem+0x42>
 810df00:	9b00      	ldr	r3, [sp, #0]
 810df02:	58eb      	ldr	r3, [r5, r3]
 810df04:	b92b      	cbnz	r3, 810df12 <quorem+0x96>
 810df06:	9b01      	ldr	r3, [sp, #4]
 810df08:	3b04      	subs	r3, #4
 810df0a:	429d      	cmp	r5, r3
 810df0c:	461a      	mov	r2, r3
 810df0e:	d32f      	bcc.n	810df70 <quorem+0xf4>
 810df10:	613c      	str	r4, [r7, #16]
 810df12:	4638      	mov	r0, r7
 810df14:	f001 f9c4 	bl	810f2a0 <__mcmp>
 810df18:	2800      	cmp	r0, #0
 810df1a:	db25      	blt.n	810df68 <quorem+0xec>
 810df1c:	4629      	mov	r1, r5
 810df1e:	2000      	movs	r0, #0
 810df20:	f858 2b04 	ldr.w	r2, [r8], #4
 810df24:	f8d1 c000 	ldr.w	ip, [r1]
 810df28:	fa1f fe82 	uxth.w	lr, r2
 810df2c:	fa1f f38c 	uxth.w	r3, ip
 810df30:	eba3 030e 	sub.w	r3, r3, lr
 810df34:	4403      	add	r3, r0
 810df36:	0c12      	lsrs	r2, r2, #16
 810df38:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 810df3c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 810df40:	b29b      	uxth	r3, r3
 810df42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810df46:	45c1      	cmp	r9, r8
 810df48:	f841 3b04 	str.w	r3, [r1], #4
 810df4c:	ea4f 4022 	mov.w	r0, r2, asr #16
 810df50:	d2e6      	bcs.n	810df20 <quorem+0xa4>
 810df52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810df56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810df5a:	b922      	cbnz	r2, 810df66 <quorem+0xea>
 810df5c:	3b04      	subs	r3, #4
 810df5e:	429d      	cmp	r5, r3
 810df60:	461a      	mov	r2, r3
 810df62:	d30b      	bcc.n	810df7c <quorem+0x100>
 810df64:	613c      	str	r4, [r7, #16]
 810df66:	3601      	adds	r6, #1
 810df68:	4630      	mov	r0, r6
 810df6a:	b003      	add	sp, #12
 810df6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810df70:	6812      	ldr	r2, [r2, #0]
 810df72:	3b04      	subs	r3, #4
 810df74:	2a00      	cmp	r2, #0
 810df76:	d1cb      	bne.n	810df10 <quorem+0x94>
 810df78:	3c01      	subs	r4, #1
 810df7a:	e7c6      	b.n	810df0a <quorem+0x8e>
 810df7c:	6812      	ldr	r2, [r2, #0]
 810df7e:	3b04      	subs	r3, #4
 810df80:	2a00      	cmp	r2, #0
 810df82:	d1ef      	bne.n	810df64 <quorem+0xe8>
 810df84:	3c01      	subs	r4, #1
 810df86:	e7ea      	b.n	810df5e <quorem+0xe2>
 810df88:	2000      	movs	r0, #0
 810df8a:	e7ee      	b.n	810df6a <quorem+0xee>
 810df8c:	0000      	movs	r0, r0
	...

0810df90 <_dtoa_r>:
 810df90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810df94:	69c7      	ldr	r7, [r0, #28]
 810df96:	b099      	sub	sp, #100	@ 0x64
 810df98:	ed8d 0b02 	vstr	d0, [sp, #8]
 810df9c:	ec55 4b10 	vmov	r4, r5, d0
 810dfa0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 810dfa2:	9109      	str	r1, [sp, #36]	@ 0x24
 810dfa4:	4683      	mov	fp, r0
 810dfa6:	920e      	str	r2, [sp, #56]	@ 0x38
 810dfa8:	9313      	str	r3, [sp, #76]	@ 0x4c
 810dfaa:	b97f      	cbnz	r7, 810dfcc <_dtoa_r+0x3c>
 810dfac:	2010      	movs	r0, #16
 810dfae:	f000 fdfd 	bl	810ebac <malloc>
 810dfb2:	4602      	mov	r2, r0
 810dfb4:	f8cb 001c 	str.w	r0, [fp, #28]
 810dfb8:	b920      	cbnz	r0, 810dfc4 <_dtoa_r+0x34>
 810dfba:	4ba7      	ldr	r3, [pc, #668]	@ (810e258 <_dtoa_r+0x2c8>)
 810dfbc:	21ef      	movs	r1, #239	@ 0xef
 810dfbe:	48a7      	ldr	r0, [pc, #668]	@ (810e25c <_dtoa_r+0x2cc>)
 810dfc0:	f7ff ff3e 	bl	810de40 <__assert_func>
 810dfc4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 810dfc8:	6007      	str	r7, [r0, #0]
 810dfca:	60c7      	str	r7, [r0, #12]
 810dfcc:	f8db 301c 	ldr.w	r3, [fp, #28]
 810dfd0:	6819      	ldr	r1, [r3, #0]
 810dfd2:	b159      	cbz	r1, 810dfec <_dtoa_r+0x5c>
 810dfd4:	685a      	ldr	r2, [r3, #4]
 810dfd6:	604a      	str	r2, [r1, #4]
 810dfd8:	2301      	movs	r3, #1
 810dfda:	4093      	lsls	r3, r2
 810dfdc:	608b      	str	r3, [r1, #8]
 810dfde:	4658      	mov	r0, fp
 810dfe0:	f000 feda 	bl	810ed98 <_Bfree>
 810dfe4:	f8db 301c 	ldr.w	r3, [fp, #28]
 810dfe8:	2200      	movs	r2, #0
 810dfea:	601a      	str	r2, [r3, #0]
 810dfec:	1e2b      	subs	r3, r5, #0
 810dfee:	bfb9      	ittee	lt
 810dff0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 810dff4:	9303      	strlt	r3, [sp, #12]
 810dff6:	2300      	movge	r3, #0
 810dff8:	6033      	strge	r3, [r6, #0]
 810dffa:	9f03      	ldr	r7, [sp, #12]
 810dffc:	4b98      	ldr	r3, [pc, #608]	@ (810e260 <_dtoa_r+0x2d0>)
 810dffe:	bfbc      	itt	lt
 810e000:	2201      	movlt	r2, #1
 810e002:	6032      	strlt	r2, [r6, #0]
 810e004:	43bb      	bics	r3, r7
 810e006:	d112      	bne.n	810e02e <_dtoa_r+0x9e>
 810e008:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 810e00a:	f242 730f 	movw	r3, #9999	@ 0x270f
 810e00e:	6013      	str	r3, [r2, #0]
 810e010:	f3c7 0313 	ubfx	r3, r7, #0, #20
 810e014:	4323      	orrs	r3, r4
 810e016:	f000 854d 	beq.w	810eab4 <_dtoa_r+0xb24>
 810e01a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 810e01c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 810e274 <_dtoa_r+0x2e4>
 810e020:	2b00      	cmp	r3, #0
 810e022:	f000 854f 	beq.w	810eac4 <_dtoa_r+0xb34>
 810e026:	f10a 0303 	add.w	r3, sl, #3
 810e02a:	f000 bd49 	b.w	810eac0 <_dtoa_r+0xb30>
 810e02e:	ed9d 7b02 	vldr	d7, [sp, #8]
 810e032:	2200      	movs	r2, #0
 810e034:	ec51 0b17 	vmov	r0, r1, d7
 810e038:	2300      	movs	r3, #0
 810e03a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 810e03e:	f7f2 fdcb 	bl	8100bd8 <__aeabi_dcmpeq>
 810e042:	4680      	mov	r8, r0
 810e044:	b158      	cbz	r0, 810e05e <_dtoa_r+0xce>
 810e046:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 810e048:	2301      	movs	r3, #1
 810e04a:	6013      	str	r3, [r2, #0]
 810e04c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 810e04e:	b113      	cbz	r3, 810e056 <_dtoa_r+0xc6>
 810e050:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 810e052:	4b84      	ldr	r3, [pc, #528]	@ (810e264 <_dtoa_r+0x2d4>)
 810e054:	6013      	str	r3, [r2, #0]
 810e056:	f8df a220 	ldr.w	sl, [pc, #544]	@ 810e278 <_dtoa_r+0x2e8>
 810e05a:	f000 bd33 	b.w	810eac4 <_dtoa_r+0xb34>
 810e05e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 810e062:	aa16      	add	r2, sp, #88	@ 0x58
 810e064:	a917      	add	r1, sp, #92	@ 0x5c
 810e066:	4658      	mov	r0, fp
 810e068:	f001 fa3a 	bl	810f4e0 <__d2b>
 810e06c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 810e070:	4681      	mov	r9, r0
 810e072:	2e00      	cmp	r6, #0
 810e074:	d077      	beq.n	810e166 <_dtoa_r+0x1d6>
 810e076:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 810e078:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 810e07c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810e080:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810e084:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 810e088:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 810e08c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 810e090:	4619      	mov	r1, r3
 810e092:	2200      	movs	r2, #0
 810e094:	4b74      	ldr	r3, [pc, #464]	@ (810e268 <_dtoa_r+0x2d8>)
 810e096:	f7f2 f97f 	bl	8100398 <__aeabi_dsub>
 810e09a:	a369      	add	r3, pc, #420	@ (adr r3, 810e240 <_dtoa_r+0x2b0>)
 810e09c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810e0a0:	f7f2 fb32 	bl	8100708 <__aeabi_dmul>
 810e0a4:	a368      	add	r3, pc, #416	@ (adr r3, 810e248 <_dtoa_r+0x2b8>)
 810e0a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 810e0aa:	f7f2 f977 	bl	810039c <__adddf3>
 810e0ae:	4604      	mov	r4, r0
 810e0b0:	4630      	mov	r0, r6
 810e0b2:	460d      	mov	r5, r1
 810e0b4:	f7f2 fabe 	bl	8100634 <__aeabi_i2d>
 810e0b8:	a365      	add	r3, pc, #404	@ (adr r3, 810e250 <_dtoa_r+0x2c0>)
 810e0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 810e0be:	f7f2 fb23 	bl	8100708 <__aeabi_dmul>
 810e0c2:	4602      	mov	r2, r0
 810e0c4:	460b      	mov	r3, r1
 810e0c6:	4620      	mov	r0, r4
 810e0c8:	4629      	mov	r1, r5
 810e0ca:	f7f2 f967 	bl	810039c <__adddf3>
 810e0ce:	4604      	mov	r4, r0
 810e0d0:	460d      	mov	r5, r1
 810e0d2:	f7f2 fdc9 	bl	8100c68 <__aeabi_d2iz>
 810e0d6:	2200      	movs	r2, #0
 810e0d8:	4607      	mov	r7, r0
 810e0da:	2300      	movs	r3, #0
 810e0dc:	4620      	mov	r0, r4
 810e0de:	4629      	mov	r1, r5
 810e0e0:	f7f2 fd84 	bl	8100bec <__aeabi_dcmplt>
 810e0e4:	b140      	cbz	r0, 810e0f8 <_dtoa_r+0x168>
 810e0e6:	4638      	mov	r0, r7
 810e0e8:	f7f2 faa4 	bl	8100634 <__aeabi_i2d>
 810e0ec:	4622      	mov	r2, r4
 810e0ee:	462b      	mov	r3, r5
 810e0f0:	f7f2 fd72 	bl	8100bd8 <__aeabi_dcmpeq>
 810e0f4:	b900      	cbnz	r0, 810e0f8 <_dtoa_r+0x168>
 810e0f6:	3f01      	subs	r7, #1
 810e0f8:	2f16      	cmp	r7, #22
 810e0fa:	d851      	bhi.n	810e1a0 <_dtoa_r+0x210>
 810e0fc:	4b5b      	ldr	r3, [pc, #364]	@ (810e26c <_dtoa_r+0x2dc>)
 810e0fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 810e102:	e9d3 2300 	ldrd	r2, r3, [r3]
 810e106:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810e10a:	f7f2 fd6f 	bl	8100bec <__aeabi_dcmplt>
 810e10e:	2800      	cmp	r0, #0
 810e110:	d048      	beq.n	810e1a4 <_dtoa_r+0x214>
 810e112:	3f01      	subs	r7, #1
 810e114:	2300      	movs	r3, #0
 810e116:	9312      	str	r3, [sp, #72]	@ 0x48
 810e118:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 810e11a:	1b9b      	subs	r3, r3, r6
 810e11c:	1e5a      	subs	r2, r3, #1
 810e11e:	bf44      	itt	mi
 810e120:	f1c3 0801 	rsbmi	r8, r3, #1
 810e124:	2300      	movmi	r3, #0
 810e126:	9208      	str	r2, [sp, #32]
 810e128:	bf54      	ite	pl
 810e12a:	f04f 0800 	movpl.w	r8, #0
 810e12e:	9308      	strmi	r3, [sp, #32]
 810e130:	2f00      	cmp	r7, #0
 810e132:	db39      	blt.n	810e1a8 <_dtoa_r+0x218>
 810e134:	9b08      	ldr	r3, [sp, #32]
 810e136:	970f      	str	r7, [sp, #60]	@ 0x3c
 810e138:	443b      	add	r3, r7
 810e13a:	9308      	str	r3, [sp, #32]
 810e13c:	2300      	movs	r3, #0
 810e13e:	930a      	str	r3, [sp, #40]	@ 0x28
 810e140:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810e142:	2b09      	cmp	r3, #9
 810e144:	d864      	bhi.n	810e210 <_dtoa_r+0x280>
 810e146:	2b05      	cmp	r3, #5
 810e148:	bfc4      	itt	gt
 810e14a:	3b04      	subgt	r3, #4
 810e14c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 810e14e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810e150:	f1a3 0302 	sub.w	r3, r3, #2
 810e154:	bfcc      	ite	gt
 810e156:	2400      	movgt	r4, #0
 810e158:	2401      	movle	r4, #1
 810e15a:	2b03      	cmp	r3, #3
 810e15c:	d863      	bhi.n	810e226 <_dtoa_r+0x296>
 810e15e:	e8df f003 	tbb	[pc, r3]
 810e162:	372a      	.short	0x372a
 810e164:	5535      	.short	0x5535
 810e166:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 810e16a:	441e      	add	r6, r3
 810e16c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 810e170:	2b20      	cmp	r3, #32
 810e172:	bfc1      	itttt	gt
 810e174:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 810e178:	409f      	lslgt	r7, r3
 810e17a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 810e17e:	fa24 f303 	lsrgt.w	r3, r4, r3
 810e182:	bfd6      	itet	le
 810e184:	f1c3 0320 	rsble	r3, r3, #32
 810e188:	ea47 0003 	orrgt.w	r0, r7, r3
 810e18c:	fa04 f003 	lslle.w	r0, r4, r3
 810e190:	f7f2 fa40 	bl	8100614 <__aeabi_ui2d>
 810e194:	2201      	movs	r2, #1
 810e196:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 810e19a:	3e01      	subs	r6, #1
 810e19c:	9214      	str	r2, [sp, #80]	@ 0x50
 810e19e:	e777      	b.n	810e090 <_dtoa_r+0x100>
 810e1a0:	2301      	movs	r3, #1
 810e1a2:	e7b8      	b.n	810e116 <_dtoa_r+0x186>
 810e1a4:	9012      	str	r0, [sp, #72]	@ 0x48
 810e1a6:	e7b7      	b.n	810e118 <_dtoa_r+0x188>
 810e1a8:	427b      	negs	r3, r7
 810e1aa:	930a      	str	r3, [sp, #40]	@ 0x28
 810e1ac:	2300      	movs	r3, #0
 810e1ae:	eba8 0807 	sub.w	r8, r8, r7
 810e1b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 810e1b4:	e7c4      	b.n	810e140 <_dtoa_r+0x1b0>
 810e1b6:	2300      	movs	r3, #0
 810e1b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 810e1ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810e1bc:	2b00      	cmp	r3, #0
 810e1be:	dc35      	bgt.n	810e22c <_dtoa_r+0x29c>
 810e1c0:	2301      	movs	r3, #1
 810e1c2:	9300      	str	r3, [sp, #0]
 810e1c4:	9307      	str	r3, [sp, #28]
 810e1c6:	461a      	mov	r2, r3
 810e1c8:	920e      	str	r2, [sp, #56]	@ 0x38
 810e1ca:	e00b      	b.n	810e1e4 <_dtoa_r+0x254>
 810e1cc:	2301      	movs	r3, #1
 810e1ce:	e7f3      	b.n	810e1b8 <_dtoa_r+0x228>
 810e1d0:	2300      	movs	r3, #0
 810e1d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 810e1d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810e1d6:	18fb      	adds	r3, r7, r3
 810e1d8:	9300      	str	r3, [sp, #0]
 810e1da:	3301      	adds	r3, #1
 810e1dc:	2b01      	cmp	r3, #1
 810e1de:	9307      	str	r3, [sp, #28]
 810e1e0:	bfb8      	it	lt
 810e1e2:	2301      	movlt	r3, #1
 810e1e4:	f8db 001c 	ldr.w	r0, [fp, #28]
 810e1e8:	2100      	movs	r1, #0
 810e1ea:	2204      	movs	r2, #4
 810e1ec:	f102 0514 	add.w	r5, r2, #20
 810e1f0:	429d      	cmp	r5, r3
 810e1f2:	d91f      	bls.n	810e234 <_dtoa_r+0x2a4>
 810e1f4:	6041      	str	r1, [r0, #4]
 810e1f6:	4658      	mov	r0, fp
 810e1f8:	f000 fd8e 	bl	810ed18 <_Balloc>
 810e1fc:	4682      	mov	sl, r0
 810e1fe:	2800      	cmp	r0, #0
 810e200:	d13c      	bne.n	810e27c <_dtoa_r+0x2ec>
 810e202:	4b1b      	ldr	r3, [pc, #108]	@ (810e270 <_dtoa_r+0x2e0>)
 810e204:	4602      	mov	r2, r0
 810e206:	f240 11af 	movw	r1, #431	@ 0x1af
 810e20a:	e6d8      	b.n	810dfbe <_dtoa_r+0x2e>
 810e20c:	2301      	movs	r3, #1
 810e20e:	e7e0      	b.n	810e1d2 <_dtoa_r+0x242>
 810e210:	2401      	movs	r4, #1
 810e212:	2300      	movs	r3, #0
 810e214:	9309      	str	r3, [sp, #36]	@ 0x24
 810e216:	940b      	str	r4, [sp, #44]	@ 0x2c
 810e218:	f04f 33ff 	mov.w	r3, #4294967295
 810e21c:	9300      	str	r3, [sp, #0]
 810e21e:	9307      	str	r3, [sp, #28]
 810e220:	2200      	movs	r2, #0
 810e222:	2312      	movs	r3, #18
 810e224:	e7d0      	b.n	810e1c8 <_dtoa_r+0x238>
 810e226:	2301      	movs	r3, #1
 810e228:	930b      	str	r3, [sp, #44]	@ 0x2c
 810e22a:	e7f5      	b.n	810e218 <_dtoa_r+0x288>
 810e22c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810e22e:	9300      	str	r3, [sp, #0]
 810e230:	9307      	str	r3, [sp, #28]
 810e232:	e7d7      	b.n	810e1e4 <_dtoa_r+0x254>
 810e234:	3101      	adds	r1, #1
 810e236:	0052      	lsls	r2, r2, #1
 810e238:	e7d8      	b.n	810e1ec <_dtoa_r+0x25c>
 810e23a:	bf00      	nop
 810e23c:	f3af 8000 	nop.w
 810e240:	636f4361 	.word	0x636f4361
 810e244:	3fd287a7 	.word	0x3fd287a7
 810e248:	8b60c8b3 	.word	0x8b60c8b3
 810e24c:	3fc68a28 	.word	0x3fc68a28
 810e250:	509f79fb 	.word	0x509f79fb
 810e254:	3fd34413 	.word	0x3fd34413
 810e258:	08111420 	.word	0x08111420
 810e25c:	08111511 	.word	0x08111511
 810e260:	7ff00000 	.word	0x7ff00000
 810e264:	081114a0 	.word	0x081114a0
 810e268:	3ff80000 	.word	0x3ff80000
 810e26c:	08111608 	.word	0x08111608
 810e270:	08111569 	.word	0x08111569
 810e274:	0811150d 	.word	0x0811150d
 810e278:	0811149f 	.word	0x0811149f
 810e27c:	f8db 301c 	ldr.w	r3, [fp, #28]
 810e280:	6018      	str	r0, [r3, #0]
 810e282:	9b07      	ldr	r3, [sp, #28]
 810e284:	2b0e      	cmp	r3, #14
 810e286:	f200 80a4 	bhi.w	810e3d2 <_dtoa_r+0x442>
 810e28a:	2c00      	cmp	r4, #0
 810e28c:	f000 80a1 	beq.w	810e3d2 <_dtoa_r+0x442>
 810e290:	2f00      	cmp	r7, #0
 810e292:	dd33      	ble.n	810e2fc <_dtoa_r+0x36c>
 810e294:	4bad      	ldr	r3, [pc, #692]	@ (810e54c <_dtoa_r+0x5bc>)
 810e296:	f007 020f 	and.w	r2, r7, #15
 810e29a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810e29e:	ed93 7b00 	vldr	d7, [r3]
 810e2a2:	05f8      	lsls	r0, r7, #23
 810e2a4:	ed8d 7b04 	vstr	d7, [sp, #16]
 810e2a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 810e2ac:	d516      	bpl.n	810e2dc <_dtoa_r+0x34c>
 810e2ae:	4ba8      	ldr	r3, [pc, #672]	@ (810e550 <_dtoa_r+0x5c0>)
 810e2b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810e2b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 810e2b8:	f7f2 fb50 	bl	810095c <__aeabi_ddiv>
 810e2bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810e2c0:	f004 040f 	and.w	r4, r4, #15
 810e2c4:	2603      	movs	r6, #3
 810e2c6:	4da2      	ldr	r5, [pc, #648]	@ (810e550 <_dtoa_r+0x5c0>)
 810e2c8:	b954      	cbnz	r4, 810e2e0 <_dtoa_r+0x350>
 810e2ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810e2ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810e2d2:	f7f2 fb43 	bl	810095c <__aeabi_ddiv>
 810e2d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810e2da:	e028      	b.n	810e32e <_dtoa_r+0x39e>
 810e2dc:	2602      	movs	r6, #2
 810e2de:	e7f2      	b.n	810e2c6 <_dtoa_r+0x336>
 810e2e0:	07e1      	lsls	r1, r4, #31
 810e2e2:	d508      	bpl.n	810e2f6 <_dtoa_r+0x366>
 810e2e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 810e2e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 810e2ec:	f7f2 fa0c 	bl	8100708 <__aeabi_dmul>
 810e2f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 810e2f4:	3601      	adds	r6, #1
 810e2f6:	1064      	asrs	r4, r4, #1
 810e2f8:	3508      	adds	r5, #8
 810e2fa:	e7e5      	b.n	810e2c8 <_dtoa_r+0x338>
 810e2fc:	f000 80d2 	beq.w	810e4a4 <_dtoa_r+0x514>
 810e300:	427c      	negs	r4, r7
 810e302:	4b92      	ldr	r3, [pc, #584]	@ (810e54c <_dtoa_r+0x5bc>)
 810e304:	4d92      	ldr	r5, [pc, #584]	@ (810e550 <_dtoa_r+0x5c0>)
 810e306:	f004 020f 	and.w	r2, r4, #15
 810e30a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810e30e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810e312:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810e316:	f7f2 f9f7 	bl	8100708 <__aeabi_dmul>
 810e31a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810e31e:	1124      	asrs	r4, r4, #4
 810e320:	2300      	movs	r3, #0
 810e322:	2602      	movs	r6, #2
 810e324:	2c00      	cmp	r4, #0
 810e326:	f040 80b2 	bne.w	810e48e <_dtoa_r+0x4fe>
 810e32a:	2b00      	cmp	r3, #0
 810e32c:	d1d3      	bne.n	810e2d6 <_dtoa_r+0x346>
 810e32e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 810e330:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 810e334:	2b00      	cmp	r3, #0
 810e336:	f000 80b7 	beq.w	810e4a8 <_dtoa_r+0x518>
 810e33a:	4b86      	ldr	r3, [pc, #536]	@ (810e554 <_dtoa_r+0x5c4>)
 810e33c:	2200      	movs	r2, #0
 810e33e:	4620      	mov	r0, r4
 810e340:	4629      	mov	r1, r5
 810e342:	f7f2 fc53 	bl	8100bec <__aeabi_dcmplt>
 810e346:	2800      	cmp	r0, #0
 810e348:	f000 80ae 	beq.w	810e4a8 <_dtoa_r+0x518>
 810e34c:	9b07      	ldr	r3, [sp, #28]
 810e34e:	2b00      	cmp	r3, #0
 810e350:	f000 80aa 	beq.w	810e4a8 <_dtoa_r+0x518>
 810e354:	9b00      	ldr	r3, [sp, #0]
 810e356:	2b00      	cmp	r3, #0
 810e358:	dd37      	ble.n	810e3ca <_dtoa_r+0x43a>
 810e35a:	1e7b      	subs	r3, r7, #1
 810e35c:	9304      	str	r3, [sp, #16]
 810e35e:	4620      	mov	r0, r4
 810e360:	4b7d      	ldr	r3, [pc, #500]	@ (810e558 <_dtoa_r+0x5c8>)
 810e362:	2200      	movs	r2, #0
 810e364:	4629      	mov	r1, r5
 810e366:	f7f2 f9cf 	bl	8100708 <__aeabi_dmul>
 810e36a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810e36e:	9c00      	ldr	r4, [sp, #0]
 810e370:	3601      	adds	r6, #1
 810e372:	4630      	mov	r0, r6
 810e374:	f7f2 f95e 	bl	8100634 <__aeabi_i2d>
 810e378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810e37c:	f7f2 f9c4 	bl	8100708 <__aeabi_dmul>
 810e380:	4b76      	ldr	r3, [pc, #472]	@ (810e55c <_dtoa_r+0x5cc>)
 810e382:	2200      	movs	r2, #0
 810e384:	f7f2 f80a 	bl	810039c <__adddf3>
 810e388:	4605      	mov	r5, r0
 810e38a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 810e38e:	2c00      	cmp	r4, #0
 810e390:	f040 808d 	bne.w	810e4ae <_dtoa_r+0x51e>
 810e394:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810e398:	4b71      	ldr	r3, [pc, #452]	@ (810e560 <_dtoa_r+0x5d0>)
 810e39a:	2200      	movs	r2, #0
 810e39c:	f7f1 fffc 	bl	8100398 <__aeabi_dsub>
 810e3a0:	4602      	mov	r2, r0
 810e3a2:	460b      	mov	r3, r1
 810e3a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 810e3a8:	462a      	mov	r2, r5
 810e3aa:	4633      	mov	r3, r6
 810e3ac:	f7f2 fc3c 	bl	8100c28 <__aeabi_dcmpgt>
 810e3b0:	2800      	cmp	r0, #0
 810e3b2:	f040 828b 	bne.w	810e8cc <_dtoa_r+0x93c>
 810e3b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810e3ba:	462a      	mov	r2, r5
 810e3bc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 810e3c0:	f7f2 fc14 	bl	8100bec <__aeabi_dcmplt>
 810e3c4:	2800      	cmp	r0, #0
 810e3c6:	f040 8128 	bne.w	810e61a <_dtoa_r+0x68a>
 810e3ca:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 810e3ce:	e9cd 3402 	strd	r3, r4, [sp, #8]
 810e3d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 810e3d4:	2b00      	cmp	r3, #0
 810e3d6:	f2c0 815a 	blt.w	810e68e <_dtoa_r+0x6fe>
 810e3da:	2f0e      	cmp	r7, #14
 810e3dc:	f300 8157 	bgt.w	810e68e <_dtoa_r+0x6fe>
 810e3e0:	4b5a      	ldr	r3, [pc, #360]	@ (810e54c <_dtoa_r+0x5bc>)
 810e3e2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 810e3e6:	ed93 7b00 	vldr	d7, [r3]
 810e3ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810e3ec:	2b00      	cmp	r3, #0
 810e3ee:	ed8d 7b00 	vstr	d7, [sp]
 810e3f2:	da03      	bge.n	810e3fc <_dtoa_r+0x46c>
 810e3f4:	9b07      	ldr	r3, [sp, #28]
 810e3f6:	2b00      	cmp	r3, #0
 810e3f8:	f340 8101 	ble.w	810e5fe <_dtoa_r+0x66e>
 810e3fc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 810e400:	4656      	mov	r6, sl
 810e402:	e9dd 2300 	ldrd	r2, r3, [sp]
 810e406:	4620      	mov	r0, r4
 810e408:	4629      	mov	r1, r5
 810e40a:	f7f2 faa7 	bl	810095c <__aeabi_ddiv>
 810e40e:	f7f2 fc2b 	bl	8100c68 <__aeabi_d2iz>
 810e412:	4680      	mov	r8, r0
 810e414:	f7f2 f90e 	bl	8100634 <__aeabi_i2d>
 810e418:	e9dd 2300 	ldrd	r2, r3, [sp]
 810e41c:	f7f2 f974 	bl	8100708 <__aeabi_dmul>
 810e420:	4602      	mov	r2, r0
 810e422:	460b      	mov	r3, r1
 810e424:	4620      	mov	r0, r4
 810e426:	4629      	mov	r1, r5
 810e428:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 810e42c:	f7f1 ffb4 	bl	8100398 <__aeabi_dsub>
 810e430:	f806 4b01 	strb.w	r4, [r6], #1
 810e434:	9d07      	ldr	r5, [sp, #28]
 810e436:	eba6 040a 	sub.w	r4, r6, sl
 810e43a:	42a5      	cmp	r5, r4
 810e43c:	4602      	mov	r2, r0
 810e43e:	460b      	mov	r3, r1
 810e440:	f040 8117 	bne.w	810e672 <_dtoa_r+0x6e2>
 810e444:	f7f1 ffaa 	bl	810039c <__adddf3>
 810e448:	e9dd 2300 	ldrd	r2, r3, [sp]
 810e44c:	4604      	mov	r4, r0
 810e44e:	460d      	mov	r5, r1
 810e450:	f7f2 fbea 	bl	8100c28 <__aeabi_dcmpgt>
 810e454:	2800      	cmp	r0, #0
 810e456:	f040 80f9 	bne.w	810e64c <_dtoa_r+0x6bc>
 810e45a:	e9dd 2300 	ldrd	r2, r3, [sp]
 810e45e:	4620      	mov	r0, r4
 810e460:	4629      	mov	r1, r5
 810e462:	f7f2 fbb9 	bl	8100bd8 <__aeabi_dcmpeq>
 810e466:	b118      	cbz	r0, 810e470 <_dtoa_r+0x4e0>
 810e468:	f018 0f01 	tst.w	r8, #1
 810e46c:	f040 80ee 	bne.w	810e64c <_dtoa_r+0x6bc>
 810e470:	4649      	mov	r1, r9
 810e472:	4658      	mov	r0, fp
 810e474:	f000 fc90 	bl	810ed98 <_Bfree>
 810e478:	2300      	movs	r3, #0
 810e47a:	7033      	strb	r3, [r6, #0]
 810e47c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 810e47e:	3701      	adds	r7, #1
 810e480:	601f      	str	r7, [r3, #0]
 810e482:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 810e484:	2b00      	cmp	r3, #0
 810e486:	f000 831d 	beq.w	810eac4 <_dtoa_r+0xb34>
 810e48a:	601e      	str	r6, [r3, #0]
 810e48c:	e31a      	b.n	810eac4 <_dtoa_r+0xb34>
 810e48e:	07e2      	lsls	r2, r4, #31
 810e490:	d505      	bpl.n	810e49e <_dtoa_r+0x50e>
 810e492:	e9d5 2300 	ldrd	r2, r3, [r5]
 810e496:	f7f2 f937 	bl	8100708 <__aeabi_dmul>
 810e49a:	3601      	adds	r6, #1
 810e49c:	2301      	movs	r3, #1
 810e49e:	1064      	asrs	r4, r4, #1
 810e4a0:	3508      	adds	r5, #8
 810e4a2:	e73f      	b.n	810e324 <_dtoa_r+0x394>
 810e4a4:	2602      	movs	r6, #2
 810e4a6:	e742      	b.n	810e32e <_dtoa_r+0x39e>
 810e4a8:	9c07      	ldr	r4, [sp, #28]
 810e4aa:	9704      	str	r7, [sp, #16]
 810e4ac:	e761      	b.n	810e372 <_dtoa_r+0x3e2>
 810e4ae:	4b27      	ldr	r3, [pc, #156]	@ (810e54c <_dtoa_r+0x5bc>)
 810e4b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 810e4b2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 810e4b6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 810e4ba:	4454      	add	r4, sl
 810e4bc:	2900      	cmp	r1, #0
 810e4be:	d053      	beq.n	810e568 <_dtoa_r+0x5d8>
 810e4c0:	4928      	ldr	r1, [pc, #160]	@ (810e564 <_dtoa_r+0x5d4>)
 810e4c2:	2000      	movs	r0, #0
 810e4c4:	f7f2 fa4a 	bl	810095c <__aeabi_ddiv>
 810e4c8:	4633      	mov	r3, r6
 810e4ca:	462a      	mov	r2, r5
 810e4cc:	f7f1 ff64 	bl	8100398 <__aeabi_dsub>
 810e4d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 810e4d4:	4656      	mov	r6, sl
 810e4d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810e4da:	f7f2 fbc5 	bl	8100c68 <__aeabi_d2iz>
 810e4de:	4605      	mov	r5, r0
 810e4e0:	f7f2 f8a8 	bl	8100634 <__aeabi_i2d>
 810e4e4:	4602      	mov	r2, r0
 810e4e6:	460b      	mov	r3, r1
 810e4e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810e4ec:	f7f1 ff54 	bl	8100398 <__aeabi_dsub>
 810e4f0:	3530      	adds	r5, #48	@ 0x30
 810e4f2:	4602      	mov	r2, r0
 810e4f4:	460b      	mov	r3, r1
 810e4f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 810e4fa:	f806 5b01 	strb.w	r5, [r6], #1
 810e4fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 810e502:	f7f2 fb73 	bl	8100bec <__aeabi_dcmplt>
 810e506:	2800      	cmp	r0, #0
 810e508:	d171      	bne.n	810e5ee <_dtoa_r+0x65e>
 810e50a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810e50e:	4911      	ldr	r1, [pc, #68]	@ (810e554 <_dtoa_r+0x5c4>)
 810e510:	2000      	movs	r0, #0
 810e512:	f7f1 ff41 	bl	8100398 <__aeabi_dsub>
 810e516:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 810e51a:	f7f2 fb67 	bl	8100bec <__aeabi_dcmplt>
 810e51e:	2800      	cmp	r0, #0
 810e520:	f040 8095 	bne.w	810e64e <_dtoa_r+0x6be>
 810e524:	42a6      	cmp	r6, r4
 810e526:	f43f af50 	beq.w	810e3ca <_dtoa_r+0x43a>
 810e52a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 810e52e:	4b0a      	ldr	r3, [pc, #40]	@ (810e558 <_dtoa_r+0x5c8>)
 810e530:	2200      	movs	r2, #0
 810e532:	f7f2 f8e9 	bl	8100708 <__aeabi_dmul>
 810e536:	4b08      	ldr	r3, [pc, #32]	@ (810e558 <_dtoa_r+0x5c8>)
 810e538:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 810e53c:	2200      	movs	r2, #0
 810e53e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810e542:	f7f2 f8e1 	bl	8100708 <__aeabi_dmul>
 810e546:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810e54a:	e7c4      	b.n	810e4d6 <_dtoa_r+0x546>
 810e54c:	08111608 	.word	0x08111608
 810e550:	081115e0 	.word	0x081115e0
 810e554:	3ff00000 	.word	0x3ff00000
 810e558:	40240000 	.word	0x40240000
 810e55c:	401c0000 	.word	0x401c0000
 810e560:	40140000 	.word	0x40140000
 810e564:	3fe00000 	.word	0x3fe00000
 810e568:	4631      	mov	r1, r6
 810e56a:	4628      	mov	r0, r5
 810e56c:	f7f2 f8cc 	bl	8100708 <__aeabi_dmul>
 810e570:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 810e574:	9415      	str	r4, [sp, #84]	@ 0x54
 810e576:	4656      	mov	r6, sl
 810e578:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810e57c:	f7f2 fb74 	bl	8100c68 <__aeabi_d2iz>
 810e580:	4605      	mov	r5, r0
 810e582:	f7f2 f857 	bl	8100634 <__aeabi_i2d>
 810e586:	4602      	mov	r2, r0
 810e588:	460b      	mov	r3, r1
 810e58a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810e58e:	f7f1 ff03 	bl	8100398 <__aeabi_dsub>
 810e592:	3530      	adds	r5, #48	@ 0x30
 810e594:	f806 5b01 	strb.w	r5, [r6], #1
 810e598:	4602      	mov	r2, r0
 810e59a:	460b      	mov	r3, r1
 810e59c:	42a6      	cmp	r6, r4
 810e59e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 810e5a2:	f04f 0200 	mov.w	r2, #0
 810e5a6:	d124      	bne.n	810e5f2 <_dtoa_r+0x662>
 810e5a8:	4bac      	ldr	r3, [pc, #688]	@ (810e85c <_dtoa_r+0x8cc>)
 810e5aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 810e5ae:	f7f1 fef5 	bl	810039c <__adddf3>
 810e5b2:	4602      	mov	r2, r0
 810e5b4:	460b      	mov	r3, r1
 810e5b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810e5ba:	f7f2 fb35 	bl	8100c28 <__aeabi_dcmpgt>
 810e5be:	2800      	cmp	r0, #0
 810e5c0:	d145      	bne.n	810e64e <_dtoa_r+0x6be>
 810e5c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 810e5c6:	49a5      	ldr	r1, [pc, #660]	@ (810e85c <_dtoa_r+0x8cc>)
 810e5c8:	2000      	movs	r0, #0
 810e5ca:	f7f1 fee5 	bl	8100398 <__aeabi_dsub>
 810e5ce:	4602      	mov	r2, r0
 810e5d0:	460b      	mov	r3, r1
 810e5d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810e5d6:	f7f2 fb09 	bl	8100bec <__aeabi_dcmplt>
 810e5da:	2800      	cmp	r0, #0
 810e5dc:	f43f aef5 	beq.w	810e3ca <_dtoa_r+0x43a>
 810e5e0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 810e5e2:	1e73      	subs	r3, r6, #1
 810e5e4:	9315      	str	r3, [sp, #84]	@ 0x54
 810e5e6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 810e5ea:	2b30      	cmp	r3, #48	@ 0x30
 810e5ec:	d0f8      	beq.n	810e5e0 <_dtoa_r+0x650>
 810e5ee:	9f04      	ldr	r7, [sp, #16]
 810e5f0:	e73e      	b.n	810e470 <_dtoa_r+0x4e0>
 810e5f2:	4b9b      	ldr	r3, [pc, #620]	@ (810e860 <_dtoa_r+0x8d0>)
 810e5f4:	f7f2 f888 	bl	8100708 <__aeabi_dmul>
 810e5f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810e5fc:	e7bc      	b.n	810e578 <_dtoa_r+0x5e8>
 810e5fe:	d10c      	bne.n	810e61a <_dtoa_r+0x68a>
 810e600:	4b98      	ldr	r3, [pc, #608]	@ (810e864 <_dtoa_r+0x8d4>)
 810e602:	2200      	movs	r2, #0
 810e604:	e9dd 0100 	ldrd	r0, r1, [sp]
 810e608:	f7f2 f87e 	bl	8100708 <__aeabi_dmul>
 810e60c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810e610:	f7f2 fb00 	bl	8100c14 <__aeabi_dcmpge>
 810e614:	2800      	cmp	r0, #0
 810e616:	f000 8157 	beq.w	810e8c8 <_dtoa_r+0x938>
 810e61a:	2400      	movs	r4, #0
 810e61c:	4625      	mov	r5, r4
 810e61e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810e620:	43db      	mvns	r3, r3
 810e622:	9304      	str	r3, [sp, #16]
 810e624:	4656      	mov	r6, sl
 810e626:	2700      	movs	r7, #0
 810e628:	4621      	mov	r1, r4
 810e62a:	4658      	mov	r0, fp
 810e62c:	f000 fbb4 	bl	810ed98 <_Bfree>
 810e630:	2d00      	cmp	r5, #0
 810e632:	d0dc      	beq.n	810e5ee <_dtoa_r+0x65e>
 810e634:	b12f      	cbz	r7, 810e642 <_dtoa_r+0x6b2>
 810e636:	42af      	cmp	r7, r5
 810e638:	d003      	beq.n	810e642 <_dtoa_r+0x6b2>
 810e63a:	4639      	mov	r1, r7
 810e63c:	4658      	mov	r0, fp
 810e63e:	f000 fbab 	bl	810ed98 <_Bfree>
 810e642:	4629      	mov	r1, r5
 810e644:	4658      	mov	r0, fp
 810e646:	f000 fba7 	bl	810ed98 <_Bfree>
 810e64a:	e7d0      	b.n	810e5ee <_dtoa_r+0x65e>
 810e64c:	9704      	str	r7, [sp, #16]
 810e64e:	4633      	mov	r3, r6
 810e650:	461e      	mov	r6, r3
 810e652:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810e656:	2a39      	cmp	r2, #57	@ 0x39
 810e658:	d107      	bne.n	810e66a <_dtoa_r+0x6da>
 810e65a:	459a      	cmp	sl, r3
 810e65c:	d1f8      	bne.n	810e650 <_dtoa_r+0x6c0>
 810e65e:	9a04      	ldr	r2, [sp, #16]
 810e660:	3201      	adds	r2, #1
 810e662:	9204      	str	r2, [sp, #16]
 810e664:	2230      	movs	r2, #48	@ 0x30
 810e666:	f88a 2000 	strb.w	r2, [sl]
 810e66a:	781a      	ldrb	r2, [r3, #0]
 810e66c:	3201      	adds	r2, #1
 810e66e:	701a      	strb	r2, [r3, #0]
 810e670:	e7bd      	b.n	810e5ee <_dtoa_r+0x65e>
 810e672:	4b7b      	ldr	r3, [pc, #492]	@ (810e860 <_dtoa_r+0x8d0>)
 810e674:	2200      	movs	r2, #0
 810e676:	f7f2 f847 	bl	8100708 <__aeabi_dmul>
 810e67a:	2200      	movs	r2, #0
 810e67c:	2300      	movs	r3, #0
 810e67e:	4604      	mov	r4, r0
 810e680:	460d      	mov	r5, r1
 810e682:	f7f2 faa9 	bl	8100bd8 <__aeabi_dcmpeq>
 810e686:	2800      	cmp	r0, #0
 810e688:	f43f aebb 	beq.w	810e402 <_dtoa_r+0x472>
 810e68c:	e6f0      	b.n	810e470 <_dtoa_r+0x4e0>
 810e68e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 810e690:	2a00      	cmp	r2, #0
 810e692:	f000 80db 	beq.w	810e84c <_dtoa_r+0x8bc>
 810e696:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810e698:	2a01      	cmp	r2, #1
 810e69a:	f300 80bf 	bgt.w	810e81c <_dtoa_r+0x88c>
 810e69e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 810e6a0:	2a00      	cmp	r2, #0
 810e6a2:	f000 80b7 	beq.w	810e814 <_dtoa_r+0x884>
 810e6a6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 810e6aa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 810e6ac:	4646      	mov	r6, r8
 810e6ae:	9a08      	ldr	r2, [sp, #32]
 810e6b0:	2101      	movs	r1, #1
 810e6b2:	441a      	add	r2, r3
 810e6b4:	4658      	mov	r0, fp
 810e6b6:	4498      	add	r8, r3
 810e6b8:	9208      	str	r2, [sp, #32]
 810e6ba:	f000 fc6b 	bl	810ef94 <__i2b>
 810e6be:	4605      	mov	r5, r0
 810e6c0:	b15e      	cbz	r6, 810e6da <_dtoa_r+0x74a>
 810e6c2:	9b08      	ldr	r3, [sp, #32]
 810e6c4:	2b00      	cmp	r3, #0
 810e6c6:	dd08      	ble.n	810e6da <_dtoa_r+0x74a>
 810e6c8:	42b3      	cmp	r3, r6
 810e6ca:	9a08      	ldr	r2, [sp, #32]
 810e6cc:	bfa8      	it	ge
 810e6ce:	4633      	movge	r3, r6
 810e6d0:	eba8 0803 	sub.w	r8, r8, r3
 810e6d4:	1af6      	subs	r6, r6, r3
 810e6d6:	1ad3      	subs	r3, r2, r3
 810e6d8:	9308      	str	r3, [sp, #32]
 810e6da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810e6dc:	b1f3      	cbz	r3, 810e71c <_dtoa_r+0x78c>
 810e6de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810e6e0:	2b00      	cmp	r3, #0
 810e6e2:	f000 80b7 	beq.w	810e854 <_dtoa_r+0x8c4>
 810e6e6:	b18c      	cbz	r4, 810e70c <_dtoa_r+0x77c>
 810e6e8:	4629      	mov	r1, r5
 810e6ea:	4622      	mov	r2, r4
 810e6ec:	4658      	mov	r0, fp
 810e6ee:	f000 fd11 	bl	810f114 <__pow5mult>
 810e6f2:	464a      	mov	r2, r9
 810e6f4:	4601      	mov	r1, r0
 810e6f6:	4605      	mov	r5, r0
 810e6f8:	4658      	mov	r0, fp
 810e6fa:	f000 fc61 	bl	810efc0 <__multiply>
 810e6fe:	4649      	mov	r1, r9
 810e700:	9004      	str	r0, [sp, #16]
 810e702:	4658      	mov	r0, fp
 810e704:	f000 fb48 	bl	810ed98 <_Bfree>
 810e708:	9b04      	ldr	r3, [sp, #16]
 810e70a:	4699      	mov	r9, r3
 810e70c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810e70e:	1b1a      	subs	r2, r3, r4
 810e710:	d004      	beq.n	810e71c <_dtoa_r+0x78c>
 810e712:	4649      	mov	r1, r9
 810e714:	4658      	mov	r0, fp
 810e716:	f000 fcfd 	bl	810f114 <__pow5mult>
 810e71a:	4681      	mov	r9, r0
 810e71c:	2101      	movs	r1, #1
 810e71e:	4658      	mov	r0, fp
 810e720:	f000 fc38 	bl	810ef94 <__i2b>
 810e724:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810e726:	4604      	mov	r4, r0
 810e728:	2b00      	cmp	r3, #0
 810e72a:	f000 81cf 	beq.w	810eacc <_dtoa_r+0xb3c>
 810e72e:	461a      	mov	r2, r3
 810e730:	4601      	mov	r1, r0
 810e732:	4658      	mov	r0, fp
 810e734:	f000 fcee 	bl	810f114 <__pow5mult>
 810e738:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810e73a:	2b01      	cmp	r3, #1
 810e73c:	4604      	mov	r4, r0
 810e73e:	f300 8095 	bgt.w	810e86c <_dtoa_r+0x8dc>
 810e742:	9b02      	ldr	r3, [sp, #8]
 810e744:	2b00      	cmp	r3, #0
 810e746:	f040 8087 	bne.w	810e858 <_dtoa_r+0x8c8>
 810e74a:	9b03      	ldr	r3, [sp, #12]
 810e74c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810e750:	2b00      	cmp	r3, #0
 810e752:	f040 8089 	bne.w	810e868 <_dtoa_r+0x8d8>
 810e756:	9b03      	ldr	r3, [sp, #12]
 810e758:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 810e75c:	0d1b      	lsrs	r3, r3, #20
 810e75e:	051b      	lsls	r3, r3, #20
 810e760:	b12b      	cbz	r3, 810e76e <_dtoa_r+0x7de>
 810e762:	9b08      	ldr	r3, [sp, #32]
 810e764:	3301      	adds	r3, #1
 810e766:	9308      	str	r3, [sp, #32]
 810e768:	f108 0801 	add.w	r8, r8, #1
 810e76c:	2301      	movs	r3, #1
 810e76e:	930a      	str	r3, [sp, #40]	@ 0x28
 810e770:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810e772:	2b00      	cmp	r3, #0
 810e774:	f000 81b0 	beq.w	810ead8 <_dtoa_r+0xb48>
 810e778:	6923      	ldr	r3, [r4, #16]
 810e77a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 810e77e:	6918      	ldr	r0, [r3, #16]
 810e780:	f000 fbbc 	bl	810eefc <__hi0bits>
 810e784:	f1c0 0020 	rsb	r0, r0, #32
 810e788:	9b08      	ldr	r3, [sp, #32]
 810e78a:	4418      	add	r0, r3
 810e78c:	f010 001f 	ands.w	r0, r0, #31
 810e790:	d077      	beq.n	810e882 <_dtoa_r+0x8f2>
 810e792:	f1c0 0320 	rsb	r3, r0, #32
 810e796:	2b04      	cmp	r3, #4
 810e798:	dd6b      	ble.n	810e872 <_dtoa_r+0x8e2>
 810e79a:	9b08      	ldr	r3, [sp, #32]
 810e79c:	f1c0 001c 	rsb	r0, r0, #28
 810e7a0:	4403      	add	r3, r0
 810e7a2:	4480      	add	r8, r0
 810e7a4:	4406      	add	r6, r0
 810e7a6:	9308      	str	r3, [sp, #32]
 810e7a8:	f1b8 0f00 	cmp.w	r8, #0
 810e7ac:	dd05      	ble.n	810e7ba <_dtoa_r+0x82a>
 810e7ae:	4649      	mov	r1, r9
 810e7b0:	4642      	mov	r2, r8
 810e7b2:	4658      	mov	r0, fp
 810e7b4:	f000 fd08 	bl	810f1c8 <__lshift>
 810e7b8:	4681      	mov	r9, r0
 810e7ba:	9b08      	ldr	r3, [sp, #32]
 810e7bc:	2b00      	cmp	r3, #0
 810e7be:	dd05      	ble.n	810e7cc <_dtoa_r+0x83c>
 810e7c0:	4621      	mov	r1, r4
 810e7c2:	461a      	mov	r2, r3
 810e7c4:	4658      	mov	r0, fp
 810e7c6:	f000 fcff 	bl	810f1c8 <__lshift>
 810e7ca:	4604      	mov	r4, r0
 810e7cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 810e7ce:	2b00      	cmp	r3, #0
 810e7d0:	d059      	beq.n	810e886 <_dtoa_r+0x8f6>
 810e7d2:	4621      	mov	r1, r4
 810e7d4:	4648      	mov	r0, r9
 810e7d6:	f000 fd63 	bl	810f2a0 <__mcmp>
 810e7da:	2800      	cmp	r0, #0
 810e7dc:	da53      	bge.n	810e886 <_dtoa_r+0x8f6>
 810e7de:	1e7b      	subs	r3, r7, #1
 810e7e0:	9304      	str	r3, [sp, #16]
 810e7e2:	4649      	mov	r1, r9
 810e7e4:	2300      	movs	r3, #0
 810e7e6:	220a      	movs	r2, #10
 810e7e8:	4658      	mov	r0, fp
 810e7ea:	f000 faf7 	bl	810eddc <__multadd>
 810e7ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810e7f0:	4681      	mov	r9, r0
 810e7f2:	2b00      	cmp	r3, #0
 810e7f4:	f000 8172 	beq.w	810eadc <_dtoa_r+0xb4c>
 810e7f8:	2300      	movs	r3, #0
 810e7fa:	4629      	mov	r1, r5
 810e7fc:	220a      	movs	r2, #10
 810e7fe:	4658      	mov	r0, fp
 810e800:	f000 faec 	bl	810eddc <__multadd>
 810e804:	9b00      	ldr	r3, [sp, #0]
 810e806:	2b00      	cmp	r3, #0
 810e808:	4605      	mov	r5, r0
 810e80a:	dc67      	bgt.n	810e8dc <_dtoa_r+0x94c>
 810e80c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810e80e:	2b02      	cmp	r3, #2
 810e810:	dc41      	bgt.n	810e896 <_dtoa_r+0x906>
 810e812:	e063      	b.n	810e8dc <_dtoa_r+0x94c>
 810e814:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 810e816:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 810e81a:	e746      	b.n	810e6aa <_dtoa_r+0x71a>
 810e81c:	9b07      	ldr	r3, [sp, #28]
 810e81e:	1e5c      	subs	r4, r3, #1
 810e820:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810e822:	42a3      	cmp	r3, r4
 810e824:	bfbf      	itttt	lt
 810e826:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 810e828:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 810e82a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 810e82c:	1ae3      	sublt	r3, r4, r3
 810e82e:	bfb4      	ite	lt
 810e830:	18d2      	addlt	r2, r2, r3
 810e832:	1b1c      	subge	r4, r3, r4
 810e834:	9b07      	ldr	r3, [sp, #28]
 810e836:	bfbc      	itt	lt
 810e838:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 810e83a:	2400      	movlt	r4, #0
 810e83c:	2b00      	cmp	r3, #0
 810e83e:	bfb5      	itete	lt
 810e840:	eba8 0603 	sublt.w	r6, r8, r3
 810e844:	9b07      	ldrge	r3, [sp, #28]
 810e846:	2300      	movlt	r3, #0
 810e848:	4646      	movge	r6, r8
 810e84a:	e730      	b.n	810e6ae <_dtoa_r+0x71e>
 810e84c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 810e84e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 810e850:	4646      	mov	r6, r8
 810e852:	e735      	b.n	810e6c0 <_dtoa_r+0x730>
 810e854:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 810e856:	e75c      	b.n	810e712 <_dtoa_r+0x782>
 810e858:	2300      	movs	r3, #0
 810e85a:	e788      	b.n	810e76e <_dtoa_r+0x7de>
 810e85c:	3fe00000 	.word	0x3fe00000
 810e860:	40240000 	.word	0x40240000
 810e864:	40140000 	.word	0x40140000
 810e868:	9b02      	ldr	r3, [sp, #8]
 810e86a:	e780      	b.n	810e76e <_dtoa_r+0x7de>
 810e86c:	2300      	movs	r3, #0
 810e86e:	930a      	str	r3, [sp, #40]	@ 0x28
 810e870:	e782      	b.n	810e778 <_dtoa_r+0x7e8>
 810e872:	d099      	beq.n	810e7a8 <_dtoa_r+0x818>
 810e874:	9a08      	ldr	r2, [sp, #32]
 810e876:	331c      	adds	r3, #28
 810e878:	441a      	add	r2, r3
 810e87a:	4498      	add	r8, r3
 810e87c:	441e      	add	r6, r3
 810e87e:	9208      	str	r2, [sp, #32]
 810e880:	e792      	b.n	810e7a8 <_dtoa_r+0x818>
 810e882:	4603      	mov	r3, r0
 810e884:	e7f6      	b.n	810e874 <_dtoa_r+0x8e4>
 810e886:	9b07      	ldr	r3, [sp, #28]
 810e888:	9704      	str	r7, [sp, #16]
 810e88a:	2b00      	cmp	r3, #0
 810e88c:	dc20      	bgt.n	810e8d0 <_dtoa_r+0x940>
 810e88e:	9300      	str	r3, [sp, #0]
 810e890:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810e892:	2b02      	cmp	r3, #2
 810e894:	dd1e      	ble.n	810e8d4 <_dtoa_r+0x944>
 810e896:	9b00      	ldr	r3, [sp, #0]
 810e898:	2b00      	cmp	r3, #0
 810e89a:	f47f aec0 	bne.w	810e61e <_dtoa_r+0x68e>
 810e89e:	4621      	mov	r1, r4
 810e8a0:	2205      	movs	r2, #5
 810e8a2:	4658      	mov	r0, fp
 810e8a4:	f000 fa9a 	bl	810eddc <__multadd>
 810e8a8:	4601      	mov	r1, r0
 810e8aa:	4604      	mov	r4, r0
 810e8ac:	4648      	mov	r0, r9
 810e8ae:	f000 fcf7 	bl	810f2a0 <__mcmp>
 810e8b2:	2800      	cmp	r0, #0
 810e8b4:	f77f aeb3 	ble.w	810e61e <_dtoa_r+0x68e>
 810e8b8:	4656      	mov	r6, sl
 810e8ba:	2331      	movs	r3, #49	@ 0x31
 810e8bc:	f806 3b01 	strb.w	r3, [r6], #1
 810e8c0:	9b04      	ldr	r3, [sp, #16]
 810e8c2:	3301      	adds	r3, #1
 810e8c4:	9304      	str	r3, [sp, #16]
 810e8c6:	e6ae      	b.n	810e626 <_dtoa_r+0x696>
 810e8c8:	9c07      	ldr	r4, [sp, #28]
 810e8ca:	9704      	str	r7, [sp, #16]
 810e8cc:	4625      	mov	r5, r4
 810e8ce:	e7f3      	b.n	810e8b8 <_dtoa_r+0x928>
 810e8d0:	9b07      	ldr	r3, [sp, #28]
 810e8d2:	9300      	str	r3, [sp, #0]
 810e8d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810e8d6:	2b00      	cmp	r3, #0
 810e8d8:	f000 8104 	beq.w	810eae4 <_dtoa_r+0xb54>
 810e8dc:	2e00      	cmp	r6, #0
 810e8de:	dd05      	ble.n	810e8ec <_dtoa_r+0x95c>
 810e8e0:	4629      	mov	r1, r5
 810e8e2:	4632      	mov	r2, r6
 810e8e4:	4658      	mov	r0, fp
 810e8e6:	f000 fc6f 	bl	810f1c8 <__lshift>
 810e8ea:	4605      	mov	r5, r0
 810e8ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810e8ee:	2b00      	cmp	r3, #0
 810e8f0:	d05a      	beq.n	810e9a8 <_dtoa_r+0xa18>
 810e8f2:	6869      	ldr	r1, [r5, #4]
 810e8f4:	4658      	mov	r0, fp
 810e8f6:	f000 fa0f 	bl	810ed18 <_Balloc>
 810e8fa:	4606      	mov	r6, r0
 810e8fc:	b928      	cbnz	r0, 810e90a <_dtoa_r+0x97a>
 810e8fe:	4b84      	ldr	r3, [pc, #528]	@ (810eb10 <_dtoa_r+0xb80>)
 810e900:	4602      	mov	r2, r0
 810e902:	f240 21ef 	movw	r1, #751	@ 0x2ef
 810e906:	f7ff bb5a 	b.w	810dfbe <_dtoa_r+0x2e>
 810e90a:	692a      	ldr	r2, [r5, #16]
 810e90c:	3202      	adds	r2, #2
 810e90e:	0092      	lsls	r2, r2, #2
 810e910:	f105 010c 	add.w	r1, r5, #12
 810e914:	300c      	adds	r0, #12
 810e916:	f7ff fa7e 	bl	810de16 <memcpy>
 810e91a:	2201      	movs	r2, #1
 810e91c:	4631      	mov	r1, r6
 810e91e:	4658      	mov	r0, fp
 810e920:	f000 fc52 	bl	810f1c8 <__lshift>
 810e924:	f10a 0301 	add.w	r3, sl, #1
 810e928:	9307      	str	r3, [sp, #28]
 810e92a:	9b00      	ldr	r3, [sp, #0]
 810e92c:	4453      	add	r3, sl
 810e92e:	930b      	str	r3, [sp, #44]	@ 0x2c
 810e930:	9b02      	ldr	r3, [sp, #8]
 810e932:	f003 0301 	and.w	r3, r3, #1
 810e936:	462f      	mov	r7, r5
 810e938:	930a      	str	r3, [sp, #40]	@ 0x28
 810e93a:	4605      	mov	r5, r0
 810e93c:	9b07      	ldr	r3, [sp, #28]
 810e93e:	4621      	mov	r1, r4
 810e940:	3b01      	subs	r3, #1
 810e942:	4648      	mov	r0, r9
 810e944:	9300      	str	r3, [sp, #0]
 810e946:	f7ff fa99 	bl	810de7c <quorem>
 810e94a:	4639      	mov	r1, r7
 810e94c:	9002      	str	r0, [sp, #8]
 810e94e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 810e952:	4648      	mov	r0, r9
 810e954:	f000 fca4 	bl	810f2a0 <__mcmp>
 810e958:	462a      	mov	r2, r5
 810e95a:	9008      	str	r0, [sp, #32]
 810e95c:	4621      	mov	r1, r4
 810e95e:	4658      	mov	r0, fp
 810e960:	f000 fcba 	bl	810f2d8 <__mdiff>
 810e964:	68c2      	ldr	r2, [r0, #12]
 810e966:	4606      	mov	r6, r0
 810e968:	bb02      	cbnz	r2, 810e9ac <_dtoa_r+0xa1c>
 810e96a:	4601      	mov	r1, r0
 810e96c:	4648      	mov	r0, r9
 810e96e:	f000 fc97 	bl	810f2a0 <__mcmp>
 810e972:	4602      	mov	r2, r0
 810e974:	4631      	mov	r1, r6
 810e976:	4658      	mov	r0, fp
 810e978:	920e      	str	r2, [sp, #56]	@ 0x38
 810e97a:	f000 fa0d 	bl	810ed98 <_Bfree>
 810e97e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810e980:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810e982:	9e07      	ldr	r6, [sp, #28]
 810e984:	ea43 0102 	orr.w	r1, r3, r2
 810e988:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810e98a:	4319      	orrs	r1, r3
 810e98c:	d110      	bne.n	810e9b0 <_dtoa_r+0xa20>
 810e98e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 810e992:	d029      	beq.n	810e9e8 <_dtoa_r+0xa58>
 810e994:	9b08      	ldr	r3, [sp, #32]
 810e996:	2b00      	cmp	r3, #0
 810e998:	dd02      	ble.n	810e9a0 <_dtoa_r+0xa10>
 810e99a:	9b02      	ldr	r3, [sp, #8]
 810e99c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 810e9a0:	9b00      	ldr	r3, [sp, #0]
 810e9a2:	f883 8000 	strb.w	r8, [r3]
 810e9a6:	e63f      	b.n	810e628 <_dtoa_r+0x698>
 810e9a8:	4628      	mov	r0, r5
 810e9aa:	e7bb      	b.n	810e924 <_dtoa_r+0x994>
 810e9ac:	2201      	movs	r2, #1
 810e9ae:	e7e1      	b.n	810e974 <_dtoa_r+0x9e4>
 810e9b0:	9b08      	ldr	r3, [sp, #32]
 810e9b2:	2b00      	cmp	r3, #0
 810e9b4:	db04      	blt.n	810e9c0 <_dtoa_r+0xa30>
 810e9b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 810e9b8:	430b      	orrs	r3, r1
 810e9ba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 810e9bc:	430b      	orrs	r3, r1
 810e9be:	d120      	bne.n	810ea02 <_dtoa_r+0xa72>
 810e9c0:	2a00      	cmp	r2, #0
 810e9c2:	dded      	ble.n	810e9a0 <_dtoa_r+0xa10>
 810e9c4:	4649      	mov	r1, r9
 810e9c6:	2201      	movs	r2, #1
 810e9c8:	4658      	mov	r0, fp
 810e9ca:	f000 fbfd 	bl	810f1c8 <__lshift>
 810e9ce:	4621      	mov	r1, r4
 810e9d0:	4681      	mov	r9, r0
 810e9d2:	f000 fc65 	bl	810f2a0 <__mcmp>
 810e9d6:	2800      	cmp	r0, #0
 810e9d8:	dc03      	bgt.n	810e9e2 <_dtoa_r+0xa52>
 810e9da:	d1e1      	bne.n	810e9a0 <_dtoa_r+0xa10>
 810e9dc:	f018 0f01 	tst.w	r8, #1
 810e9e0:	d0de      	beq.n	810e9a0 <_dtoa_r+0xa10>
 810e9e2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 810e9e6:	d1d8      	bne.n	810e99a <_dtoa_r+0xa0a>
 810e9e8:	9a00      	ldr	r2, [sp, #0]
 810e9ea:	2339      	movs	r3, #57	@ 0x39
 810e9ec:	7013      	strb	r3, [r2, #0]
 810e9ee:	4633      	mov	r3, r6
 810e9f0:	461e      	mov	r6, r3
 810e9f2:	3b01      	subs	r3, #1
 810e9f4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 810e9f8:	2a39      	cmp	r2, #57	@ 0x39
 810e9fa:	d052      	beq.n	810eaa2 <_dtoa_r+0xb12>
 810e9fc:	3201      	adds	r2, #1
 810e9fe:	701a      	strb	r2, [r3, #0]
 810ea00:	e612      	b.n	810e628 <_dtoa_r+0x698>
 810ea02:	2a00      	cmp	r2, #0
 810ea04:	dd07      	ble.n	810ea16 <_dtoa_r+0xa86>
 810ea06:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 810ea0a:	d0ed      	beq.n	810e9e8 <_dtoa_r+0xa58>
 810ea0c:	9a00      	ldr	r2, [sp, #0]
 810ea0e:	f108 0301 	add.w	r3, r8, #1
 810ea12:	7013      	strb	r3, [r2, #0]
 810ea14:	e608      	b.n	810e628 <_dtoa_r+0x698>
 810ea16:	9b07      	ldr	r3, [sp, #28]
 810ea18:	9a07      	ldr	r2, [sp, #28]
 810ea1a:	f803 8c01 	strb.w	r8, [r3, #-1]
 810ea1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810ea20:	4293      	cmp	r3, r2
 810ea22:	d028      	beq.n	810ea76 <_dtoa_r+0xae6>
 810ea24:	4649      	mov	r1, r9
 810ea26:	2300      	movs	r3, #0
 810ea28:	220a      	movs	r2, #10
 810ea2a:	4658      	mov	r0, fp
 810ea2c:	f000 f9d6 	bl	810eddc <__multadd>
 810ea30:	42af      	cmp	r7, r5
 810ea32:	4681      	mov	r9, r0
 810ea34:	f04f 0300 	mov.w	r3, #0
 810ea38:	f04f 020a 	mov.w	r2, #10
 810ea3c:	4639      	mov	r1, r7
 810ea3e:	4658      	mov	r0, fp
 810ea40:	d107      	bne.n	810ea52 <_dtoa_r+0xac2>
 810ea42:	f000 f9cb 	bl	810eddc <__multadd>
 810ea46:	4607      	mov	r7, r0
 810ea48:	4605      	mov	r5, r0
 810ea4a:	9b07      	ldr	r3, [sp, #28]
 810ea4c:	3301      	adds	r3, #1
 810ea4e:	9307      	str	r3, [sp, #28]
 810ea50:	e774      	b.n	810e93c <_dtoa_r+0x9ac>
 810ea52:	f000 f9c3 	bl	810eddc <__multadd>
 810ea56:	4629      	mov	r1, r5
 810ea58:	4607      	mov	r7, r0
 810ea5a:	2300      	movs	r3, #0
 810ea5c:	220a      	movs	r2, #10
 810ea5e:	4658      	mov	r0, fp
 810ea60:	f000 f9bc 	bl	810eddc <__multadd>
 810ea64:	4605      	mov	r5, r0
 810ea66:	e7f0      	b.n	810ea4a <_dtoa_r+0xaba>
 810ea68:	9b00      	ldr	r3, [sp, #0]
 810ea6a:	2b00      	cmp	r3, #0
 810ea6c:	bfcc      	ite	gt
 810ea6e:	461e      	movgt	r6, r3
 810ea70:	2601      	movle	r6, #1
 810ea72:	4456      	add	r6, sl
 810ea74:	2700      	movs	r7, #0
 810ea76:	4649      	mov	r1, r9
 810ea78:	2201      	movs	r2, #1
 810ea7a:	4658      	mov	r0, fp
 810ea7c:	f000 fba4 	bl	810f1c8 <__lshift>
 810ea80:	4621      	mov	r1, r4
 810ea82:	4681      	mov	r9, r0
 810ea84:	f000 fc0c 	bl	810f2a0 <__mcmp>
 810ea88:	2800      	cmp	r0, #0
 810ea8a:	dcb0      	bgt.n	810e9ee <_dtoa_r+0xa5e>
 810ea8c:	d102      	bne.n	810ea94 <_dtoa_r+0xb04>
 810ea8e:	f018 0f01 	tst.w	r8, #1
 810ea92:	d1ac      	bne.n	810e9ee <_dtoa_r+0xa5e>
 810ea94:	4633      	mov	r3, r6
 810ea96:	461e      	mov	r6, r3
 810ea98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810ea9c:	2a30      	cmp	r2, #48	@ 0x30
 810ea9e:	d0fa      	beq.n	810ea96 <_dtoa_r+0xb06>
 810eaa0:	e5c2      	b.n	810e628 <_dtoa_r+0x698>
 810eaa2:	459a      	cmp	sl, r3
 810eaa4:	d1a4      	bne.n	810e9f0 <_dtoa_r+0xa60>
 810eaa6:	9b04      	ldr	r3, [sp, #16]
 810eaa8:	3301      	adds	r3, #1
 810eaaa:	9304      	str	r3, [sp, #16]
 810eaac:	2331      	movs	r3, #49	@ 0x31
 810eaae:	f88a 3000 	strb.w	r3, [sl]
 810eab2:	e5b9      	b.n	810e628 <_dtoa_r+0x698>
 810eab4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 810eab6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 810eb14 <_dtoa_r+0xb84>
 810eaba:	b11b      	cbz	r3, 810eac4 <_dtoa_r+0xb34>
 810eabc:	f10a 0308 	add.w	r3, sl, #8
 810eac0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 810eac2:	6013      	str	r3, [r2, #0]
 810eac4:	4650      	mov	r0, sl
 810eac6:	b019      	add	sp, #100	@ 0x64
 810eac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810eacc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810eace:	2b01      	cmp	r3, #1
 810ead0:	f77f ae37 	ble.w	810e742 <_dtoa_r+0x7b2>
 810ead4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810ead6:	930a      	str	r3, [sp, #40]	@ 0x28
 810ead8:	2001      	movs	r0, #1
 810eada:	e655      	b.n	810e788 <_dtoa_r+0x7f8>
 810eadc:	9b00      	ldr	r3, [sp, #0]
 810eade:	2b00      	cmp	r3, #0
 810eae0:	f77f aed6 	ble.w	810e890 <_dtoa_r+0x900>
 810eae4:	4656      	mov	r6, sl
 810eae6:	4621      	mov	r1, r4
 810eae8:	4648      	mov	r0, r9
 810eaea:	f7ff f9c7 	bl	810de7c <quorem>
 810eaee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 810eaf2:	f806 8b01 	strb.w	r8, [r6], #1
 810eaf6:	9b00      	ldr	r3, [sp, #0]
 810eaf8:	eba6 020a 	sub.w	r2, r6, sl
 810eafc:	4293      	cmp	r3, r2
 810eafe:	ddb3      	ble.n	810ea68 <_dtoa_r+0xad8>
 810eb00:	4649      	mov	r1, r9
 810eb02:	2300      	movs	r3, #0
 810eb04:	220a      	movs	r2, #10
 810eb06:	4658      	mov	r0, fp
 810eb08:	f000 f968 	bl	810eddc <__multadd>
 810eb0c:	4681      	mov	r9, r0
 810eb0e:	e7ea      	b.n	810eae6 <_dtoa_r+0xb56>
 810eb10:	08111569 	.word	0x08111569
 810eb14:	08111504 	.word	0x08111504

0810eb18 <_free_r>:
 810eb18:	b538      	push	{r3, r4, r5, lr}
 810eb1a:	4605      	mov	r5, r0
 810eb1c:	2900      	cmp	r1, #0
 810eb1e:	d041      	beq.n	810eba4 <_free_r+0x8c>
 810eb20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810eb24:	1f0c      	subs	r4, r1, #4
 810eb26:	2b00      	cmp	r3, #0
 810eb28:	bfb8      	it	lt
 810eb2a:	18e4      	addlt	r4, r4, r3
 810eb2c:	f000 f8e8 	bl	810ed00 <__malloc_lock>
 810eb30:	4a1d      	ldr	r2, [pc, #116]	@ (810eba8 <_free_r+0x90>)
 810eb32:	6813      	ldr	r3, [r2, #0]
 810eb34:	b933      	cbnz	r3, 810eb44 <_free_r+0x2c>
 810eb36:	6063      	str	r3, [r4, #4]
 810eb38:	6014      	str	r4, [r2, #0]
 810eb3a:	4628      	mov	r0, r5
 810eb3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810eb40:	f000 b8e4 	b.w	810ed0c <__malloc_unlock>
 810eb44:	42a3      	cmp	r3, r4
 810eb46:	d908      	bls.n	810eb5a <_free_r+0x42>
 810eb48:	6820      	ldr	r0, [r4, #0]
 810eb4a:	1821      	adds	r1, r4, r0
 810eb4c:	428b      	cmp	r3, r1
 810eb4e:	bf01      	itttt	eq
 810eb50:	6819      	ldreq	r1, [r3, #0]
 810eb52:	685b      	ldreq	r3, [r3, #4]
 810eb54:	1809      	addeq	r1, r1, r0
 810eb56:	6021      	streq	r1, [r4, #0]
 810eb58:	e7ed      	b.n	810eb36 <_free_r+0x1e>
 810eb5a:	461a      	mov	r2, r3
 810eb5c:	685b      	ldr	r3, [r3, #4]
 810eb5e:	b10b      	cbz	r3, 810eb64 <_free_r+0x4c>
 810eb60:	42a3      	cmp	r3, r4
 810eb62:	d9fa      	bls.n	810eb5a <_free_r+0x42>
 810eb64:	6811      	ldr	r1, [r2, #0]
 810eb66:	1850      	adds	r0, r2, r1
 810eb68:	42a0      	cmp	r0, r4
 810eb6a:	d10b      	bne.n	810eb84 <_free_r+0x6c>
 810eb6c:	6820      	ldr	r0, [r4, #0]
 810eb6e:	4401      	add	r1, r0
 810eb70:	1850      	adds	r0, r2, r1
 810eb72:	4283      	cmp	r3, r0
 810eb74:	6011      	str	r1, [r2, #0]
 810eb76:	d1e0      	bne.n	810eb3a <_free_r+0x22>
 810eb78:	6818      	ldr	r0, [r3, #0]
 810eb7a:	685b      	ldr	r3, [r3, #4]
 810eb7c:	6053      	str	r3, [r2, #4]
 810eb7e:	4408      	add	r0, r1
 810eb80:	6010      	str	r0, [r2, #0]
 810eb82:	e7da      	b.n	810eb3a <_free_r+0x22>
 810eb84:	d902      	bls.n	810eb8c <_free_r+0x74>
 810eb86:	230c      	movs	r3, #12
 810eb88:	602b      	str	r3, [r5, #0]
 810eb8a:	e7d6      	b.n	810eb3a <_free_r+0x22>
 810eb8c:	6820      	ldr	r0, [r4, #0]
 810eb8e:	1821      	adds	r1, r4, r0
 810eb90:	428b      	cmp	r3, r1
 810eb92:	bf04      	itt	eq
 810eb94:	6819      	ldreq	r1, [r3, #0]
 810eb96:	685b      	ldreq	r3, [r3, #4]
 810eb98:	6063      	str	r3, [r4, #4]
 810eb9a:	bf04      	itt	eq
 810eb9c:	1809      	addeq	r1, r1, r0
 810eb9e:	6021      	streq	r1, [r4, #0]
 810eba0:	6054      	str	r4, [r2, #4]
 810eba2:	e7ca      	b.n	810eb3a <_free_r+0x22>
 810eba4:	bd38      	pop	{r3, r4, r5, pc}
 810eba6:	bf00      	nop
 810eba8:	10000a38 	.word	0x10000a38

0810ebac <malloc>:
 810ebac:	4b02      	ldr	r3, [pc, #8]	@ (810ebb8 <malloc+0xc>)
 810ebae:	4601      	mov	r1, r0
 810ebb0:	6818      	ldr	r0, [r3, #0]
 810ebb2:	f000 b825 	b.w	810ec00 <_malloc_r>
 810ebb6:	bf00      	nop
 810ebb8:	100000b0 	.word	0x100000b0

0810ebbc <sbrk_aligned>:
 810ebbc:	b570      	push	{r4, r5, r6, lr}
 810ebbe:	4e0f      	ldr	r6, [pc, #60]	@ (810ebfc <sbrk_aligned+0x40>)
 810ebc0:	460c      	mov	r4, r1
 810ebc2:	6831      	ldr	r1, [r6, #0]
 810ebc4:	4605      	mov	r5, r0
 810ebc6:	b911      	cbnz	r1, 810ebce <sbrk_aligned+0x12>
 810ebc8:	f001 ffe4 	bl	8110b94 <_sbrk_r>
 810ebcc:	6030      	str	r0, [r6, #0]
 810ebce:	4621      	mov	r1, r4
 810ebd0:	4628      	mov	r0, r5
 810ebd2:	f001 ffdf 	bl	8110b94 <_sbrk_r>
 810ebd6:	1c43      	adds	r3, r0, #1
 810ebd8:	d103      	bne.n	810ebe2 <sbrk_aligned+0x26>
 810ebda:	f04f 34ff 	mov.w	r4, #4294967295
 810ebde:	4620      	mov	r0, r4
 810ebe0:	bd70      	pop	{r4, r5, r6, pc}
 810ebe2:	1cc4      	adds	r4, r0, #3
 810ebe4:	f024 0403 	bic.w	r4, r4, #3
 810ebe8:	42a0      	cmp	r0, r4
 810ebea:	d0f8      	beq.n	810ebde <sbrk_aligned+0x22>
 810ebec:	1a21      	subs	r1, r4, r0
 810ebee:	4628      	mov	r0, r5
 810ebf0:	f001 ffd0 	bl	8110b94 <_sbrk_r>
 810ebf4:	3001      	adds	r0, #1
 810ebf6:	d1f2      	bne.n	810ebde <sbrk_aligned+0x22>
 810ebf8:	e7ef      	b.n	810ebda <sbrk_aligned+0x1e>
 810ebfa:	bf00      	nop
 810ebfc:	10000a34 	.word	0x10000a34

0810ec00 <_malloc_r>:
 810ec00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810ec04:	1ccd      	adds	r5, r1, #3
 810ec06:	f025 0503 	bic.w	r5, r5, #3
 810ec0a:	3508      	adds	r5, #8
 810ec0c:	2d0c      	cmp	r5, #12
 810ec0e:	bf38      	it	cc
 810ec10:	250c      	movcc	r5, #12
 810ec12:	2d00      	cmp	r5, #0
 810ec14:	4606      	mov	r6, r0
 810ec16:	db01      	blt.n	810ec1c <_malloc_r+0x1c>
 810ec18:	42a9      	cmp	r1, r5
 810ec1a:	d904      	bls.n	810ec26 <_malloc_r+0x26>
 810ec1c:	230c      	movs	r3, #12
 810ec1e:	6033      	str	r3, [r6, #0]
 810ec20:	2000      	movs	r0, #0
 810ec22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810ec26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 810ecfc <_malloc_r+0xfc>
 810ec2a:	f000 f869 	bl	810ed00 <__malloc_lock>
 810ec2e:	f8d8 3000 	ldr.w	r3, [r8]
 810ec32:	461c      	mov	r4, r3
 810ec34:	bb44      	cbnz	r4, 810ec88 <_malloc_r+0x88>
 810ec36:	4629      	mov	r1, r5
 810ec38:	4630      	mov	r0, r6
 810ec3a:	f7ff ffbf 	bl	810ebbc <sbrk_aligned>
 810ec3e:	1c43      	adds	r3, r0, #1
 810ec40:	4604      	mov	r4, r0
 810ec42:	d158      	bne.n	810ecf6 <_malloc_r+0xf6>
 810ec44:	f8d8 4000 	ldr.w	r4, [r8]
 810ec48:	4627      	mov	r7, r4
 810ec4a:	2f00      	cmp	r7, #0
 810ec4c:	d143      	bne.n	810ecd6 <_malloc_r+0xd6>
 810ec4e:	2c00      	cmp	r4, #0
 810ec50:	d04b      	beq.n	810ecea <_malloc_r+0xea>
 810ec52:	6823      	ldr	r3, [r4, #0]
 810ec54:	4639      	mov	r1, r7
 810ec56:	4630      	mov	r0, r6
 810ec58:	eb04 0903 	add.w	r9, r4, r3
 810ec5c:	f001 ff9a 	bl	8110b94 <_sbrk_r>
 810ec60:	4581      	cmp	r9, r0
 810ec62:	d142      	bne.n	810ecea <_malloc_r+0xea>
 810ec64:	6821      	ldr	r1, [r4, #0]
 810ec66:	1a6d      	subs	r5, r5, r1
 810ec68:	4629      	mov	r1, r5
 810ec6a:	4630      	mov	r0, r6
 810ec6c:	f7ff ffa6 	bl	810ebbc <sbrk_aligned>
 810ec70:	3001      	adds	r0, #1
 810ec72:	d03a      	beq.n	810ecea <_malloc_r+0xea>
 810ec74:	6823      	ldr	r3, [r4, #0]
 810ec76:	442b      	add	r3, r5
 810ec78:	6023      	str	r3, [r4, #0]
 810ec7a:	f8d8 3000 	ldr.w	r3, [r8]
 810ec7e:	685a      	ldr	r2, [r3, #4]
 810ec80:	bb62      	cbnz	r2, 810ecdc <_malloc_r+0xdc>
 810ec82:	f8c8 7000 	str.w	r7, [r8]
 810ec86:	e00f      	b.n	810eca8 <_malloc_r+0xa8>
 810ec88:	6822      	ldr	r2, [r4, #0]
 810ec8a:	1b52      	subs	r2, r2, r5
 810ec8c:	d420      	bmi.n	810ecd0 <_malloc_r+0xd0>
 810ec8e:	2a0b      	cmp	r2, #11
 810ec90:	d917      	bls.n	810ecc2 <_malloc_r+0xc2>
 810ec92:	1961      	adds	r1, r4, r5
 810ec94:	42a3      	cmp	r3, r4
 810ec96:	6025      	str	r5, [r4, #0]
 810ec98:	bf18      	it	ne
 810ec9a:	6059      	strne	r1, [r3, #4]
 810ec9c:	6863      	ldr	r3, [r4, #4]
 810ec9e:	bf08      	it	eq
 810eca0:	f8c8 1000 	streq.w	r1, [r8]
 810eca4:	5162      	str	r2, [r4, r5]
 810eca6:	604b      	str	r3, [r1, #4]
 810eca8:	4630      	mov	r0, r6
 810ecaa:	f000 f82f 	bl	810ed0c <__malloc_unlock>
 810ecae:	f104 000b 	add.w	r0, r4, #11
 810ecb2:	1d23      	adds	r3, r4, #4
 810ecb4:	f020 0007 	bic.w	r0, r0, #7
 810ecb8:	1ac2      	subs	r2, r0, r3
 810ecba:	bf1c      	itt	ne
 810ecbc:	1a1b      	subne	r3, r3, r0
 810ecbe:	50a3      	strne	r3, [r4, r2]
 810ecc0:	e7af      	b.n	810ec22 <_malloc_r+0x22>
 810ecc2:	6862      	ldr	r2, [r4, #4]
 810ecc4:	42a3      	cmp	r3, r4
 810ecc6:	bf0c      	ite	eq
 810ecc8:	f8c8 2000 	streq.w	r2, [r8]
 810eccc:	605a      	strne	r2, [r3, #4]
 810ecce:	e7eb      	b.n	810eca8 <_malloc_r+0xa8>
 810ecd0:	4623      	mov	r3, r4
 810ecd2:	6864      	ldr	r4, [r4, #4]
 810ecd4:	e7ae      	b.n	810ec34 <_malloc_r+0x34>
 810ecd6:	463c      	mov	r4, r7
 810ecd8:	687f      	ldr	r7, [r7, #4]
 810ecda:	e7b6      	b.n	810ec4a <_malloc_r+0x4a>
 810ecdc:	461a      	mov	r2, r3
 810ecde:	685b      	ldr	r3, [r3, #4]
 810ece0:	42a3      	cmp	r3, r4
 810ece2:	d1fb      	bne.n	810ecdc <_malloc_r+0xdc>
 810ece4:	2300      	movs	r3, #0
 810ece6:	6053      	str	r3, [r2, #4]
 810ece8:	e7de      	b.n	810eca8 <_malloc_r+0xa8>
 810ecea:	230c      	movs	r3, #12
 810ecec:	6033      	str	r3, [r6, #0]
 810ecee:	4630      	mov	r0, r6
 810ecf0:	f000 f80c 	bl	810ed0c <__malloc_unlock>
 810ecf4:	e794      	b.n	810ec20 <_malloc_r+0x20>
 810ecf6:	6005      	str	r5, [r0, #0]
 810ecf8:	e7d6      	b.n	810eca8 <_malloc_r+0xa8>
 810ecfa:	bf00      	nop
 810ecfc:	10000a38 	.word	0x10000a38

0810ed00 <__malloc_lock>:
 810ed00:	4801      	ldr	r0, [pc, #4]	@ (810ed08 <__malloc_lock+0x8>)
 810ed02:	f7ff b886 	b.w	810de12 <__retarget_lock_acquire_recursive>
 810ed06:	bf00      	nop
 810ed08:	10000a30 	.word	0x10000a30

0810ed0c <__malloc_unlock>:
 810ed0c:	4801      	ldr	r0, [pc, #4]	@ (810ed14 <__malloc_unlock+0x8>)
 810ed0e:	f7ff b881 	b.w	810de14 <__retarget_lock_release_recursive>
 810ed12:	bf00      	nop
 810ed14:	10000a30 	.word	0x10000a30

0810ed18 <_Balloc>:
 810ed18:	b570      	push	{r4, r5, r6, lr}
 810ed1a:	69c6      	ldr	r6, [r0, #28]
 810ed1c:	4604      	mov	r4, r0
 810ed1e:	460d      	mov	r5, r1
 810ed20:	b976      	cbnz	r6, 810ed40 <_Balloc+0x28>
 810ed22:	2010      	movs	r0, #16
 810ed24:	f7ff ff42 	bl	810ebac <malloc>
 810ed28:	4602      	mov	r2, r0
 810ed2a:	61e0      	str	r0, [r4, #28]
 810ed2c:	b920      	cbnz	r0, 810ed38 <_Balloc+0x20>
 810ed2e:	4b18      	ldr	r3, [pc, #96]	@ (810ed90 <_Balloc+0x78>)
 810ed30:	4818      	ldr	r0, [pc, #96]	@ (810ed94 <_Balloc+0x7c>)
 810ed32:	216b      	movs	r1, #107	@ 0x6b
 810ed34:	f7ff f884 	bl	810de40 <__assert_func>
 810ed38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810ed3c:	6006      	str	r6, [r0, #0]
 810ed3e:	60c6      	str	r6, [r0, #12]
 810ed40:	69e6      	ldr	r6, [r4, #28]
 810ed42:	68f3      	ldr	r3, [r6, #12]
 810ed44:	b183      	cbz	r3, 810ed68 <_Balloc+0x50>
 810ed46:	69e3      	ldr	r3, [r4, #28]
 810ed48:	68db      	ldr	r3, [r3, #12]
 810ed4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 810ed4e:	b9b8      	cbnz	r0, 810ed80 <_Balloc+0x68>
 810ed50:	2101      	movs	r1, #1
 810ed52:	fa01 f605 	lsl.w	r6, r1, r5
 810ed56:	1d72      	adds	r2, r6, #5
 810ed58:	0092      	lsls	r2, r2, #2
 810ed5a:	4620      	mov	r0, r4
 810ed5c:	f001 ff3b 	bl	8110bd6 <_calloc_r>
 810ed60:	b160      	cbz	r0, 810ed7c <_Balloc+0x64>
 810ed62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 810ed66:	e00e      	b.n	810ed86 <_Balloc+0x6e>
 810ed68:	2221      	movs	r2, #33	@ 0x21
 810ed6a:	2104      	movs	r1, #4
 810ed6c:	4620      	mov	r0, r4
 810ed6e:	f001 ff32 	bl	8110bd6 <_calloc_r>
 810ed72:	69e3      	ldr	r3, [r4, #28]
 810ed74:	60f0      	str	r0, [r6, #12]
 810ed76:	68db      	ldr	r3, [r3, #12]
 810ed78:	2b00      	cmp	r3, #0
 810ed7a:	d1e4      	bne.n	810ed46 <_Balloc+0x2e>
 810ed7c:	2000      	movs	r0, #0
 810ed7e:	bd70      	pop	{r4, r5, r6, pc}
 810ed80:	6802      	ldr	r2, [r0, #0]
 810ed82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 810ed86:	2300      	movs	r3, #0
 810ed88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 810ed8c:	e7f7      	b.n	810ed7e <_Balloc+0x66>
 810ed8e:	bf00      	nop
 810ed90:	08111420 	.word	0x08111420
 810ed94:	0811157a 	.word	0x0811157a

0810ed98 <_Bfree>:
 810ed98:	b570      	push	{r4, r5, r6, lr}
 810ed9a:	69c6      	ldr	r6, [r0, #28]
 810ed9c:	4605      	mov	r5, r0
 810ed9e:	460c      	mov	r4, r1
 810eda0:	b976      	cbnz	r6, 810edc0 <_Bfree+0x28>
 810eda2:	2010      	movs	r0, #16
 810eda4:	f7ff ff02 	bl	810ebac <malloc>
 810eda8:	4602      	mov	r2, r0
 810edaa:	61e8      	str	r0, [r5, #28]
 810edac:	b920      	cbnz	r0, 810edb8 <_Bfree+0x20>
 810edae:	4b09      	ldr	r3, [pc, #36]	@ (810edd4 <_Bfree+0x3c>)
 810edb0:	4809      	ldr	r0, [pc, #36]	@ (810edd8 <_Bfree+0x40>)
 810edb2:	218f      	movs	r1, #143	@ 0x8f
 810edb4:	f7ff f844 	bl	810de40 <__assert_func>
 810edb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810edbc:	6006      	str	r6, [r0, #0]
 810edbe:	60c6      	str	r6, [r0, #12]
 810edc0:	b13c      	cbz	r4, 810edd2 <_Bfree+0x3a>
 810edc2:	69eb      	ldr	r3, [r5, #28]
 810edc4:	6862      	ldr	r2, [r4, #4]
 810edc6:	68db      	ldr	r3, [r3, #12]
 810edc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 810edcc:	6021      	str	r1, [r4, #0]
 810edce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 810edd2:	bd70      	pop	{r4, r5, r6, pc}
 810edd4:	08111420 	.word	0x08111420
 810edd8:	0811157a 	.word	0x0811157a

0810eddc <__multadd>:
 810eddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810ede0:	690d      	ldr	r5, [r1, #16]
 810ede2:	4607      	mov	r7, r0
 810ede4:	460c      	mov	r4, r1
 810ede6:	461e      	mov	r6, r3
 810ede8:	f101 0c14 	add.w	ip, r1, #20
 810edec:	2000      	movs	r0, #0
 810edee:	f8dc 3000 	ldr.w	r3, [ip]
 810edf2:	b299      	uxth	r1, r3
 810edf4:	fb02 6101 	mla	r1, r2, r1, r6
 810edf8:	0c1e      	lsrs	r6, r3, #16
 810edfa:	0c0b      	lsrs	r3, r1, #16
 810edfc:	fb02 3306 	mla	r3, r2, r6, r3
 810ee00:	b289      	uxth	r1, r1
 810ee02:	3001      	adds	r0, #1
 810ee04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 810ee08:	4285      	cmp	r5, r0
 810ee0a:	f84c 1b04 	str.w	r1, [ip], #4
 810ee0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 810ee12:	dcec      	bgt.n	810edee <__multadd+0x12>
 810ee14:	b30e      	cbz	r6, 810ee5a <__multadd+0x7e>
 810ee16:	68a3      	ldr	r3, [r4, #8]
 810ee18:	42ab      	cmp	r3, r5
 810ee1a:	dc19      	bgt.n	810ee50 <__multadd+0x74>
 810ee1c:	6861      	ldr	r1, [r4, #4]
 810ee1e:	4638      	mov	r0, r7
 810ee20:	3101      	adds	r1, #1
 810ee22:	f7ff ff79 	bl	810ed18 <_Balloc>
 810ee26:	4680      	mov	r8, r0
 810ee28:	b928      	cbnz	r0, 810ee36 <__multadd+0x5a>
 810ee2a:	4602      	mov	r2, r0
 810ee2c:	4b0c      	ldr	r3, [pc, #48]	@ (810ee60 <__multadd+0x84>)
 810ee2e:	480d      	ldr	r0, [pc, #52]	@ (810ee64 <__multadd+0x88>)
 810ee30:	21ba      	movs	r1, #186	@ 0xba
 810ee32:	f7ff f805 	bl	810de40 <__assert_func>
 810ee36:	6922      	ldr	r2, [r4, #16]
 810ee38:	3202      	adds	r2, #2
 810ee3a:	f104 010c 	add.w	r1, r4, #12
 810ee3e:	0092      	lsls	r2, r2, #2
 810ee40:	300c      	adds	r0, #12
 810ee42:	f7fe ffe8 	bl	810de16 <memcpy>
 810ee46:	4621      	mov	r1, r4
 810ee48:	4638      	mov	r0, r7
 810ee4a:	f7ff ffa5 	bl	810ed98 <_Bfree>
 810ee4e:	4644      	mov	r4, r8
 810ee50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 810ee54:	3501      	adds	r5, #1
 810ee56:	615e      	str	r6, [r3, #20]
 810ee58:	6125      	str	r5, [r4, #16]
 810ee5a:	4620      	mov	r0, r4
 810ee5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810ee60:	08111569 	.word	0x08111569
 810ee64:	0811157a 	.word	0x0811157a

0810ee68 <__s2b>:
 810ee68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810ee6c:	460c      	mov	r4, r1
 810ee6e:	4615      	mov	r5, r2
 810ee70:	461f      	mov	r7, r3
 810ee72:	2209      	movs	r2, #9
 810ee74:	3308      	adds	r3, #8
 810ee76:	4606      	mov	r6, r0
 810ee78:	fb93 f3f2 	sdiv	r3, r3, r2
 810ee7c:	2100      	movs	r1, #0
 810ee7e:	2201      	movs	r2, #1
 810ee80:	429a      	cmp	r2, r3
 810ee82:	db09      	blt.n	810ee98 <__s2b+0x30>
 810ee84:	4630      	mov	r0, r6
 810ee86:	f7ff ff47 	bl	810ed18 <_Balloc>
 810ee8a:	b940      	cbnz	r0, 810ee9e <__s2b+0x36>
 810ee8c:	4602      	mov	r2, r0
 810ee8e:	4b19      	ldr	r3, [pc, #100]	@ (810eef4 <__s2b+0x8c>)
 810ee90:	4819      	ldr	r0, [pc, #100]	@ (810eef8 <__s2b+0x90>)
 810ee92:	21d3      	movs	r1, #211	@ 0xd3
 810ee94:	f7fe ffd4 	bl	810de40 <__assert_func>
 810ee98:	0052      	lsls	r2, r2, #1
 810ee9a:	3101      	adds	r1, #1
 810ee9c:	e7f0      	b.n	810ee80 <__s2b+0x18>
 810ee9e:	9b08      	ldr	r3, [sp, #32]
 810eea0:	6143      	str	r3, [r0, #20]
 810eea2:	2d09      	cmp	r5, #9
 810eea4:	f04f 0301 	mov.w	r3, #1
 810eea8:	6103      	str	r3, [r0, #16]
 810eeaa:	dd16      	ble.n	810eeda <__s2b+0x72>
 810eeac:	f104 0909 	add.w	r9, r4, #9
 810eeb0:	46c8      	mov	r8, r9
 810eeb2:	442c      	add	r4, r5
 810eeb4:	f818 3b01 	ldrb.w	r3, [r8], #1
 810eeb8:	4601      	mov	r1, r0
 810eeba:	3b30      	subs	r3, #48	@ 0x30
 810eebc:	220a      	movs	r2, #10
 810eebe:	4630      	mov	r0, r6
 810eec0:	f7ff ff8c 	bl	810eddc <__multadd>
 810eec4:	45a0      	cmp	r8, r4
 810eec6:	d1f5      	bne.n	810eeb4 <__s2b+0x4c>
 810eec8:	f1a5 0408 	sub.w	r4, r5, #8
 810eecc:	444c      	add	r4, r9
 810eece:	1b2d      	subs	r5, r5, r4
 810eed0:	1963      	adds	r3, r4, r5
 810eed2:	42bb      	cmp	r3, r7
 810eed4:	db04      	blt.n	810eee0 <__s2b+0x78>
 810eed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810eeda:	340a      	adds	r4, #10
 810eedc:	2509      	movs	r5, #9
 810eede:	e7f6      	b.n	810eece <__s2b+0x66>
 810eee0:	f814 3b01 	ldrb.w	r3, [r4], #1
 810eee4:	4601      	mov	r1, r0
 810eee6:	3b30      	subs	r3, #48	@ 0x30
 810eee8:	220a      	movs	r2, #10
 810eeea:	4630      	mov	r0, r6
 810eeec:	f7ff ff76 	bl	810eddc <__multadd>
 810eef0:	e7ee      	b.n	810eed0 <__s2b+0x68>
 810eef2:	bf00      	nop
 810eef4:	08111569 	.word	0x08111569
 810eef8:	0811157a 	.word	0x0811157a

0810eefc <__hi0bits>:
 810eefc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 810ef00:	4603      	mov	r3, r0
 810ef02:	bf36      	itet	cc
 810ef04:	0403      	lslcc	r3, r0, #16
 810ef06:	2000      	movcs	r0, #0
 810ef08:	2010      	movcc	r0, #16
 810ef0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 810ef0e:	bf3c      	itt	cc
 810ef10:	021b      	lslcc	r3, r3, #8
 810ef12:	3008      	addcc	r0, #8
 810ef14:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810ef18:	bf3c      	itt	cc
 810ef1a:	011b      	lslcc	r3, r3, #4
 810ef1c:	3004      	addcc	r0, #4
 810ef1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810ef22:	bf3c      	itt	cc
 810ef24:	009b      	lslcc	r3, r3, #2
 810ef26:	3002      	addcc	r0, #2
 810ef28:	2b00      	cmp	r3, #0
 810ef2a:	db05      	blt.n	810ef38 <__hi0bits+0x3c>
 810ef2c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 810ef30:	f100 0001 	add.w	r0, r0, #1
 810ef34:	bf08      	it	eq
 810ef36:	2020      	moveq	r0, #32
 810ef38:	4770      	bx	lr

0810ef3a <__lo0bits>:
 810ef3a:	6803      	ldr	r3, [r0, #0]
 810ef3c:	4602      	mov	r2, r0
 810ef3e:	f013 0007 	ands.w	r0, r3, #7
 810ef42:	d00b      	beq.n	810ef5c <__lo0bits+0x22>
 810ef44:	07d9      	lsls	r1, r3, #31
 810ef46:	d421      	bmi.n	810ef8c <__lo0bits+0x52>
 810ef48:	0798      	lsls	r0, r3, #30
 810ef4a:	bf49      	itett	mi
 810ef4c:	085b      	lsrmi	r3, r3, #1
 810ef4e:	089b      	lsrpl	r3, r3, #2
 810ef50:	2001      	movmi	r0, #1
 810ef52:	6013      	strmi	r3, [r2, #0]
 810ef54:	bf5c      	itt	pl
 810ef56:	6013      	strpl	r3, [r2, #0]
 810ef58:	2002      	movpl	r0, #2
 810ef5a:	4770      	bx	lr
 810ef5c:	b299      	uxth	r1, r3
 810ef5e:	b909      	cbnz	r1, 810ef64 <__lo0bits+0x2a>
 810ef60:	0c1b      	lsrs	r3, r3, #16
 810ef62:	2010      	movs	r0, #16
 810ef64:	b2d9      	uxtb	r1, r3
 810ef66:	b909      	cbnz	r1, 810ef6c <__lo0bits+0x32>
 810ef68:	3008      	adds	r0, #8
 810ef6a:	0a1b      	lsrs	r3, r3, #8
 810ef6c:	0719      	lsls	r1, r3, #28
 810ef6e:	bf04      	itt	eq
 810ef70:	091b      	lsreq	r3, r3, #4
 810ef72:	3004      	addeq	r0, #4
 810ef74:	0799      	lsls	r1, r3, #30
 810ef76:	bf04      	itt	eq
 810ef78:	089b      	lsreq	r3, r3, #2
 810ef7a:	3002      	addeq	r0, #2
 810ef7c:	07d9      	lsls	r1, r3, #31
 810ef7e:	d403      	bmi.n	810ef88 <__lo0bits+0x4e>
 810ef80:	085b      	lsrs	r3, r3, #1
 810ef82:	f100 0001 	add.w	r0, r0, #1
 810ef86:	d003      	beq.n	810ef90 <__lo0bits+0x56>
 810ef88:	6013      	str	r3, [r2, #0]
 810ef8a:	4770      	bx	lr
 810ef8c:	2000      	movs	r0, #0
 810ef8e:	4770      	bx	lr
 810ef90:	2020      	movs	r0, #32
 810ef92:	4770      	bx	lr

0810ef94 <__i2b>:
 810ef94:	b510      	push	{r4, lr}
 810ef96:	460c      	mov	r4, r1
 810ef98:	2101      	movs	r1, #1
 810ef9a:	f7ff febd 	bl	810ed18 <_Balloc>
 810ef9e:	4602      	mov	r2, r0
 810efa0:	b928      	cbnz	r0, 810efae <__i2b+0x1a>
 810efa2:	4b05      	ldr	r3, [pc, #20]	@ (810efb8 <__i2b+0x24>)
 810efa4:	4805      	ldr	r0, [pc, #20]	@ (810efbc <__i2b+0x28>)
 810efa6:	f240 1145 	movw	r1, #325	@ 0x145
 810efaa:	f7fe ff49 	bl	810de40 <__assert_func>
 810efae:	2301      	movs	r3, #1
 810efb0:	6144      	str	r4, [r0, #20]
 810efb2:	6103      	str	r3, [r0, #16]
 810efb4:	bd10      	pop	{r4, pc}
 810efb6:	bf00      	nop
 810efb8:	08111569 	.word	0x08111569
 810efbc:	0811157a 	.word	0x0811157a

0810efc0 <__multiply>:
 810efc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810efc4:	4614      	mov	r4, r2
 810efc6:	690a      	ldr	r2, [r1, #16]
 810efc8:	6923      	ldr	r3, [r4, #16]
 810efca:	429a      	cmp	r2, r3
 810efcc:	bfa8      	it	ge
 810efce:	4623      	movge	r3, r4
 810efd0:	460f      	mov	r7, r1
 810efd2:	bfa4      	itt	ge
 810efd4:	460c      	movge	r4, r1
 810efd6:	461f      	movge	r7, r3
 810efd8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 810efdc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 810efe0:	68a3      	ldr	r3, [r4, #8]
 810efe2:	6861      	ldr	r1, [r4, #4]
 810efe4:	eb0a 0609 	add.w	r6, sl, r9
 810efe8:	42b3      	cmp	r3, r6
 810efea:	b085      	sub	sp, #20
 810efec:	bfb8      	it	lt
 810efee:	3101      	addlt	r1, #1
 810eff0:	f7ff fe92 	bl	810ed18 <_Balloc>
 810eff4:	b930      	cbnz	r0, 810f004 <__multiply+0x44>
 810eff6:	4602      	mov	r2, r0
 810eff8:	4b44      	ldr	r3, [pc, #272]	@ (810f10c <__multiply+0x14c>)
 810effa:	4845      	ldr	r0, [pc, #276]	@ (810f110 <__multiply+0x150>)
 810effc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 810f000:	f7fe ff1e 	bl	810de40 <__assert_func>
 810f004:	f100 0514 	add.w	r5, r0, #20
 810f008:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 810f00c:	462b      	mov	r3, r5
 810f00e:	2200      	movs	r2, #0
 810f010:	4543      	cmp	r3, r8
 810f012:	d321      	bcc.n	810f058 <__multiply+0x98>
 810f014:	f107 0114 	add.w	r1, r7, #20
 810f018:	f104 0214 	add.w	r2, r4, #20
 810f01c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 810f020:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 810f024:	9302      	str	r3, [sp, #8]
 810f026:	1b13      	subs	r3, r2, r4
 810f028:	3b15      	subs	r3, #21
 810f02a:	f023 0303 	bic.w	r3, r3, #3
 810f02e:	3304      	adds	r3, #4
 810f030:	f104 0715 	add.w	r7, r4, #21
 810f034:	42ba      	cmp	r2, r7
 810f036:	bf38      	it	cc
 810f038:	2304      	movcc	r3, #4
 810f03a:	9301      	str	r3, [sp, #4]
 810f03c:	9b02      	ldr	r3, [sp, #8]
 810f03e:	9103      	str	r1, [sp, #12]
 810f040:	428b      	cmp	r3, r1
 810f042:	d80c      	bhi.n	810f05e <__multiply+0x9e>
 810f044:	2e00      	cmp	r6, #0
 810f046:	dd03      	ble.n	810f050 <__multiply+0x90>
 810f048:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 810f04c:	2b00      	cmp	r3, #0
 810f04e:	d05b      	beq.n	810f108 <__multiply+0x148>
 810f050:	6106      	str	r6, [r0, #16]
 810f052:	b005      	add	sp, #20
 810f054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810f058:	f843 2b04 	str.w	r2, [r3], #4
 810f05c:	e7d8      	b.n	810f010 <__multiply+0x50>
 810f05e:	f8b1 a000 	ldrh.w	sl, [r1]
 810f062:	f1ba 0f00 	cmp.w	sl, #0
 810f066:	d024      	beq.n	810f0b2 <__multiply+0xf2>
 810f068:	f104 0e14 	add.w	lr, r4, #20
 810f06c:	46a9      	mov	r9, r5
 810f06e:	f04f 0c00 	mov.w	ip, #0
 810f072:	f85e 7b04 	ldr.w	r7, [lr], #4
 810f076:	f8d9 3000 	ldr.w	r3, [r9]
 810f07a:	fa1f fb87 	uxth.w	fp, r7
 810f07e:	b29b      	uxth	r3, r3
 810f080:	fb0a 330b 	mla	r3, sl, fp, r3
 810f084:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 810f088:	f8d9 7000 	ldr.w	r7, [r9]
 810f08c:	4463      	add	r3, ip
 810f08e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 810f092:	fb0a c70b 	mla	r7, sl, fp, ip
 810f096:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 810f09a:	b29b      	uxth	r3, r3
 810f09c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 810f0a0:	4572      	cmp	r2, lr
 810f0a2:	f849 3b04 	str.w	r3, [r9], #4
 810f0a6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 810f0aa:	d8e2      	bhi.n	810f072 <__multiply+0xb2>
 810f0ac:	9b01      	ldr	r3, [sp, #4]
 810f0ae:	f845 c003 	str.w	ip, [r5, r3]
 810f0b2:	9b03      	ldr	r3, [sp, #12]
 810f0b4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 810f0b8:	3104      	adds	r1, #4
 810f0ba:	f1b9 0f00 	cmp.w	r9, #0
 810f0be:	d021      	beq.n	810f104 <__multiply+0x144>
 810f0c0:	682b      	ldr	r3, [r5, #0]
 810f0c2:	f104 0c14 	add.w	ip, r4, #20
 810f0c6:	46ae      	mov	lr, r5
 810f0c8:	f04f 0a00 	mov.w	sl, #0
 810f0cc:	f8bc b000 	ldrh.w	fp, [ip]
 810f0d0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 810f0d4:	fb09 770b 	mla	r7, r9, fp, r7
 810f0d8:	4457      	add	r7, sl
 810f0da:	b29b      	uxth	r3, r3
 810f0dc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 810f0e0:	f84e 3b04 	str.w	r3, [lr], #4
 810f0e4:	f85c 3b04 	ldr.w	r3, [ip], #4
 810f0e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 810f0ec:	f8be 3000 	ldrh.w	r3, [lr]
 810f0f0:	fb09 330a 	mla	r3, r9, sl, r3
 810f0f4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 810f0f8:	4562      	cmp	r2, ip
 810f0fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 810f0fe:	d8e5      	bhi.n	810f0cc <__multiply+0x10c>
 810f100:	9f01      	ldr	r7, [sp, #4]
 810f102:	51eb      	str	r3, [r5, r7]
 810f104:	3504      	adds	r5, #4
 810f106:	e799      	b.n	810f03c <__multiply+0x7c>
 810f108:	3e01      	subs	r6, #1
 810f10a:	e79b      	b.n	810f044 <__multiply+0x84>
 810f10c:	08111569 	.word	0x08111569
 810f110:	0811157a 	.word	0x0811157a

0810f114 <__pow5mult>:
 810f114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810f118:	4615      	mov	r5, r2
 810f11a:	f012 0203 	ands.w	r2, r2, #3
 810f11e:	4607      	mov	r7, r0
 810f120:	460e      	mov	r6, r1
 810f122:	d007      	beq.n	810f134 <__pow5mult+0x20>
 810f124:	4c25      	ldr	r4, [pc, #148]	@ (810f1bc <__pow5mult+0xa8>)
 810f126:	3a01      	subs	r2, #1
 810f128:	2300      	movs	r3, #0
 810f12a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 810f12e:	f7ff fe55 	bl	810eddc <__multadd>
 810f132:	4606      	mov	r6, r0
 810f134:	10ad      	asrs	r5, r5, #2
 810f136:	d03d      	beq.n	810f1b4 <__pow5mult+0xa0>
 810f138:	69fc      	ldr	r4, [r7, #28]
 810f13a:	b97c      	cbnz	r4, 810f15c <__pow5mult+0x48>
 810f13c:	2010      	movs	r0, #16
 810f13e:	f7ff fd35 	bl	810ebac <malloc>
 810f142:	4602      	mov	r2, r0
 810f144:	61f8      	str	r0, [r7, #28]
 810f146:	b928      	cbnz	r0, 810f154 <__pow5mult+0x40>
 810f148:	4b1d      	ldr	r3, [pc, #116]	@ (810f1c0 <__pow5mult+0xac>)
 810f14a:	481e      	ldr	r0, [pc, #120]	@ (810f1c4 <__pow5mult+0xb0>)
 810f14c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 810f150:	f7fe fe76 	bl	810de40 <__assert_func>
 810f154:	e9c0 4401 	strd	r4, r4, [r0, #4]
 810f158:	6004      	str	r4, [r0, #0]
 810f15a:	60c4      	str	r4, [r0, #12]
 810f15c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 810f160:	f8d8 4008 	ldr.w	r4, [r8, #8]
 810f164:	b94c      	cbnz	r4, 810f17a <__pow5mult+0x66>
 810f166:	f240 2171 	movw	r1, #625	@ 0x271
 810f16a:	4638      	mov	r0, r7
 810f16c:	f7ff ff12 	bl	810ef94 <__i2b>
 810f170:	2300      	movs	r3, #0
 810f172:	f8c8 0008 	str.w	r0, [r8, #8]
 810f176:	4604      	mov	r4, r0
 810f178:	6003      	str	r3, [r0, #0]
 810f17a:	f04f 0900 	mov.w	r9, #0
 810f17e:	07eb      	lsls	r3, r5, #31
 810f180:	d50a      	bpl.n	810f198 <__pow5mult+0x84>
 810f182:	4631      	mov	r1, r6
 810f184:	4622      	mov	r2, r4
 810f186:	4638      	mov	r0, r7
 810f188:	f7ff ff1a 	bl	810efc0 <__multiply>
 810f18c:	4631      	mov	r1, r6
 810f18e:	4680      	mov	r8, r0
 810f190:	4638      	mov	r0, r7
 810f192:	f7ff fe01 	bl	810ed98 <_Bfree>
 810f196:	4646      	mov	r6, r8
 810f198:	106d      	asrs	r5, r5, #1
 810f19a:	d00b      	beq.n	810f1b4 <__pow5mult+0xa0>
 810f19c:	6820      	ldr	r0, [r4, #0]
 810f19e:	b938      	cbnz	r0, 810f1b0 <__pow5mult+0x9c>
 810f1a0:	4622      	mov	r2, r4
 810f1a2:	4621      	mov	r1, r4
 810f1a4:	4638      	mov	r0, r7
 810f1a6:	f7ff ff0b 	bl	810efc0 <__multiply>
 810f1aa:	6020      	str	r0, [r4, #0]
 810f1ac:	f8c0 9000 	str.w	r9, [r0]
 810f1b0:	4604      	mov	r4, r0
 810f1b2:	e7e4      	b.n	810f17e <__pow5mult+0x6a>
 810f1b4:	4630      	mov	r0, r6
 810f1b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810f1ba:	bf00      	nop
 810f1bc:	081115d4 	.word	0x081115d4
 810f1c0:	08111420 	.word	0x08111420
 810f1c4:	0811157a 	.word	0x0811157a

0810f1c8 <__lshift>:
 810f1c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810f1cc:	460c      	mov	r4, r1
 810f1ce:	6849      	ldr	r1, [r1, #4]
 810f1d0:	6923      	ldr	r3, [r4, #16]
 810f1d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 810f1d6:	68a3      	ldr	r3, [r4, #8]
 810f1d8:	4607      	mov	r7, r0
 810f1da:	4691      	mov	r9, r2
 810f1dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 810f1e0:	f108 0601 	add.w	r6, r8, #1
 810f1e4:	42b3      	cmp	r3, r6
 810f1e6:	db0b      	blt.n	810f200 <__lshift+0x38>
 810f1e8:	4638      	mov	r0, r7
 810f1ea:	f7ff fd95 	bl	810ed18 <_Balloc>
 810f1ee:	4605      	mov	r5, r0
 810f1f0:	b948      	cbnz	r0, 810f206 <__lshift+0x3e>
 810f1f2:	4602      	mov	r2, r0
 810f1f4:	4b28      	ldr	r3, [pc, #160]	@ (810f298 <__lshift+0xd0>)
 810f1f6:	4829      	ldr	r0, [pc, #164]	@ (810f29c <__lshift+0xd4>)
 810f1f8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 810f1fc:	f7fe fe20 	bl	810de40 <__assert_func>
 810f200:	3101      	adds	r1, #1
 810f202:	005b      	lsls	r3, r3, #1
 810f204:	e7ee      	b.n	810f1e4 <__lshift+0x1c>
 810f206:	2300      	movs	r3, #0
 810f208:	f100 0114 	add.w	r1, r0, #20
 810f20c:	f100 0210 	add.w	r2, r0, #16
 810f210:	4618      	mov	r0, r3
 810f212:	4553      	cmp	r3, sl
 810f214:	db33      	blt.n	810f27e <__lshift+0xb6>
 810f216:	6920      	ldr	r0, [r4, #16]
 810f218:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 810f21c:	f104 0314 	add.w	r3, r4, #20
 810f220:	f019 091f 	ands.w	r9, r9, #31
 810f224:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 810f228:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 810f22c:	d02b      	beq.n	810f286 <__lshift+0xbe>
 810f22e:	f1c9 0e20 	rsb	lr, r9, #32
 810f232:	468a      	mov	sl, r1
 810f234:	2200      	movs	r2, #0
 810f236:	6818      	ldr	r0, [r3, #0]
 810f238:	fa00 f009 	lsl.w	r0, r0, r9
 810f23c:	4310      	orrs	r0, r2
 810f23e:	f84a 0b04 	str.w	r0, [sl], #4
 810f242:	f853 2b04 	ldr.w	r2, [r3], #4
 810f246:	459c      	cmp	ip, r3
 810f248:	fa22 f20e 	lsr.w	r2, r2, lr
 810f24c:	d8f3      	bhi.n	810f236 <__lshift+0x6e>
 810f24e:	ebac 0304 	sub.w	r3, ip, r4
 810f252:	3b15      	subs	r3, #21
 810f254:	f023 0303 	bic.w	r3, r3, #3
 810f258:	3304      	adds	r3, #4
 810f25a:	f104 0015 	add.w	r0, r4, #21
 810f25e:	4584      	cmp	ip, r0
 810f260:	bf38      	it	cc
 810f262:	2304      	movcc	r3, #4
 810f264:	50ca      	str	r2, [r1, r3]
 810f266:	b10a      	cbz	r2, 810f26c <__lshift+0xa4>
 810f268:	f108 0602 	add.w	r6, r8, #2
 810f26c:	3e01      	subs	r6, #1
 810f26e:	4638      	mov	r0, r7
 810f270:	612e      	str	r6, [r5, #16]
 810f272:	4621      	mov	r1, r4
 810f274:	f7ff fd90 	bl	810ed98 <_Bfree>
 810f278:	4628      	mov	r0, r5
 810f27a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810f27e:	f842 0f04 	str.w	r0, [r2, #4]!
 810f282:	3301      	adds	r3, #1
 810f284:	e7c5      	b.n	810f212 <__lshift+0x4a>
 810f286:	3904      	subs	r1, #4
 810f288:	f853 2b04 	ldr.w	r2, [r3], #4
 810f28c:	f841 2f04 	str.w	r2, [r1, #4]!
 810f290:	459c      	cmp	ip, r3
 810f292:	d8f9      	bhi.n	810f288 <__lshift+0xc0>
 810f294:	e7ea      	b.n	810f26c <__lshift+0xa4>
 810f296:	bf00      	nop
 810f298:	08111569 	.word	0x08111569
 810f29c:	0811157a 	.word	0x0811157a

0810f2a0 <__mcmp>:
 810f2a0:	690a      	ldr	r2, [r1, #16]
 810f2a2:	4603      	mov	r3, r0
 810f2a4:	6900      	ldr	r0, [r0, #16]
 810f2a6:	1a80      	subs	r0, r0, r2
 810f2a8:	b530      	push	{r4, r5, lr}
 810f2aa:	d10e      	bne.n	810f2ca <__mcmp+0x2a>
 810f2ac:	3314      	adds	r3, #20
 810f2ae:	3114      	adds	r1, #20
 810f2b0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 810f2b4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 810f2b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 810f2bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 810f2c0:	4295      	cmp	r5, r2
 810f2c2:	d003      	beq.n	810f2cc <__mcmp+0x2c>
 810f2c4:	d205      	bcs.n	810f2d2 <__mcmp+0x32>
 810f2c6:	f04f 30ff 	mov.w	r0, #4294967295
 810f2ca:	bd30      	pop	{r4, r5, pc}
 810f2cc:	42a3      	cmp	r3, r4
 810f2ce:	d3f3      	bcc.n	810f2b8 <__mcmp+0x18>
 810f2d0:	e7fb      	b.n	810f2ca <__mcmp+0x2a>
 810f2d2:	2001      	movs	r0, #1
 810f2d4:	e7f9      	b.n	810f2ca <__mcmp+0x2a>
	...

0810f2d8 <__mdiff>:
 810f2d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810f2dc:	4689      	mov	r9, r1
 810f2de:	4606      	mov	r6, r0
 810f2e0:	4611      	mov	r1, r2
 810f2e2:	4648      	mov	r0, r9
 810f2e4:	4614      	mov	r4, r2
 810f2e6:	f7ff ffdb 	bl	810f2a0 <__mcmp>
 810f2ea:	1e05      	subs	r5, r0, #0
 810f2ec:	d112      	bne.n	810f314 <__mdiff+0x3c>
 810f2ee:	4629      	mov	r1, r5
 810f2f0:	4630      	mov	r0, r6
 810f2f2:	f7ff fd11 	bl	810ed18 <_Balloc>
 810f2f6:	4602      	mov	r2, r0
 810f2f8:	b928      	cbnz	r0, 810f306 <__mdiff+0x2e>
 810f2fa:	4b3f      	ldr	r3, [pc, #252]	@ (810f3f8 <__mdiff+0x120>)
 810f2fc:	f240 2137 	movw	r1, #567	@ 0x237
 810f300:	483e      	ldr	r0, [pc, #248]	@ (810f3fc <__mdiff+0x124>)
 810f302:	f7fe fd9d 	bl	810de40 <__assert_func>
 810f306:	2301      	movs	r3, #1
 810f308:	e9c0 3504 	strd	r3, r5, [r0, #16]
 810f30c:	4610      	mov	r0, r2
 810f30e:	b003      	add	sp, #12
 810f310:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810f314:	bfbc      	itt	lt
 810f316:	464b      	movlt	r3, r9
 810f318:	46a1      	movlt	r9, r4
 810f31a:	4630      	mov	r0, r6
 810f31c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 810f320:	bfba      	itte	lt
 810f322:	461c      	movlt	r4, r3
 810f324:	2501      	movlt	r5, #1
 810f326:	2500      	movge	r5, #0
 810f328:	f7ff fcf6 	bl	810ed18 <_Balloc>
 810f32c:	4602      	mov	r2, r0
 810f32e:	b918      	cbnz	r0, 810f338 <__mdiff+0x60>
 810f330:	4b31      	ldr	r3, [pc, #196]	@ (810f3f8 <__mdiff+0x120>)
 810f332:	f240 2145 	movw	r1, #581	@ 0x245
 810f336:	e7e3      	b.n	810f300 <__mdiff+0x28>
 810f338:	f8d9 7010 	ldr.w	r7, [r9, #16]
 810f33c:	6926      	ldr	r6, [r4, #16]
 810f33e:	60c5      	str	r5, [r0, #12]
 810f340:	f109 0310 	add.w	r3, r9, #16
 810f344:	f109 0514 	add.w	r5, r9, #20
 810f348:	f104 0e14 	add.w	lr, r4, #20
 810f34c:	f100 0b14 	add.w	fp, r0, #20
 810f350:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 810f354:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 810f358:	9301      	str	r3, [sp, #4]
 810f35a:	46d9      	mov	r9, fp
 810f35c:	f04f 0c00 	mov.w	ip, #0
 810f360:	9b01      	ldr	r3, [sp, #4]
 810f362:	f85e 0b04 	ldr.w	r0, [lr], #4
 810f366:	f853 af04 	ldr.w	sl, [r3, #4]!
 810f36a:	9301      	str	r3, [sp, #4]
 810f36c:	fa1f f38a 	uxth.w	r3, sl
 810f370:	4619      	mov	r1, r3
 810f372:	b283      	uxth	r3, r0
 810f374:	1acb      	subs	r3, r1, r3
 810f376:	0c00      	lsrs	r0, r0, #16
 810f378:	4463      	add	r3, ip
 810f37a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 810f37e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 810f382:	b29b      	uxth	r3, r3
 810f384:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 810f388:	4576      	cmp	r6, lr
 810f38a:	f849 3b04 	str.w	r3, [r9], #4
 810f38e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 810f392:	d8e5      	bhi.n	810f360 <__mdiff+0x88>
 810f394:	1b33      	subs	r3, r6, r4
 810f396:	3b15      	subs	r3, #21
 810f398:	f023 0303 	bic.w	r3, r3, #3
 810f39c:	3415      	adds	r4, #21
 810f39e:	3304      	adds	r3, #4
 810f3a0:	42a6      	cmp	r6, r4
 810f3a2:	bf38      	it	cc
 810f3a4:	2304      	movcc	r3, #4
 810f3a6:	441d      	add	r5, r3
 810f3a8:	445b      	add	r3, fp
 810f3aa:	461e      	mov	r6, r3
 810f3ac:	462c      	mov	r4, r5
 810f3ae:	4544      	cmp	r4, r8
 810f3b0:	d30e      	bcc.n	810f3d0 <__mdiff+0xf8>
 810f3b2:	f108 0103 	add.w	r1, r8, #3
 810f3b6:	1b49      	subs	r1, r1, r5
 810f3b8:	f021 0103 	bic.w	r1, r1, #3
 810f3bc:	3d03      	subs	r5, #3
 810f3be:	45a8      	cmp	r8, r5
 810f3c0:	bf38      	it	cc
 810f3c2:	2100      	movcc	r1, #0
 810f3c4:	440b      	add	r3, r1
 810f3c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 810f3ca:	b191      	cbz	r1, 810f3f2 <__mdiff+0x11a>
 810f3cc:	6117      	str	r7, [r2, #16]
 810f3ce:	e79d      	b.n	810f30c <__mdiff+0x34>
 810f3d0:	f854 1b04 	ldr.w	r1, [r4], #4
 810f3d4:	46e6      	mov	lr, ip
 810f3d6:	0c08      	lsrs	r0, r1, #16
 810f3d8:	fa1c fc81 	uxtah	ip, ip, r1
 810f3dc:	4471      	add	r1, lr
 810f3de:	eb00 402c 	add.w	r0, r0, ip, asr #16
 810f3e2:	b289      	uxth	r1, r1
 810f3e4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 810f3e8:	f846 1b04 	str.w	r1, [r6], #4
 810f3ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 810f3f0:	e7dd      	b.n	810f3ae <__mdiff+0xd6>
 810f3f2:	3f01      	subs	r7, #1
 810f3f4:	e7e7      	b.n	810f3c6 <__mdiff+0xee>
 810f3f6:	bf00      	nop
 810f3f8:	08111569 	.word	0x08111569
 810f3fc:	0811157a 	.word	0x0811157a

0810f400 <__ulp>:
 810f400:	b082      	sub	sp, #8
 810f402:	ed8d 0b00 	vstr	d0, [sp]
 810f406:	9a01      	ldr	r2, [sp, #4]
 810f408:	4b0f      	ldr	r3, [pc, #60]	@ (810f448 <__ulp+0x48>)
 810f40a:	4013      	ands	r3, r2
 810f40c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 810f410:	2b00      	cmp	r3, #0
 810f412:	dc08      	bgt.n	810f426 <__ulp+0x26>
 810f414:	425b      	negs	r3, r3
 810f416:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 810f41a:	ea4f 5223 	mov.w	r2, r3, asr #20
 810f41e:	da04      	bge.n	810f42a <__ulp+0x2a>
 810f420:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 810f424:	4113      	asrs	r3, r2
 810f426:	2200      	movs	r2, #0
 810f428:	e008      	b.n	810f43c <__ulp+0x3c>
 810f42a:	f1a2 0314 	sub.w	r3, r2, #20
 810f42e:	2b1e      	cmp	r3, #30
 810f430:	bfda      	itte	le
 810f432:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 810f436:	40da      	lsrle	r2, r3
 810f438:	2201      	movgt	r2, #1
 810f43a:	2300      	movs	r3, #0
 810f43c:	4619      	mov	r1, r3
 810f43e:	4610      	mov	r0, r2
 810f440:	ec41 0b10 	vmov	d0, r0, r1
 810f444:	b002      	add	sp, #8
 810f446:	4770      	bx	lr
 810f448:	7ff00000 	.word	0x7ff00000

0810f44c <__b2d>:
 810f44c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810f450:	6906      	ldr	r6, [r0, #16]
 810f452:	f100 0814 	add.w	r8, r0, #20
 810f456:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 810f45a:	1f37      	subs	r7, r6, #4
 810f45c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 810f460:	4610      	mov	r0, r2
 810f462:	f7ff fd4b 	bl	810eefc <__hi0bits>
 810f466:	f1c0 0320 	rsb	r3, r0, #32
 810f46a:	280a      	cmp	r0, #10
 810f46c:	600b      	str	r3, [r1, #0]
 810f46e:	491b      	ldr	r1, [pc, #108]	@ (810f4dc <__b2d+0x90>)
 810f470:	dc15      	bgt.n	810f49e <__b2d+0x52>
 810f472:	f1c0 0c0b 	rsb	ip, r0, #11
 810f476:	fa22 f30c 	lsr.w	r3, r2, ip
 810f47a:	45b8      	cmp	r8, r7
 810f47c:	ea43 0501 	orr.w	r5, r3, r1
 810f480:	bf34      	ite	cc
 810f482:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 810f486:	2300      	movcs	r3, #0
 810f488:	3015      	adds	r0, #21
 810f48a:	fa02 f000 	lsl.w	r0, r2, r0
 810f48e:	fa23 f30c 	lsr.w	r3, r3, ip
 810f492:	4303      	orrs	r3, r0
 810f494:	461c      	mov	r4, r3
 810f496:	ec45 4b10 	vmov	d0, r4, r5
 810f49a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810f49e:	45b8      	cmp	r8, r7
 810f4a0:	bf3a      	itte	cc
 810f4a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 810f4a6:	f1a6 0708 	subcc.w	r7, r6, #8
 810f4aa:	2300      	movcs	r3, #0
 810f4ac:	380b      	subs	r0, #11
 810f4ae:	d012      	beq.n	810f4d6 <__b2d+0x8a>
 810f4b0:	f1c0 0120 	rsb	r1, r0, #32
 810f4b4:	fa23 f401 	lsr.w	r4, r3, r1
 810f4b8:	4082      	lsls	r2, r0
 810f4ba:	4322      	orrs	r2, r4
 810f4bc:	4547      	cmp	r7, r8
 810f4be:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 810f4c2:	bf8c      	ite	hi
 810f4c4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 810f4c8:	2200      	movls	r2, #0
 810f4ca:	4083      	lsls	r3, r0
 810f4cc:	40ca      	lsrs	r2, r1
 810f4ce:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 810f4d2:	4313      	orrs	r3, r2
 810f4d4:	e7de      	b.n	810f494 <__b2d+0x48>
 810f4d6:	ea42 0501 	orr.w	r5, r2, r1
 810f4da:	e7db      	b.n	810f494 <__b2d+0x48>
 810f4dc:	3ff00000 	.word	0x3ff00000

0810f4e0 <__d2b>:
 810f4e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 810f4e4:	460f      	mov	r7, r1
 810f4e6:	2101      	movs	r1, #1
 810f4e8:	ec59 8b10 	vmov	r8, r9, d0
 810f4ec:	4616      	mov	r6, r2
 810f4ee:	f7ff fc13 	bl	810ed18 <_Balloc>
 810f4f2:	4604      	mov	r4, r0
 810f4f4:	b930      	cbnz	r0, 810f504 <__d2b+0x24>
 810f4f6:	4602      	mov	r2, r0
 810f4f8:	4b23      	ldr	r3, [pc, #140]	@ (810f588 <__d2b+0xa8>)
 810f4fa:	4824      	ldr	r0, [pc, #144]	@ (810f58c <__d2b+0xac>)
 810f4fc:	f240 310f 	movw	r1, #783	@ 0x30f
 810f500:	f7fe fc9e 	bl	810de40 <__assert_func>
 810f504:	f3c9 550a 	ubfx	r5, r9, #20, #11
 810f508:	f3c9 0313 	ubfx	r3, r9, #0, #20
 810f50c:	b10d      	cbz	r5, 810f512 <__d2b+0x32>
 810f50e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 810f512:	9301      	str	r3, [sp, #4]
 810f514:	f1b8 0300 	subs.w	r3, r8, #0
 810f518:	d023      	beq.n	810f562 <__d2b+0x82>
 810f51a:	4668      	mov	r0, sp
 810f51c:	9300      	str	r3, [sp, #0]
 810f51e:	f7ff fd0c 	bl	810ef3a <__lo0bits>
 810f522:	e9dd 1200 	ldrd	r1, r2, [sp]
 810f526:	b1d0      	cbz	r0, 810f55e <__d2b+0x7e>
 810f528:	f1c0 0320 	rsb	r3, r0, #32
 810f52c:	fa02 f303 	lsl.w	r3, r2, r3
 810f530:	430b      	orrs	r3, r1
 810f532:	40c2      	lsrs	r2, r0
 810f534:	6163      	str	r3, [r4, #20]
 810f536:	9201      	str	r2, [sp, #4]
 810f538:	9b01      	ldr	r3, [sp, #4]
 810f53a:	61a3      	str	r3, [r4, #24]
 810f53c:	2b00      	cmp	r3, #0
 810f53e:	bf0c      	ite	eq
 810f540:	2201      	moveq	r2, #1
 810f542:	2202      	movne	r2, #2
 810f544:	6122      	str	r2, [r4, #16]
 810f546:	b1a5      	cbz	r5, 810f572 <__d2b+0x92>
 810f548:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 810f54c:	4405      	add	r5, r0
 810f54e:	603d      	str	r5, [r7, #0]
 810f550:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 810f554:	6030      	str	r0, [r6, #0]
 810f556:	4620      	mov	r0, r4
 810f558:	b003      	add	sp, #12
 810f55a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810f55e:	6161      	str	r1, [r4, #20]
 810f560:	e7ea      	b.n	810f538 <__d2b+0x58>
 810f562:	a801      	add	r0, sp, #4
 810f564:	f7ff fce9 	bl	810ef3a <__lo0bits>
 810f568:	9b01      	ldr	r3, [sp, #4]
 810f56a:	6163      	str	r3, [r4, #20]
 810f56c:	3020      	adds	r0, #32
 810f56e:	2201      	movs	r2, #1
 810f570:	e7e8      	b.n	810f544 <__d2b+0x64>
 810f572:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 810f576:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 810f57a:	6038      	str	r0, [r7, #0]
 810f57c:	6918      	ldr	r0, [r3, #16]
 810f57e:	f7ff fcbd 	bl	810eefc <__hi0bits>
 810f582:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 810f586:	e7e5      	b.n	810f554 <__d2b+0x74>
 810f588:	08111569 	.word	0x08111569
 810f58c:	0811157a 	.word	0x0811157a

0810f590 <__ratio>:
 810f590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810f594:	b085      	sub	sp, #20
 810f596:	e9cd 1000 	strd	r1, r0, [sp]
 810f59a:	a902      	add	r1, sp, #8
 810f59c:	f7ff ff56 	bl	810f44c <__b2d>
 810f5a0:	9800      	ldr	r0, [sp, #0]
 810f5a2:	a903      	add	r1, sp, #12
 810f5a4:	ec55 4b10 	vmov	r4, r5, d0
 810f5a8:	f7ff ff50 	bl	810f44c <__b2d>
 810f5ac:	9b01      	ldr	r3, [sp, #4]
 810f5ae:	6919      	ldr	r1, [r3, #16]
 810f5b0:	9b00      	ldr	r3, [sp, #0]
 810f5b2:	691b      	ldr	r3, [r3, #16]
 810f5b4:	1ac9      	subs	r1, r1, r3
 810f5b6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 810f5ba:	1a9b      	subs	r3, r3, r2
 810f5bc:	ec5b ab10 	vmov	sl, fp, d0
 810f5c0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 810f5c4:	2b00      	cmp	r3, #0
 810f5c6:	bfce      	itee	gt
 810f5c8:	462a      	movgt	r2, r5
 810f5ca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 810f5ce:	465a      	movle	r2, fp
 810f5d0:	462f      	mov	r7, r5
 810f5d2:	46d9      	mov	r9, fp
 810f5d4:	bfcc      	ite	gt
 810f5d6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 810f5da:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 810f5de:	464b      	mov	r3, r9
 810f5e0:	4652      	mov	r2, sl
 810f5e2:	4620      	mov	r0, r4
 810f5e4:	4639      	mov	r1, r7
 810f5e6:	f7f1 f9b9 	bl	810095c <__aeabi_ddiv>
 810f5ea:	ec41 0b10 	vmov	d0, r0, r1
 810f5ee:	b005      	add	sp, #20
 810f5f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810f5f4 <__copybits>:
 810f5f4:	3901      	subs	r1, #1
 810f5f6:	b570      	push	{r4, r5, r6, lr}
 810f5f8:	1149      	asrs	r1, r1, #5
 810f5fa:	6914      	ldr	r4, [r2, #16]
 810f5fc:	3101      	adds	r1, #1
 810f5fe:	f102 0314 	add.w	r3, r2, #20
 810f602:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 810f606:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 810f60a:	1f05      	subs	r5, r0, #4
 810f60c:	42a3      	cmp	r3, r4
 810f60e:	d30c      	bcc.n	810f62a <__copybits+0x36>
 810f610:	1aa3      	subs	r3, r4, r2
 810f612:	3b11      	subs	r3, #17
 810f614:	f023 0303 	bic.w	r3, r3, #3
 810f618:	3211      	adds	r2, #17
 810f61a:	42a2      	cmp	r2, r4
 810f61c:	bf88      	it	hi
 810f61e:	2300      	movhi	r3, #0
 810f620:	4418      	add	r0, r3
 810f622:	2300      	movs	r3, #0
 810f624:	4288      	cmp	r0, r1
 810f626:	d305      	bcc.n	810f634 <__copybits+0x40>
 810f628:	bd70      	pop	{r4, r5, r6, pc}
 810f62a:	f853 6b04 	ldr.w	r6, [r3], #4
 810f62e:	f845 6f04 	str.w	r6, [r5, #4]!
 810f632:	e7eb      	b.n	810f60c <__copybits+0x18>
 810f634:	f840 3b04 	str.w	r3, [r0], #4
 810f638:	e7f4      	b.n	810f624 <__copybits+0x30>

0810f63a <__any_on>:
 810f63a:	f100 0214 	add.w	r2, r0, #20
 810f63e:	6900      	ldr	r0, [r0, #16]
 810f640:	114b      	asrs	r3, r1, #5
 810f642:	4298      	cmp	r0, r3
 810f644:	b510      	push	{r4, lr}
 810f646:	db11      	blt.n	810f66c <__any_on+0x32>
 810f648:	dd0a      	ble.n	810f660 <__any_on+0x26>
 810f64a:	f011 011f 	ands.w	r1, r1, #31
 810f64e:	d007      	beq.n	810f660 <__any_on+0x26>
 810f650:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 810f654:	fa24 f001 	lsr.w	r0, r4, r1
 810f658:	fa00 f101 	lsl.w	r1, r0, r1
 810f65c:	428c      	cmp	r4, r1
 810f65e:	d10b      	bne.n	810f678 <__any_on+0x3e>
 810f660:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 810f664:	4293      	cmp	r3, r2
 810f666:	d803      	bhi.n	810f670 <__any_on+0x36>
 810f668:	2000      	movs	r0, #0
 810f66a:	bd10      	pop	{r4, pc}
 810f66c:	4603      	mov	r3, r0
 810f66e:	e7f7      	b.n	810f660 <__any_on+0x26>
 810f670:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 810f674:	2900      	cmp	r1, #0
 810f676:	d0f5      	beq.n	810f664 <__any_on+0x2a>
 810f678:	2001      	movs	r0, #1
 810f67a:	e7f6      	b.n	810f66a <__any_on+0x30>

0810f67c <sulp>:
 810f67c:	b570      	push	{r4, r5, r6, lr}
 810f67e:	4604      	mov	r4, r0
 810f680:	460d      	mov	r5, r1
 810f682:	ec45 4b10 	vmov	d0, r4, r5
 810f686:	4616      	mov	r6, r2
 810f688:	f7ff feba 	bl	810f400 <__ulp>
 810f68c:	ec51 0b10 	vmov	r0, r1, d0
 810f690:	b17e      	cbz	r6, 810f6b2 <sulp+0x36>
 810f692:	f3c5 530a 	ubfx	r3, r5, #20, #11
 810f696:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 810f69a:	2b00      	cmp	r3, #0
 810f69c:	dd09      	ble.n	810f6b2 <sulp+0x36>
 810f69e:	051b      	lsls	r3, r3, #20
 810f6a0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 810f6a4:	2400      	movs	r4, #0
 810f6a6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 810f6aa:	4622      	mov	r2, r4
 810f6ac:	462b      	mov	r3, r5
 810f6ae:	f7f1 f82b 	bl	8100708 <__aeabi_dmul>
 810f6b2:	ec41 0b10 	vmov	d0, r0, r1
 810f6b6:	bd70      	pop	{r4, r5, r6, pc}

0810f6b8 <_strtod_l>:
 810f6b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810f6bc:	b09f      	sub	sp, #124	@ 0x7c
 810f6be:	460c      	mov	r4, r1
 810f6c0:	9217      	str	r2, [sp, #92]	@ 0x5c
 810f6c2:	2200      	movs	r2, #0
 810f6c4:	921a      	str	r2, [sp, #104]	@ 0x68
 810f6c6:	9005      	str	r0, [sp, #20]
 810f6c8:	f04f 0a00 	mov.w	sl, #0
 810f6cc:	f04f 0b00 	mov.w	fp, #0
 810f6d0:	460a      	mov	r2, r1
 810f6d2:	9219      	str	r2, [sp, #100]	@ 0x64
 810f6d4:	7811      	ldrb	r1, [r2, #0]
 810f6d6:	292b      	cmp	r1, #43	@ 0x2b
 810f6d8:	d04a      	beq.n	810f770 <_strtod_l+0xb8>
 810f6da:	d838      	bhi.n	810f74e <_strtod_l+0x96>
 810f6dc:	290d      	cmp	r1, #13
 810f6de:	d832      	bhi.n	810f746 <_strtod_l+0x8e>
 810f6e0:	2908      	cmp	r1, #8
 810f6e2:	d832      	bhi.n	810f74a <_strtod_l+0x92>
 810f6e4:	2900      	cmp	r1, #0
 810f6e6:	d03b      	beq.n	810f760 <_strtod_l+0xa8>
 810f6e8:	2200      	movs	r2, #0
 810f6ea:	920b      	str	r2, [sp, #44]	@ 0x2c
 810f6ec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 810f6ee:	782a      	ldrb	r2, [r5, #0]
 810f6f0:	2a30      	cmp	r2, #48	@ 0x30
 810f6f2:	f040 80b3 	bne.w	810f85c <_strtod_l+0x1a4>
 810f6f6:	786a      	ldrb	r2, [r5, #1]
 810f6f8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 810f6fc:	2a58      	cmp	r2, #88	@ 0x58
 810f6fe:	d16e      	bne.n	810f7de <_strtod_l+0x126>
 810f700:	9302      	str	r3, [sp, #8]
 810f702:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810f704:	9301      	str	r3, [sp, #4]
 810f706:	ab1a      	add	r3, sp, #104	@ 0x68
 810f708:	9300      	str	r3, [sp, #0]
 810f70a:	4a8e      	ldr	r2, [pc, #568]	@ (810f944 <_strtod_l+0x28c>)
 810f70c:	9805      	ldr	r0, [sp, #20]
 810f70e:	ab1b      	add	r3, sp, #108	@ 0x6c
 810f710:	a919      	add	r1, sp, #100	@ 0x64
 810f712:	f001 fadb 	bl	8110ccc <__gethex>
 810f716:	f010 060f 	ands.w	r6, r0, #15
 810f71a:	4604      	mov	r4, r0
 810f71c:	d005      	beq.n	810f72a <_strtod_l+0x72>
 810f71e:	2e06      	cmp	r6, #6
 810f720:	d128      	bne.n	810f774 <_strtod_l+0xbc>
 810f722:	3501      	adds	r5, #1
 810f724:	2300      	movs	r3, #0
 810f726:	9519      	str	r5, [sp, #100]	@ 0x64
 810f728:	930b      	str	r3, [sp, #44]	@ 0x2c
 810f72a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 810f72c:	2b00      	cmp	r3, #0
 810f72e:	f040 858e 	bne.w	811024e <_strtod_l+0xb96>
 810f732:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810f734:	b1cb      	cbz	r3, 810f76a <_strtod_l+0xb2>
 810f736:	4652      	mov	r2, sl
 810f738:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 810f73c:	ec43 2b10 	vmov	d0, r2, r3
 810f740:	b01f      	add	sp, #124	@ 0x7c
 810f742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810f746:	2920      	cmp	r1, #32
 810f748:	d1ce      	bne.n	810f6e8 <_strtod_l+0x30>
 810f74a:	3201      	adds	r2, #1
 810f74c:	e7c1      	b.n	810f6d2 <_strtod_l+0x1a>
 810f74e:	292d      	cmp	r1, #45	@ 0x2d
 810f750:	d1ca      	bne.n	810f6e8 <_strtod_l+0x30>
 810f752:	2101      	movs	r1, #1
 810f754:	910b      	str	r1, [sp, #44]	@ 0x2c
 810f756:	1c51      	adds	r1, r2, #1
 810f758:	9119      	str	r1, [sp, #100]	@ 0x64
 810f75a:	7852      	ldrb	r2, [r2, #1]
 810f75c:	2a00      	cmp	r2, #0
 810f75e:	d1c5      	bne.n	810f6ec <_strtod_l+0x34>
 810f760:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 810f762:	9419      	str	r4, [sp, #100]	@ 0x64
 810f764:	2b00      	cmp	r3, #0
 810f766:	f040 8570 	bne.w	811024a <_strtod_l+0xb92>
 810f76a:	4652      	mov	r2, sl
 810f76c:	465b      	mov	r3, fp
 810f76e:	e7e5      	b.n	810f73c <_strtod_l+0x84>
 810f770:	2100      	movs	r1, #0
 810f772:	e7ef      	b.n	810f754 <_strtod_l+0x9c>
 810f774:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 810f776:	b13a      	cbz	r2, 810f788 <_strtod_l+0xd0>
 810f778:	2135      	movs	r1, #53	@ 0x35
 810f77a:	a81c      	add	r0, sp, #112	@ 0x70
 810f77c:	f7ff ff3a 	bl	810f5f4 <__copybits>
 810f780:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810f782:	9805      	ldr	r0, [sp, #20]
 810f784:	f7ff fb08 	bl	810ed98 <_Bfree>
 810f788:	3e01      	subs	r6, #1
 810f78a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 810f78c:	2e04      	cmp	r6, #4
 810f78e:	d806      	bhi.n	810f79e <_strtod_l+0xe6>
 810f790:	e8df f006 	tbb	[pc, r6]
 810f794:	201d0314 	.word	0x201d0314
 810f798:	14          	.byte	0x14
 810f799:	00          	.byte	0x00
 810f79a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 810f79e:	05e1      	lsls	r1, r4, #23
 810f7a0:	bf48      	it	mi
 810f7a2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 810f7a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 810f7aa:	0d1b      	lsrs	r3, r3, #20
 810f7ac:	051b      	lsls	r3, r3, #20
 810f7ae:	2b00      	cmp	r3, #0
 810f7b0:	d1bb      	bne.n	810f72a <_strtod_l+0x72>
 810f7b2:	f7fe fb03 	bl	810ddbc <__errno>
 810f7b6:	2322      	movs	r3, #34	@ 0x22
 810f7b8:	6003      	str	r3, [r0, #0]
 810f7ba:	e7b6      	b.n	810f72a <_strtod_l+0x72>
 810f7bc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 810f7c0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 810f7c4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 810f7c8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 810f7cc:	e7e7      	b.n	810f79e <_strtod_l+0xe6>
 810f7ce:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 810f94c <_strtod_l+0x294>
 810f7d2:	e7e4      	b.n	810f79e <_strtod_l+0xe6>
 810f7d4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 810f7d8:	f04f 3aff 	mov.w	sl, #4294967295
 810f7dc:	e7df      	b.n	810f79e <_strtod_l+0xe6>
 810f7de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810f7e0:	1c5a      	adds	r2, r3, #1
 810f7e2:	9219      	str	r2, [sp, #100]	@ 0x64
 810f7e4:	785b      	ldrb	r3, [r3, #1]
 810f7e6:	2b30      	cmp	r3, #48	@ 0x30
 810f7e8:	d0f9      	beq.n	810f7de <_strtod_l+0x126>
 810f7ea:	2b00      	cmp	r3, #0
 810f7ec:	d09d      	beq.n	810f72a <_strtod_l+0x72>
 810f7ee:	2301      	movs	r3, #1
 810f7f0:	9309      	str	r3, [sp, #36]	@ 0x24
 810f7f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810f7f4:	930c      	str	r3, [sp, #48]	@ 0x30
 810f7f6:	2300      	movs	r3, #0
 810f7f8:	9308      	str	r3, [sp, #32]
 810f7fa:	930a      	str	r3, [sp, #40]	@ 0x28
 810f7fc:	461f      	mov	r7, r3
 810f7fe:	220a      	movs	r2, #10
 810f800:	9819      	ldr	r0, [sp, #100]	@ 0x64
 810f802:	7805      	ldrb	r5, [r0, #0]
 810f804:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 810f808:	b2d9      	uxtb	r1, r3
 810f80a:	2909      	cmp	r1, #9
 810f80c:	d928      	bls.n	810f860 <_strtod_l+0x1a8>
 810f80e:	494e      	ldr	r1, [pc, #312]	@ (810f948 <_strtod_l+0x290>)
 810f810:	2201      	movs	r2, #1
 810f812:	f001 f98b 	bl	8110b2c <strncmp>
 810f816:	2800      	cmp	r0, #0
 810f818:	d032      	beq.n	810f880 <_strtod_l+0x1c8>
 810f81a:	2000      	movs	r0, #0
 810f81c:	462a      	mov	r2, r5
 810f81e:	4681      	mov	r9, r0
 810f820:	463d      	mov	r5, r7
 810f822:	4603      	mov	r3, r0
 810f824:	2a65      	cmp	r2, #101	@ 0x65
 810f826:	d001      	beq.n	810f82c <_strtod_l+0x174>
 810f828:	2a45      	cmp	r2, #69	@ 0x45
 810f82a:	d114      	bne.n	810f856 <_strtod_l+0x19e>
 810f82c:	b91d      	cbnz	r5, 810f836 <_strtod_l+0x17e>
 810f82e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810f830:	4302      	orrs	r2, r0
 810f832:	d095      	beq.n	810f760 <_strtod_l+0xa8>
 810f834:	2500      	movs	r5, #0
 810f836:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 810f838:	1c62      	adds	r2, r4, #1
 810f83a:	9219      	str	r2, [sp, #100]	@ 0x64
 810f83c:	7862      	ldrb	r2, [r4, #1]
 810f83e:	2a2b      	cmp	r2, #43	@ 0x2b
 810f840:	d077      	beq.n	810f932 <_strtod_l+0x27a>
 810f842:	2a2d      	cmp	r2, #45	@ 0x2d
 810f844:	d07b      	beq.n	810f93e <_strtod_l+0x286>
 810f846:	f04f 0c00 	mov.w	ip, #0
 810f84a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 810f84e:	2909      	cmp	r1, #9
 810f850:	f240 8082 	bls.w	810f958 <_strtod_l+0x2a0>
 810f854:	9419      	str	r4, [sp, #100]	@ 0x64
 810f856:	f04f 0800 	mov.w	r8, #0
 810f85a:	e0a2      	b.n	810f9a2 <_strtod_l+0x2ea>
 810f85c:	2300      	movs	r3, #0
 810f85e:	e7c7      	b.n	810f7f0 <_strtod_l+0x138>
 810f860:	2f08      	cmp	r7, #8
 810f862:	bfd5      	itete	le
 810f864:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 810f866:	9908      	ldrgt	r1, [sp, #32]
 810f868:	fb02 3301 	mlale	r3, r2, r1, r3
 810f86c:	fb02 3301 	mlagt	r3, r2, r1, r3
 810f870:	f100 0001 	add.w	r0, r0, #1
 810f874:	bfd4      	ite	le
 810f876:	930a      	strle	r3, [sp, #40]	@ 0x28
 810f878:	9308      	strgt	r3, [sp, #32]
 810f87a:	3701      	adds	r7, #1
 810f87c:	9019      	str	r0, [sp, #100]	@ 0x64
 810f87e:	e7bf      	b.n	810f800 <_strtod_l+0x148>
 810f880:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810f882:	1c5a      	adds	r2, r3, #1
 810f884:	9219      	str	r2, [sp, #100]	@ 0x64
 810f886:	785a      	ldrb	r2, [r3, #1]
 810f888:	b37f      	cbz	r7, 810f8ea <_strtod_l+0x232>
 810f88a:	4681      	mov	r9, r0
 810f88c:	463d      	mov	r5, r7
 810f88e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 810f892:	2b09      	cmp	r3, #9
 810f894:	d912      	bls.n	810f8bc <_strtod_l+0x204>
 810f896:	2301      	movs	r3, #1
 810f898:	e7c4      	b.n	810f824 <_strtod_l+0x16c>
 810f89a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810f89c:	1c5a      	adds	r2, r3, #1
 810f89e:	9219      	str	r2, [sp, #100]	@ 0x64
 810f8a0:	785a      	ldrb	r2, [r3, #1]
 810f8a2:	3001      	adds	r0, #1
 810f8a4:	2a30      	cmp	r2, #48	@ 0x30
 810f8a6:	d0f8      	beq.n	810f89a <_strtod_l+0x1e2>
 810f8a8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 810f8ac:	2b08      	cmp	r3, #8
 810f8ae:	f200 84d3 	bhi.w	8110258 <_strtod_l+0xba0>
 810f8b2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810f8b4:	930c      	str	r3, [sp, #48]	@ 0x30
 810f8b6:	4681      	mov	r9, r0
 810f8b8:	2000      	movs	r0, #0
 810f8ba:	4605      	mov	r5, r0
 810f8bc:	3a30      	subs	r2, #48	@ 0x30
 810f8be:	f100 0301 	add.w	r3, r0, #1
 810f8c2:	d02a      	beq.n	810f91a <_strtod_l+0x262>
 810f8c4:	4499      	add	r9, r3
 810f8c6:	eb00 0c05 	add.w	ip, r0, r5
 810f8ca:	462b      	mov	r3, r5
 810f8cc:	210a      	movs	r1, #10
 810f8ce:	4563      	cmp	r3, ip
 810f8d0:	d10d      	bne.n	810f8ee <_strtod_l+0x236>
 810f8d2:	1c69      	adds	r1, r5, #1
 810f8d4:	4401      	add	r1, r0
 810f8d6:	4428      	add	r0, r5
 810f8d8:	2808      	cmp	r0, #8
 810f8da:	dc16      	bgt.n	810f90a <_strtod_l+0x252>
 810f8dc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 810f8de:	230a      	movs	r3, #10
 810f8e0:	fb03 2300 	mla	r3, r3, r0, r2
 810f8e4:	930a      	str	r3, [sp, #40]	@ 0x28
 810f8e6:	2300      	movs	r3, #0
 810f8e8:	e018      	b.n	810f91c <_strtod_l+0x264>
 810f8ea:	4638      	mov	r0, r7
 810f8ec:	e7da      	b.n	810f8a4 <_strtod_l+0x1ec>
 810f8ee:	2b08      	cmp	r3, #8
 810f8f0:	f103 0301 	add.w	r3, r3, #1
 810f8f4:	dc03      	bgt.n	810f8fe <_strtod_l+0x246>
 810f8f6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 810f8f8:	434e      	muls	r6, r1
 810f8fa:	960a      	str	r6, [sp, #40]	@ 0x28
 810f8fc:	e7e7      	b.n	810f8ce <_strtod_l+0x216>
 810f8fe:	2b10      	cmp	r3, #16
 810f900:	bfde      	ittt	le
 810f902:	9e08      	ldrle	r6, [sp, #32]
 810f904:	434e      	mulle	r6, r1
 810f906:	9608      	strle	r6, [sp, #32]
 810f908:	e7e1      	b.n	810f8ce <_strtod_l+0x216>
 810f90a:	280f      	cmp	r0, #15
 810f90c:	dceb      	bgt.n	810f8e6 <_strtod_l+0x22e>
 810f90e:	9808      	ldr	r0, [sp, #32]
 810f910:	230a      	movs	r3, #10
 810f912:	fb03 2300 	mla	r3, r3, r0, r2
 810f916:	9308      	str	r3, [sp, #32]
 810f918:	e7e5      	b.n	810f8e6 <_strtod_l+0x22e>
 810f91a:	4629      	mov	r1, r5
 810f91c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 810f91e:	1c50      	adds	r0, r2, #1
 810f920:	9019      	str	r0, [sp, #100]	@ 0x64
 810f922:	7852      	ldrb	r2, [r2, #1]
 810f924:	4618      	mov	r0, r3
 810f926:	460d      	mov	r5, r1
 810f928:	e7b1      	b.n	810f88e <_strtod_l+0x1d6>
 810f92a:	f04f 0900 	mov.w	r9, #0
 810f92e:	2301      	movs	r3, #1
 810f930:	e77d      	b.n	810f82e <_strtod_l+0x176>
 810f932:	f04f 0c00 	mov.w	ip, #0
 810f936:	1ca2      	adds	r2, r4, #2
 810f938:	9219      	str	r2, [sp, #100]	@ 0x64
 810f93a:	78a2      	ldrb	r2, [r4, #2]
 810f93c:	e785      	b.n	810f84a <_strtod_l+0x192>
 810f93e:	f04f 0c01 	mov.w	ip, #1
 810f942:	e7f8      	b.n	810f936 <_strtod_l+0x27e>
 810f944:	081116e8 	.word	0x081116e8
 810f948:	081116d0 	.word	0x081116d0
 810f94c:	7ff00000 	.word	0x7ff00000
 810f950:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 810f952:	1c51      	adds	r1, r2, #1
 810f954:	9119      	str	r1, [sp, #100]	@ 0x64
 810f956:	7852      	ldrb	r2, [r2, #1]
 810f958:	2a30      	cmp	r2, #48	@ 0x30
 810f95a:	d0f9      	beq.n	810f950 <_strtod_l+0x298>
 810f95c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 810f960:	2908      	cmp	r1, #8
 810f962:	f63f af78 	bhi.w	810f856 <_strtod_l+0x19e>
 810f966:	3a30      	subs	r2, #48	@ 0x30
 810f968:	920e      	str	r2, [sp, #56]	@ 0x38
 810f96a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 810f96c:	920f      	str	r2, [sp, #60]	@ 0x3c
 810f96e:	f04f 080a 	mov.w	r8, #10
 810f972:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 810f974:	1c56      	adds	r6, r2, #1
 810f976:	9619      	str	r6, [sp, #100]	@ 0x64
 810f978:	7852      	ldrb	r2, [r2, #1]
 810f97a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 810f97e:	f1be 0f09 	cmp.w	lr, #9
 810f982:	d939      	bls.n	810f9f8 <_strtod_l+0x340>
 810f984:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 810f986:	1a76      	subs	r6, r6, r1
 810f988:	2e08      	cmp	r6, #8
 810f98a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 810f98e:	dc03      	bgt.n	810f998 <_strtod_l+0x2e0>
 810f990:	990e      	ldr	r1, [sp, #56]	@ 0x38
 810f992:	4588      	cmp	r8, r1
 810f994:	bfa8      	it	ge
 810f996:	4688      	movge	r8, r1
 810f998:	f1bc 0f00 	cmp.w	ip, #0
 810f99c:	d001      	beq.n	810f9a2 <_strtod_l+0x2ea>
 810f99e:	f1c8 0800 	rsb	r8, r8, #0
 810f9a2:	2d00      	cmp	r5, #0
 810f9a4:	d14e      	bne.n	810fa44 <_strtod_l+0x38c>
 810f9a6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 810f9a8:	4308      	orrs	r0, r1
 810f9aa:	f47f aebe 	bne.w	810f72a <_strtod_l+0x72>
 810f9ae:	2b00      	cmp	r3, #0
 810f9b0:	f47f aed6 	bne.w	810f760 <_strtod_l+0xa8>
 810f9b4:	2a69      	cmp	r2, #105	@ 0x69
 810f9b6:	d028      	beq.n	810fa0a <_strtod_l+0x352>
 810f9b8:	dc25      	bgt.n	810fa06 <_strtod_l+0x34e>
 810f9ba:	2a49      	cmp	r2, #73	@ 0x49
 810f9bc:	d025      	beq.n	810fa0a <_strtod_l+0x352>
 810f9be:	2a4e      	cmp	r2, #78	@ 0x4e
 810f9c0:	f47f aece 	bne.w	810f760 <_strtod_l+0xa8>
 810f9c4:	499b      	ldr	r1, [pc, #620]	@ (810fc34 <_strtod_l+0x57c>)
 810f9c6:	a819      	add	r0, sp, #100	@ 0x64
 810f9c8:	f001 fba2 	bl	8111110 <__match>
 810f9cc:	2800      	cmp	r0, #0
 810f9ce:	f43f aec7 	beq.w	810f760 <_strtod_l+0xa8>
 810f9d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810f9d4:	781b      	ldrb	r3, [r3, #0]
 810f9d6:	2b28      	cmp	r3, #40	@ 0x28
 810f9d8:	d12e      	bne.n	810fa38 <_strtod_l+0x380>
 810f9da:	4997      	ldr	r1, [pc, #604]	@ (810fc38 <_strtod_l+0x580>)
 810f9dc:	aa1c      	add	r2, sp, #112	@ 0x70
 810f9de:	a819      	add	r0, sp, #100	@ 0x64
 810f9e0:	f001 fbaa 	bl	8111138 <__hexnan>
 810f9e4:	2805      	cmp	r0, #5
 810f9e6:	d127      	bne.n	810fa38 <_strtod_l+0x380>
 810f9e8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 810f9ea:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 810f9ee:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 810f9f2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 810f9f6:	e698      	b.n	810f72a <_strtod_l+0x72>
 810f9f8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 810f9fa:	fb08 2101 	mla	r1, r8, r1, r2
 810f9fe:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 810fa02:	920e      	str	r2, [sp, #56]	@ 0x38
 810fa04:	e7b5      	b.n	810f972 <_strtod_l+0x2ba>
 810fa06:	2a6e      	cmp	r2, #110	@ 0x6e
 810fa08:	e7da      	b.n	810f9c0 <_strtod_l+0x308>
 810fa0a:	498c      	ldr	r1, [pc, #560]	@ (810fc3c <_strtod_l+0x584>)
 810fa0c:	a819      	add	r0, sp, #100	@ 0x64
 810fa0e:	f001 fb7f 	bl	8111110 <__match>
 810fa12:	2800      	cmp	r0, #0
 810fa14:	f43f aea4 	beq.w	810f760 <_strtod_l+0xa8>
 810fa18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810fa1a:	4989      	ldr	r1, [pc, #548]	@ (810fc40 <_strtod_l+0x588>)
 810fa1c:	3b01      	subs	r3, #1
 810fa1e:	a819      	add	r0, sp, #100	@ 0x64
 810fa20:	9319      	str	r3, [sp, #100]	@ 0x64
 810fa22:	f001 fb75 	bl	8111110 <__match>
 810fa26:	b910      	cbnz	r0, 810fa2e <_strtod_l+0x376>
 810fa28:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810fa2a:	3301      	adds	r3, #1
 810fa2c:	9319      	str	r3, [sp, #100]	@ 0x64
 810fa2e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 810fc50 <_strtod_l+0x598>
 810fa32:	f04f 0a00 	mov.w	sl, #0
 810fa36:	e678      	b.n	810f72a <_strtod_l+0x72>
 810fa38:	4882      	ldr	r0, [pc, #520]	@ (810fc44 <_strtod_l+0x58c>)
 810fa3a:	f001 f8bd 	bl	8110bb8 <nan>
 810fa3e:	ec5b ab10 	vmov	sl, fp, d0
 810fa42:	e672      	b.n	810f72a <_strtod_l+0x72>
 810fa44:	eba8 0309 	sub.w	r3, r8, r9
 810fa48:	980a      	ldr	r0, [sp, #40]	@ 0x28
 810fa4a:	9309      	str	r3, [sp, #36]	@ 0x24
 810fa4c:	2f00      	cmp	r7, #0
 810fa4e:	bf08      	it	eq
 810fa50:	462f      	moveq	r7, r5
 810fa52:	2d10      	cmp	r5, #16
 810fa54:	462c      	mov	r4, r5
 810fa56:	bfa8      	it	ge
 810fa58:	2410      	movge	r4, #16
 810fa5a:	f7f0 fddb 	bl	8100614 <__aeabi_ui2d>
 810fa5e:	2d09      	cmp	r5, #9
 810fa60:	4682      	mov	sl, r0
 810fa62:	468b      	mov	fp, r1
 810fa64:	dc13      	bgt.n	810fa8e <_strtod_l+0x3d6>
 810fa66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810fa68:	2b00      	cmp	r3, #0
 810fa6a:	f43f ae5e 	beq.w	810f72a <_strtod_l+0x72>
 810fa6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810fa70:	dd78      	ble.n	810fb64 <_strtod_l+0x4ac>
 810fa72:	2b16      	cmp	r3, #22
 810fa74:	dc5f      	bgt.n	810fb36 <_strtod_l+0x47e>
 810fa76:	4974      	ldr	r1, [pc, #464]	@ (810fc48 <_strtod_l+0x590>)
 810fa78:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 810fa7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 810fa80:	4652      	mov	r2, sl
 810fa82:	465b      	mov	r3, fp
 810fa84:	f7f0 fe40 	bl	8100708 <__aeabi_dmul>
 810fa88:	4682      	mov	sl, r0
 810fa8a:	468b      	mov	fp, r1
 810fa8c:	e64d      	b.n	810f72a <_strtod_l+0x72>
 810fa8e:	4b6e      	ldr	r3, [pc, #440]	@ (810fc48 <_strtod_l+0x590>)
 810fa90:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 810fa94:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 810fa98:	f7f0 fe36 	bl	8100708 <__aeabi_dmul>
 810fa9c:	4682      	mov	sl, r0
 810fa9e:	9808      	ldr	r0, [sp, #32]
 810faa0:	468b      	mov	fp, r1
 810faa2:	f7f0 fdb7 	bl	8100614 <__aeabi_ui2d>
 810faa6:	4602      	mov	r2, r0
 810faa8:	460b      	mov	r3, r1
 810faaa:	4650      	mov	r0, sl
 810faac:	4659      	mov	r1, fp
 810faae:	f7f0 fc75 	bl	810039c <__adddf3>
 810fab2:	2d0f      	cmp	r5, #15
 810fab4:	4682      	mov	sl, r0
 810fab6:	468b      	mov	fp, r1
 810fab8:	ddd5      	ble.n	810fa66 <_strtod_l+0x3ae>
 810faba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810fabc:	1b2c      	subs	r4, r5, r4
 810fabe:	441c      	add	r4, r3
 810fac0:	2c00      	cmp	r4, #0
 810fac2:	f340 8096 	ble.w	810fbf2 <_strtod_l+0x53a>
 810fac6:	f014 030f 	ands.w	r3, r4, #15
 810faca:	d00a      	beq.n	810fae2 <_strtod_l+0x42a>
 810facc:	495e      	ldr	r1, [pc, #376]	@ (810fc48 <_strtod_l+0x590>)
 810face:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 810fad2:	4652      	mov	r2, sl
 810fad4:	465b      	mov	r3, fp
 810fad6:	e9d1 0100 	ldrd	r0, r1, [r1]
 810fada:	f7f0 fe15 	bl	8100708 <__aeabi_dmul>
 810fade:	4682      	mov	sl, r0
 810fae0:	468b      	mov	fp, r1
 810fae2:	f034 040f 	bics.w	r4, r4, #15
 810fae6:	d073      	beq.n	810fbd0 <_strtod_l+0x518>
 810fae8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 810faec:	dd48      	ble.n	810fb80 <_strtod_l+0x4c8>
 810faee:	2400      	movs	r4, #0
 810faf0:	46a0      	mov	r8, r4
 810faf2:	940a      	str	r4, [sp, #40]	@ 0x28
 810faf4:	46a1      	mov	r9, r4
 810faf6:	9a05      	ldr	r2, [sp, #20]
 810faf8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 810fc50 <_strtod_l+0x598>
 810fafc:	2322      	movs	r3, #34	@ 0x22
 810fafe:	6013      	str	r3, [r2, #0]
 810fb00:	f04f 0a00 	mov.w	sl, #0
 810fb04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810fb06:	2b00      	cmp	r3, #0
 810fb08:	f43f ae0f 	beq.w	810f72a <_strtod_l+0x72>
 810fb0c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810fb0e:	9805      	ldr	r0, [sp, #20]
 810fb10:	f7ff f942 	bl	810ed98 <_Bfree>
 810fb14:	9805      	ldr	r0, [sp, #20]
 810fb16:	4649      	mov	r1, r9
 810fb18:	f7ff f93e 	bl	810ed98 <_Bfree>
 810fb1c:	9805      	ldr	r0, [sp, #20]
 810fb1e:	4641      	mov	r1, r8
 810fb20:	f7ff f93a 	bl	810ed98 <_Bfree>
 810fb24:	990a      	ldr	r1, [sp, #40]	@ 0x28
 810fb26:	9805      	ldr	r0, [sp, #20]
 810fb28:	f7ff f936 	bl	810ed98 <_Bfree>
 810fb2c:	9805      	ldr	r0, [sp, #20]
 810fb2e:	4621      	mov	r1, r4
 810fb30:	f7ff f932 	bl	810ed98 <_Bfree>
 810fb34:	e5f9      	b.n	810f72a <_strtod_l+0x72>
 810fb36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810fb38:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 810fb3c:	4293      	cmp	r3, r2
 810fb3e:	dbbc      	blt.n	810faba <_strtod_l+0x402>
 810fb40:	4c41      	ldr	r4, [pc, #260]	@ (810fc48 <_strtod_l+0x590>)
 810fb42:	f1c5 050f 	rsb	r5, r5, #15
 810fb46:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 810fb4a:	4652      	mov	r2, sl
 810fb4c:	465b      	mov	r3, fp
 810fb4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 810fb52:	f7f0 fdd9 	bl	8100708 <__aeabi_dmul>
 810fb56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810fb58:	1b5d      	subs	r5, r3, r5
 810fb5a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 810fb5e:	e9d4 2300 	ldrd	r2, r3, [r4]
 810fb62:	e78f      	b.n	810fa84 <_strtod_l+0x3cc>
 810fb64:	3316      	adds	r3, #22
 810fb66:	dba8      	blt.n	810faba <_strtod_l+0x402>
 810fb68:	4b37      	ldr	r3, [pc, #220]	@ (810fc48 <_strtod_l+0x590>)
 810fb6a:	eba9 0808 	sub.w	r8, r9, r8
 810fb6e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 810fb72:	e9d8 2300 	ldrd	r2, r3, [r8]
 810fb76:	4650      	mov	r0, sl
 810fb78:	4659      	mov	r1, fp
 810fb7a:	f7f0 feef 	bl	810095c <__aeabi_ddiv>
 810fb7e:	e783      	b.n	810fa88 <_strtod_l+0x3d0>
 810fb80:	4b32      	ldr	r3, [pc, #200]	@ (810fc4c <_strtod_l+0x594>)
 810fb82:	9308      	str	r3, [sp, #32]
 810fb84:	2300      	movs	r3, #0
 810fb86:	1124      	asrs	r4, r4, #4
 810fb88:	4650      	mov	r0, sl
 810fb8a:	4659      	mov	r1, fp
 810fb8c:	461e      	mov	r6, r3
 810fb8e:	2c01      	cmp	r4, #1
 810fb90:	dc21      	bgt.n	810fbd6 <_strtod_l+0x51e>
 810fb92:	b10b      	cbz	r3, 810fb98 <_strtod_l+0x4e0>
 810fb94:	4682      	mov	sl, r0
 810fb96:	468b      	mov	fp, r1
 810fb98:	492c      	ldr	r1, [pc, #176]	@ (810fc4c <_strtod_l+0x594>)
 810fb9a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 810fb9e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 810fba2:	4652      	mov	r2, sl
 810fba4:	465b      	mov	r3, fp
 810fba6:	e9d1 0100 	ldrd	r0, r1, [r1]
 810fbaa:	f7f0 fdad 	bl	8100708 <__aeabi_dmul>
 810fbae:	4b28      	ldr	r3, [pc, #160]	@ (810fc50 <_strtod_l+0x598>)
 810fbb0:	460a      	mov	r2, r1
 810fbb2:	400b      	ands	r3, r1
 810fbb4:	4927      	ldr	r1, [pc, #156]	@ (810fc54 <_strtod_l+0x59c>)
 810fbb6:	428b      	cmp	r3, r1
 810fbb8:	4682      	mov	sl, r0
 810fbba:	d898      	bhi.n	810faee <_strtod_l+0x436>
 810fbbc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 810fbc0:	428b      	cmp	r3, r1
 810fbc2:	bf86      	itte	hi
 810fbc4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 810fc58 <_strtod_l+0x5a0>
 810fbc8:	f04f 3aff 	movhi.w	sl, #4294967295
 810fbcc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 810fbd0:	2300      	movs	r3, #0
 810fbd2:	9308      	str	r3, [sp, #32]
 810fbd4:	e07a      	b.n	810fccc <_strtod_l+0x614>
 810fbd6:	07e2      	lsls	r2, r4, #31
 810fbd8:	d505      	bpl.n	810fbe6 <_strtod_l+0x52e>
 810fbda:	9b08      	ldr	r3, [sp, #32]
 810fbdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 810fbe0:	f7f0 fd92 	bl	8100708 <__aeabi_dmul>
 810fbe4:	2301      	movs	r3, #1
 810fbe6:	9a08      	ldr	r2, [sp, #32]
 810fbe8:	3208      	adds	r2, #8
 810fbea:	3601      	adds	r6, #1
 810fbec:	1064      	asrs	r4, r4, #1
 810fbee:	9208      	str	r2, [sp, #32]
 810fbf0:	e7cd      	b.n	810fb8e <_strtod_l+0x4d6>
 810fbf2:	d0ed      	beq.n	810fbd0 <_strtod_l+0x518>
 810fbf4:	4264      	negs	r4, r4
 810fbf6:	f014 020f 	ands.w	r2, r4, #15
 810fbfa:	d00a      	beq.n	810fc12 <_strtod_l+0x55a>
 810fbfc:	4b12      	ldr	r3, [pc, #72]	@ (810fc48 <_strtod_l+0x590>)
 810fbfe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810fc02:	4650      	mov	r0, sl
 810fc04:	4659      	mov	r1, fp
 810fc06:	e9d3 2300 	ldrd	r2, r3, [r3]
 810fc0a:	f7f0 fea7 	bl	810095c <__aeabi_ddiv>
 810fc0e:	4682      	mov	sl, r0
 810fc10:	468b      	mov	fp, r1
 810fc12:	1124      	asrs	r4, r4, #4
 810fc14:	d0dc      	beq.n	810fbd0 <_strtod_l+0x518>
 810fc16:	2c1f      	cmp	r4, #31
 810fc18:	dd20      	ble.n	810fc5c <_strtod_l+0x5a4>
 810fc1a:	2400      	movs	r4, #0
 810fc1c:	46a0      	mov	r8, r4
 810fc1e:	940a      	str	r4, [sp, #40]	@ 0x28
 810fc20:	46a1      	mov	r9, r4
 810fc22:	9a05      	ldr	r2, [sp, #20]
 810fc24:	2322      	movs	r3, #34	@ 0x22
 810fc26:	f04f 0a00 	mov.w	sl, #0
 810fc2a:	f04f 0b00 	mov.w	fp, #0
 810fc2e:	6013      	str	r3, [r2, #0]
 810fc30:	e768      	b.n	810fb04 <_strtod_l+0x44c>
 810fc32:	bf00      	nop
 810fc34:	0811149c 	.word	0x0811149c
 810fc38:	081116d4 	.word	0x081116d4
 810fc3c:	08111494 	.word	0x08111494
 810fc40:	08111507 	.word	0x08111507
 810fc44:	08111503 	.word	0x08111503
 810fc48:	08111608 	.word	0x08111608
 810fc4c:	081115e0 	.word	0x081115e0
 810fc50:	7ff00000 	.word	0x7ff00000
 810fc54:	7ca00000 	.word	0x7ca00000
 810fc58:	7fefffff 	.word	0x7fefffff
 810fc5c:	f014 0310 	ands.w	r3, r4, #16
 810fc60:	bf18      	it	ne
 810fc62:	236a      	movne	r3, #106	@ 0x6a
 810fc64:	4ea9      	ldr	r6, [pc, #676]	@ (810ff0c <_strtod_l+0x854>)
 810fc66:	9308      	str	r3, [sp, #32]
 810fc68:	4650      	mov	r0, sl
 810fc6a:	4659      	mov	r1, fp
 810fc6c:	2300      	movs	r3, #0
 810fc6e:	07e2      	lsls	r2, r4, #31
 810fc70:	d504      	bpl.n	810fc7c <_strtod_l+0x5c4>
 810fc72:	e9d6 2300 	ldrd	r2, r3, [r6]
 810fc76:	f7f0 fd47 	bl	8100708 <__aeabi_dmul>
 810fc7a:	2301      	movs	r3, #1
 810fc7c:	1064      	asrs	r4, r4, #1
 810fc7e:	f106 0608 	add.w	r6, r6, #8
 810fc82:	d1f4      	bne.n	810fc6e <_strtod_l+0x5b6>
 810fc84:	b10b      	cbz	r3, 810fc8a <_strtod_l+0x5d2>
 810fc86:	4682      	mov	sl, r0
 810fc88:	468b      	mov	fp, r1
 810fc8a:	9b08      	ldr	r3, [sp, #32]
 810fc8c:	b1b3      	cbz	r3, 810fcbc <_strtod_l+0x604>
 810fc8e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 810fc92:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 810fc96:	2b00      	cmp	r3, #0
 810fc98:	4659      	mov	r1, fp
 810fc9a:	dd0f      	ble.n	810fcbc <_strtod_l+0x604>
 810fc9c:	2b1f      	cmp	r3, #31
 810fc9e:	dd55      	ble.n	810fd4c <_strtod_l+0x694>
 810fca0:	2b34      	cmp	r3, #52	@ 0x34
 810fca2:	bfde      	ittt	le
 810fca4:	f04f 33ff 	movle.w	r3, #4294967295
 810fca8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 810fcac:	4093      	lslle	r3, r2
 810fcae:	f04f 0a00 	mov.w	sl, #0
 810fcb2:	bfcc      	ite	gt
 810fcb4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 810fcb8:	ea03 0b01 	andle.w	fp, r3, r1
 810fcbc:	2200      	movs	r2, #0
 810fcbe:	2300      	movs	r3, #0
 810fcc0:	4650      	mov	r0, sl
 810fcc2:	4659      	mov	r1, fp
 810fcc4:	f7f0 ff88 	bl	8100bd8 <__aeabi_dcmpeq>
 810fcc8:	2800      	cmp	r0, #0
 810fcca:	d1a6      	bne.n	810fc1a <_strtod_l+0x562>
 810fccc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810fcce:	9300      	str	r3, [sp, #0]
 810fcd0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 810fcd2:	9805      	ldr	r0, [sp, #20]
 810fcd4:	462b      	mov	r3, r5
 810fcd6:	463a      	mov	r2, r7
 810fcd8:	f7ff f8c6 	bl	810ee68 <__s2b>
 810fcdc:	900a      	str	r0, [sp, #40]	@ 0x28
 810fcde:	2800      	cmp	r0, #0
 810fce0:	f43f af05 	beq.w	810faee <_strtod_l+0x436>
 810fce4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810fce6:	2a00      	cmp	r2, #0
 810fce8:	eba9 0308 	sub.w	r3, r9, r8
 810fcec:	bfa8      	it	ge
 810fcee:	2300      	movge	r3, #0
 810fcf0:	9312      	str	r3, [sp, #72]	@ 0x48
 810fcf2:	2400      	movs	r4, #0
 810fcf4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 810fcf8:	9316      	str	r3, [sp, #88]	@ 0x58
 810fcfa:	46a0      	mov	r8, r4
 810fcfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810fcfe:	9805      	ldr	r0, [sp, #20]
 810fd00:	6859      	ldr	r1, [r3, #4]
 810fd02:	f7ff f809 	bl	810ed18 <_Balloc>
 810fd06:	4681      	mov	r9, r0
 810fd08:	2800      	cmp	r0, #0
 810fd0a:	f43f aef4 	beq.w	810faf6 <_strtod_l+0x43e>
 810fd0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810fd10:	691a      	ldr	r2, [r3, #16]
 810fd12:	3202      	adds	r2, #2
 810fd14:	f103 010c 	add.w	r1, r3, #12
 810fd18:	0092      	lsls	r2, r2, #2
 810fd1a:	300c      	adds	r0, #12
 810fd1c:	f7fe f87b 	bl	810de16 <memcpy>
 810fd20:	ec4b ab10 	vmov	d0, sl, fp
 810fd24:	9805      	ldr	r0, [sp, #20]
 810fd26:	aa1c      	add	r2, sp, #112	@ 0x70
 810fd28:	a91b      	add	r1, sp, #108	@ 0x6c
 810fd2a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 810fd2e:	f7ff fbd7 	bl	810f4e0 <__d2b>
 810fd32:	901a      	str	r0, [sp, #104]	@ 0x68
 810fd34:	2800      	cmp	r0, #0
 810fd36:	f43f aede 	beq.w	810faf6 <_strtod_l+0x43e>
 810fd3a:	9805      	ldr	r0, [sp, #20]
 810fd3c:	2101      	movs	r1, #1
 810fd3e:	f7ff f929 	bl	810ef94 <__i2b>
 810fd42:	4680      	mov	r8, r0
 810fd44:	b948      	cbnz	r0, 810fd5a <_strtod_l+0x6a2>
 810fd46:	f04f 0800 	mov.w	r8, #0
 810fd4a:	e6d4      	b.n	810faf6 <_strtod_l+0x43e>
 810fd4c:	f04f 32ff 	mov.w	r2, #4294967295
 810fd50:	fa02 f303 	lsl.w	r3, r2, r3
 810fd54:	ea03 0a0a 	and.w	sl, r3, sl
 810fd58:	e7b0      	b.n	810fcbc <_strtod_l+0x604>
 810fd5a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 810fd5c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 810fd5e:	2d00      	cmp	r5, #0
 810fd60:	bfab      	itete	ge
 810fd62:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 810fd64:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 810fd66:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 810fd68:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 810fd6a:	bfac      	ite	ge
 810fd6c:	18ef      	addge	r7, r5, r3
 810fd6e:	1b5e      	sublt	r6, r3, r5
 810fd70:	9b08      	ldr	r3, [sp, #32]
 810fd72:	1aed      	subs	r5, r5, r3
 810fd74:	4415      	add	r5, r2
 810fd76:	4b66      	ldr	r3, [pc, #408]	@ (810ff10 <_strtod_l+0x858>)
 810fd78:	3d01      	subs	r5, #1
 810fd7a:	429d      	cmp	r5, r3
 810fd7c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 810fd80:	da50      	bge.n	810fe24 <_strtod_l+0x76c>
 810fd82:	1b5b      	subs	r3, r3, r5
 810fd84:	2b1f      	cmp	r3, #31
 810fd86:	eba2 0203 	sub.w	r2, r2, r3
 810fd8a:	f04f 0101 	mov.w	r1, #1
 810fd8e:	dc3d      	bgt.n	810fe0c <_strtod_l+0x754>
 810fd90:	fa01 f303 	lsl.w	r3, r1, r3
 810fd94:	9313      	str	r3, [sp, #76]	@ 0x4c
 810fd96:	2300      	movs	r3, #0
 810fd98:	9310      	str	r3, [sp, #64]	@ 0x40
 810fd9a:	18bd      	adds	r5, r7, r2
 810fd9c:	9b08      	ldr	r3, [sp, #32]
 810fd9e:	42af      	cmp	r7, r5
 810fda0:	4416      	add	r6, r2
 810fda2:	441e      	add	r6, r3
 810fda4:	463b      	mov	r3, r7
 810fda6:	bfa8      	it	ge
 810fda8:	462b      	movge	r3, r5
 810fdaa:	42b3      	cmp	r3, r6
 810fdac:	bfa8      	it	ge
 810fdae:	4633      	movge	r3, r6
 810fdb0:	2b00      	cmp	r3, #0
 810fdb2:	bfc2      	ittt	gt
 810fdb4:	1aed      	subgt	r5, r5, r3
 810fdb6:	1af6      	subgt	r6, r6, r3
 810fdb8:	1aff      	subgt	r7, r7, r3
 810fdba:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 810fdbc:	2b00      	cmp	r3, #0
 810fdbe:	dd16      	ble.n	810fdee <_strtod_l+0x736>
 810fdc0:	4641      	mov	r1, r8
 810fdc2:	9805      	ldr	r0, [sp, #20]
 810fdc4:	461a      	mov	r2, r3
 810fdc6:	f7ff f9a5 	bl	810f114 <__pow5mult>
 810fdca:	4680      	mov	r8, r0
 810fdcc:	2800      	cmp	r0, #0
 810fdce:	d0ba      	beq.n	810fd46 <_strtod_l+0x68e>
 810fdd0:	4601      	mov	r1, r0
 810fdd2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 810fdd4:	9805      	ldr	r0, [sp, #20]
 810fdd6:	f7ff f8f3 	bl	810efc0 <__multiply>
 810fdda:	900e      	str	r0, [sp, #56]	@ 0x38
 810fddc:	2800      	cmp	r0, #0
 810fdde:	f43f ae8a 	beq.w	810faf6 <_strtod_l+0x43e>
 810fde2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810fde4:	9805      	ldr	r0, [sp, #20]
 810fde6:	f7fe ffd7 	bl	810ed98 <_Bfree>
 810fdea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810fdec:	931a      	str	r3, [sp, #104]	@ 0x68
 810fdee:	2d00      	cmp	r5, #0
 810fdf0:	dc1d      	bgt.n	810fe2e <_strtod_l+0x776>
 810fdf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810fdf4:	2b00      	cmp	r3, #0
 810fdf6:	dd23      	ble.n	810fe40 <_strtod_l+0x788>
 810fdf8:	4649      	mov	r1, r9
 810fdfa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 810fdfc:	9805      	ldr	r0, [sp, #20]
 810fdfe:	f7ff f989 	bl	810f114 <__pow5mult>
 810fe02:	4681      	mov	r9, r0
 810fe04:	b9e0      	cbnz	r0, 810fe40 <_strtod_l+0x788>
 810fe06:	f04f 0900 	mov.w	r9, #0
 810fe0a:	e674      	b.n	810faf6 <_strtod_l+0x43e>
 810fe0c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 810fe10:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 810fe14:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 810fe18:	35e2      	adds	r5, #226	@ 0xe2
 810fe1a:	fa01 f305 	lsl.w	r3, r1, r5
 810fe1e:	9310      	str	r3, [sp, #64]	@ 0x40
 810fe20:	9113      	str	r1, [sp, #76]	@ 0x4c
 810fe22:	e7ba      	b.n	810fd9a <_strtod_l+0x6e2>
 810fe24:	2300      	movs	r3, #0
 810fe26:	9310      	str	r3, [sp, #64]	@ 0x40
 810fe28:	2301      	movs	r3, #1
 810fe2a:	9313      	str	r3, [sp, #76]	@ 0x4c
 810fe2c:	e7b5      	b.n	810fd9a <_strtod_l+0x6e2>
 810fe2e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810fe30:	9805      	ldr	r0, [sp, #20]
 810fe32:	462a      	mov	r2, r5
 810fe34:	f7ff f9c8 	bl	810f1c8 <__lshift>
 810fe38:	901a      	str	r0, [sp, #104]	@ 0x68
 810fe3a:	2800      	cmp	r0, #0
 810fe3c:	d1d9      	bne.n	810fdf2 <_strtod_l+0x73a>
 810fe3e:	e65a      	b.n	810faf6 <_strtod_l+0x43e>
 810fe40:	2e00      	cmp	r6, #0
 810fe42:	dd07      	ble.n	810fe54 <_strtod_l+0x79c>
 810fe44:	4649      	mov	r1, r9
 810fe46:	9805      	ldr	r0, [sp, #20]
 810fe48:	4632      	mov	r2, r6
 810fe4a:	f7ff f9bd 	bl	810f1c8 <__lshift>
 810fe4e:	4681      	mov	r9, r0
 810fe50:	2800      	cmp	r0, #0
 810fe52:	d0d8      	beq.n	810fe06 <_strtod_l+0x74e>
 810fe54:	2f00      	cmp	r7, #0
 810fe56:	dd08      	ble.n	810fe6a <_strtod_l+0x7b2>
 810fe58:	4641      	mov	r1, r8
 810fe5a:	9805      	ldr	r0, [sp, #20]
 810fe5c:	463a      	mov	r2, r7
 810fe5e:	f7ff f9b3 	bl	810f1c8 <__lshift>
 810fe62:	4680      	mov	r8, r0
 810fe64:	2800      	cmp	r0, #0
 810fe66:	f43f ae46 	beq.w	810faf6 <_strtod_l+0x43e>
 810fe6a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810fe6c:	9805      	ldr	r0, [sp, #20]
 810fe6e:	464a      	mov	r2, r9
 810fe70:	f7ff fa32 	bl	810f2d8 <__mdiff>
 810fe74:	4604      	mov	r4, r0
 810fe76:	2800      	cmp	r0, #0
 810fe78:	f43f ae3d 	beq.w	810faf6 <_strtod_l+0x43e>
 810fe7c:	68c3      	ldr	r3, [r0, #12]
 810fe7e:	930f      	str	r3, [sp, #60]	@ 0x3c
 810fe80:	2300      	movs	r3, #0
 810fe82:	60c3      	str	r3, [r0, #12]
 810fe84:	4641      	mov	r1, r8
 810fe86:	f7ff fa0b 	bl	810f2a0 <__mcmp>
 810fe8a:	2800      	cmp	r0, #0
 810fe8c:	da46      	bge.n	810ff1c <_strtod_l+0x864>
 810fe8e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810fe90:	ea53 030a 	orrs.w	r3, r3, sl
 810fe94:	d16c      	bne.n	810ff70 <_strtod_l+0x8b8>
 810fe96:	f3cb 0313 	ubfx	r3, fp, #0, #20
 810fe9a:	2b00      	cmp	r3, #0
 810fe9c:	d168      	bne.n	810ff70 <_strtod_l+0x8b8>
 810fe9e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 810fea2:	0d1b      	lsrs	r3, r3, #20
 810fea4:	051b      	lsls	r3, r3, #20
 810fea6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 810feaa:	d961      	bls.n	810ff70 <_strtod_l+0x8b8>
 810feac:	6963      	ldr	r3, [r4, #20]
 810feae:	b913      	cbnz	r3, 810feb6 <_strtod_l+0x7fe>
 810feb0:	6923      	ldr	r3, [r4, #16]
 810feb2:	2b01      	cmp	r3, #1
 810feb4:	dd5c      	ble.n	810ff70 <_strtod_l+0x8b8>
 810feb6:	4621      	mov	r1, r4
 810feb8:	2201      	movs	r2, #1
 810feba:	9805      	ldr	r0, [sp, #20]
 810febc:	f7ff f984 	bl	810f1c8 <__lshift>
 810fec0:	4641      	mov	r1, r8
 810fec2:	4604      	mov	r4, r0
 810fec4:	f7ff f9ec 	bl	810f2a0 <__mcmp>
 810fec8:	2800      	cmp	r0, #0
 810feca:	dd51      	ble.n	810ff70 <_strtod_l+0x8b8>
 810fecc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 810fed0:	9a08      	ldr	r2, [sp, #32]
 810fed2:	0d1b      	lsrs	r3, r3, #20
 810fed4:	051b      	lsls	r3, r3, #20
 810fed6:	2a00      	cmp	r2, #0
 810fed8:	d06b      	beq.n	810ffb2 <_strtod_l+0x8fa>
 810feda:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 810fede:	d868      	bhi.n	810ffb2 <_strtod_l+0x8fa>
 810fee0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 810fee4:	f67f ae9d 	bls.w	810fc22 <_strtod_l+0x56a>
 810fee8:	4b0a      	ldr	r3, [pc, #40]	@ (810ff14 <_strtod_l+0x85c>)
 810feea:	4650      	mov	r0, sl
 810feec:	4659      	mov	r1, fp
 810feee:	2200      	movs	r2, #0
 810fef0:	f7f0 fc0a 	bl	8100708 <__aeabi_dmul>
 810fef4:	4b08      	ldr	r3, [pc, #32]	@ (810ff18 <_strtod_l+0x860>)
 810fef6:	400b      	ands	r3, r1
 810fef8:	4682      	mov	sl, r0
 810fefa:	468b      	mov	fp, r1
 810fefc:	2b00      	cmp	r3, #0
 810fefe:	f47f ae05 	bne.w	810fb0c <_strtod_l+0x454>
 810ff02:	9a05      	ldr	r2, [sp, #20]
 810ff04:	2322      	movs	r3, #34	@ 0x22
 810ff06:	6013      	str	r3, [r2, #0]
 810ff08:	e600      	b.n	810fb0c <_strtod_l+0x454>
 810ff0a:	bf00      	nop
 810ff0c:	08111700 	.word	0x08111700
 810ff10:	fffffc02 	.word	0xfffffc02
 810ff14:	39500000 	.word	0x39500000
 810ff18:	7ff00000 	.word	0x7ff00000
 810ff1c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 810ff20:	d165      	bne.n	810ffee <_strtod_l+0x936>
 810ff22:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 810ff24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 810ff28:	b35a      	cbz	r2, 810ff82 <_strtod_l+0x8ca>
 810ff2a:	4a9f      	ldr	r2, [pc, #636]	@ (81101a8 <_strtod_l+0xaf0>)
 810ff2c:	4293      	cmp	r3, r2
 810ff2e:	d12b      	bne.n	810ff88 <_strtod_l+0x8d0>
 810ff30:	9b08      	ldr	r3, [sp, #32]
 810ff32:	4651      	mov	r1, sl
 810ff34:	b303      	cbz	r3, 810ff78 <_strtod_l+0x8c0>
 810ff36:	4b9d      	ldr	r3, [pc, #628]	@ (81101ac <_strtod_l+0xaf4>)
 810ff38:	465a      	mov	r2, fp
 810ff3a:	4013      	ands	r3, r2
 810ff3c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 810ff40:	f04f 32ff 	mov.w	r2, #4294967295
 810ff44:	d81b      	bhi.n	810ff7e <_strtod_l+0x8c6>
 810ff46:	0d1b      	lsrs	r3, r3, #20
 810ff48:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 810ff4c:	fa02 f303 	lsl.w	r3, r2, r3
 810ff50:	4299      	cmp	r1, r3
 810ff52:	d119      	bne.n	810ff88 <_strtod_l+0x8d0>
 810ff54:	4b96      	ldr	r3, [pc, #600]	@ (81101b0 <_strtod_l+0xaf8>)
 810ff56:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810ff58:	429a      	cmp	r2, r3
 810ff5a:	d102      	bne.n	810ff62 <_strtod_l+0x8aa>
 810ff5c:	3101      	adds	r1, #1
 810ff5e:	f43f adca 	beq.w	810faf6 <_strtod_l+0x43e>
 810ff62:	4b92      	ldr	r3, [pc, #584]	@ (81101ac <_strtod_l+0xaf4>)
 810ff64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810ff66:	401a      	ands	r2, r3
 810ff68:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 810ff6c:	f04f 0a00 	mov.w	sl, #0
 810ff70:	9b08      	ldr	r3, [sp, #32]
 810ff72:	2b00      	cmp	r3, #0
 810ff74:	d1b8      	bne.n	810fee8 <_strtod_l+0x830>
 810ff76:	e5c9      	b.n	810fb0c <_strtod_l+0x454>
 810ff78:	f04f 33ff 	mov.w	r3, #4294967295
 810ff7c:	e7e8      	b.n	810ff50 <_strtod_l+0x898>
 810ff7e:	4613      	mov	r3, r2
 810ff80:	e7e6      	b.n	810ff50 <_strtod_l+0x898>
 810ff82:	ea53 030a 	orrs.w	r3, r3, sl
 810ff86:	d0a1      	beq.n	810fecc <_strtod_l+0x814>
 810ff88:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 810ff8a:	b1db      	cbz	r3, 810ffc4 <_strtod_l+0x90c>
 810ff8c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810ff8e:	4213      	tst	r3, r2
 810ff90:	d0ee      	beq.n	810ff70 <_strtod_l+0x8b8>
 810ff92:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810ff94:	9a08      	ldr	r2, [sp, #32]
 810ff96:	4650      	mov	r0, sl
 810ff98:	4659      	mov	r1, fp
 810ff9a:	b1bb      	cbz	r3, 810ffcc <_strtod_l+0x914>
 810ff9c:	f7ff fb6e 	bl	810f67c <sulp>
 810ffa0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810ffa4:	ec53 2b10 	vmov	r2, r3, d0
 810ffa8:	f7f0 f9f8 	bl	810039c <__adddf3>
 810ffac:	4682      	mov	sl, r0
 810ffae:	468b      	mov	fp, r1
 810ffb0:	e7de      	b.n	810ff70 <_strtod_l+0x8b8>
 810ffb2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 810ffb6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 810ffba:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 810ffbe:	f04f 3aff 	mov.w	sl, #4294967295
 810ffc2:	e7d5      	b.n	810ff70 <_strtod_l+0x8b8>
 810ffc4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 810ffc6:	ea13 0f0a 	tst.w	r3, sl
 810ffca:	e7e1      	b.n	810ff90 <_strtod_l+0x8d8>
 810ffcc:	f7ff fb56 	bl	810f67c <sulp>
 810ffd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810ffd4:	ec53 2b10 	vmov	r2, r3, d0
 810ffd8:	f7f0 f9de 	bl	8100398 <__aeabi_dsub>
 810ffdc:	2200      	movs	r2, #0
 810ffde:	2300      	movs	r3, #0
 810ffe0:	4682      	mov	sl, r0
 810ffe2:	468b      	mov	fp, r1
 810ffe4:	f7f0 fdf8 	bl	8100bd8 <__aeabi_dcmpeq>
 810ffe8:	2800      	cmp	r0, #0
 810ffea:	d0c1      	beq.n	810ff70 <_strtod_l+0x8b8>
 810ffec:	e619      	b.n	810fc22 <_strtod_l+0x56a>
 810ffee:	4641      	mov	r1, r8
 810fff0:	4620      	mov	r0, r4
 810fff2:	f7ff facd 	bl	810f590 <__ratio>
 810fff6:	ec57 6b10 	vmov	r6, r7, d0
 810fffa:	2200      	movs	r2, #0
 810fffc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8110000:	4630      	mov	r0, r6
 8110002:	4639      	mov	r1, r7
 8110004:	f7f0 fdfc 	bl	8100c00 <__aeabi_dcmple>
 8110008:	2800      	cmp	r0, #0
 811000a:	d06f      	beq.n	81100ec <_strtod_l+0xa34>
 811000c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 811000e:	2b00      	cmp	r3, #0
 8110010:	d17a      	bne.n	8110108 <_strtod_l+0xa50>
 8110012:	f1ba 0f00 	cmp.w	sl, #0
 8110016:	d158      	bne.n	81100ca <_strtod_l+0xa12>
 8110018:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 811001a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 811001e:	2b00      	cmp	r3, #0
 8110020:	d15a      	bne.n	81100d8 <_strtod_l+0xa20>
 8110022:	4b64      	ldr	r3, [pc, #400]	@ (81101b4 <_strtod_l+0xafc>)
 8110024:	2200      	movs	r2, #0
 8110026:	4630      	mov	r0, r6
 8110028:	4639      	mov	r1, r7
 811002a:	f7f0 fddf 	bl	8100bec <__aeabi_dcmplt>
 811002e:	2800      	cmp	r0, #0
 8110030:	d159      	bne.n	81100e6 <_strtod_l+0xa2e>
 8110032:	4630      	mov	r0, r6
 8110034:	4639      	mov	r1, r7
 8110036:	4b60      	ldr	r3, [pc, #384]	@ (81101b8 <_strtod_l+0xb00>)
 8110038:	2200      	movs	r2, #0
 811003a:	f7f0 fb65 	bl	8100708 <__aeabi_dmul>
 811003e:	4606      	mov	r6, r0
 8110040:	460f      	mov	r7, r1
 8110042:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8110046:	9606      	str	r6, [sp, #24]
 8110048:	9307      	str	r3, [sp, #28]
 811004a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 811004e:	4d57      	ldr	r5, [pc, #348]	@ (81101ac <_strtod_l+0xaf4>)
 8110050:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8110054:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8110056:	401d      	ands	r5, r3
 8110058:	4b58      	ldr	r3, [pc, #352]	@ (81101bc <_strtod_l+0xb04>)
 811005a:	429d      	cmp	r5, r3
 811005c:	f040 80b2 	bne.w	81101c4 <_strtod_l+0xb0c>
 8110060:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8110062:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8110066:	ec4b ab10 	vmov	d0, sl, fp
 811006a:	f7ff f9c9 	bl	810f400 <__ulp>
 811006e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8110072:	ec51 0b10 	vmov	r0, r1, d0
 8110076:	f7f0 fb47 	bl	8100708 <__aeabi_dmul>
 811007a:	4652      	mov	r2, sl
 811007c:	465b      	mov	r3, fp
 811007e:	f7f0 f98d 	bl	810039c <__adddf3>
 8110082:	460b      	mov	r3, r1
 8110084:	4949      	ldr	r1, [pc, #292]	@ (81101ac <_strtod_l+0xaf4>)
 8110086:	4a4e      	ldr	r2, [pc, #312]	@ (81101c0 <_strtod_l+0xb08>)
 8110088:	4019      	ands	r1, r3
 811008a:	4291      	cmp	r1, r2
 811008c:	4682      	mov	sl, r0
 811008e:	d942      	bls.n	8110116 <_strtod_l+0xa5e>
 8110090:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8110092:	4b47      	ldr	r3, [pc, #284]	@ (81101b0 <_strtod_l+0xaf8>)
 8110094:	429a      	cmp	r2, r3
 8110096:	d103      	bne.n	81100a0 <_strtod_l+0x9e8>
 8110098:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 811009a:	3301      	adds	r3, #1
 811009c:	f43f ad2b 	beq.w	810faf6 <_strtod_l+0x43e>
 81100a0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 81101b0 <_strtod_l+0xaf8>
 81100a4:	f04f 3aff 	mov.w	sl, #4294967295
 81100a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 81100aa:	9805      	ldr	r0, [sp, #20]
 81100ac:	f7fe fe74 	bl	810ed98 <_Bfree>
 81100b0:	9805      	ldr	r0, [sp, #20]
 81100b2:	4649      	mov	r1, r9
 81100b4:	f7fe fe70 	bl	810ed98 <_Bfree>
 81100b8:	9805      	ldr	r0, [sp, #20]
 81100ba:	4641      	mov	r1, r8
 81100bc:	f7fe fe6c 	bl	810ed98 <_Bfree>
 81100c0:	9805      	ldr	r0, [sp, #20]
 81100c2:	4621      	mov	r1, r4
 81100c4:	f7fe fe68 	bl	810ed98 <_Bfree>
 81100c8:	e618      	b.n	810fcfc <_strtod_l+0x644>
 81100ca:	f1ba 0f01 	cmp.w	sl, #1
 81100ce:	d103      	bne.n	81100d8 <_strtod_l+0xa20>
 81100d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 81100d2:	2b00      	cmp	r3, #0
 81100d4:	f43f ada5 	beq.w	810fc22 <_strtod_l+0x56a>
 81100d8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8110188 <_strtod_l+0xad0>
 81100dc:	4f35      	ldr	r7, [pc, #212]	@ (81101b4 <_strtod_l+0xafc>)
 81100de:	ed8d 7b06 	vstr	d7, [sp, #24]
 81100e2:	2600      	movs	r6, #0
 81100e4:	e7b1      	b.n	811004a <_strtod_l+0x992>
 81100e6:	4f34      	ldr	r7, [pc, #208]	@ (81101b8 <_strtod_l+0xb00>)
 81100e8:	2600      	movs	r6, #0
 81100ea:	e7aa      	b.n	8110042 <_strtod_l+0x98a>
 81100ec:	4b32      	ldr	r3, [pc, #200]	@ (81101b8 <_strtod_l+0xb00>)
 81100ee:	4630      	mov	r0, r6
 81100f0:	4639      	mov	r1, r7
 81100f2:	2200      	movs	r2, #0
 81100f4:	f7f0 fb08 	bl	8100708 <__aeabi_dmul>
 81100f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 81100fa:	4606      	mov	r6, r0
 81100fc:	460f      	mov	r7, r1
 81100fe:	2b00      	cmp	r3, #0
 8110100:	d09f      	beq.n	8110042 <_strtod_l+0x98a>
 8110102:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8110106:	e7a0      	b.n	811004a <_strtod_l+0x992>
 8110108:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8110190 <_strtod_l+0xad8>
 811010c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8110110:	ec57 6b17 	vmov	r6, r7, d7
 8110114:	e799      	b.n	811004a <_strtod_l+0x992>
 8110116:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 811011a:	9b08      	ldr	r3, [sp, #32]
 811011c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8110120:	2b00      	cmp	r3, #0
 8110122:	d1c1      	bne.n	81100a8 <_strtod_l+0x9f0>
 8110124:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8110128:	0d1b      	lsrs	r3, r3, #20
 811012a:	051b      	lsls	r3, r3, #20
 811012c:	429d      	cmp	r5, r3
 811012e:	d1bb      	bne.n	81100a8 <_strtod_l+0x9f0>
 8110130:	4630      	mov	r0, r6
 8110132:	4639      	mov	r1, r7
 8110134:	f7f0 fe48 	bl	8100dc8 <__aeabi_d2lz>
 8110138:	f7f0 fab8 	bl	81006ac <__aeabi_l2d>
 811013c:	4602      	mov	r2, r0
 811013e:	460b      	mov	r3, r1
 8110140:	4630      	mov	r0, r6
 8110142:	4639      	mov	r1, r7
 8110144:	f7f0 f928 	bl	8100398 <__aeabi_dsub>
 8110148:	460b      	mov	r3, r1
 811014a:	4602      	mov	r2, r0
 811014c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8110150:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8110154:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8110156:	ea46 060a 	orr.w	r6, r6, sl
 811015a:	431e      	orrs	r6, r3
 811015c:	d06f      	beq.n	811023e <_strtod_l+0xb86>
 811015e:	a30e      	add	r3, pc, #56	@ (adr r3, 8110198 <_strtod_l+0xae0>)
 8110160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8110164:	f7f0 fd42 	bl	8100bec <__aeabi_dcmplt>
 8110168:	2800      	cmp	r0, #0
 811016a:	f47f accf 	bne.w	810fb0c <_strtod_l+0x454>
 811016e:	a30c      	add	r3, pc, #48	@ (adr r3, 81101a0 <_strtod_l+0xae8>)
 8110170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8110174:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8110178:	f7f0 fd56 	bl	8100c28 <__aeabi_dcmpgt>
 811017c:	2800      	cmp	r0, #0
 811017e:	d093      	beq.n	81100a8 <_strtod_l+0x9f0>
 8110180:	e4c4      	b.n	810fb0c <_strtod_l+0x454>
 8110182:	bf00      	nop
 8110184:	f3af 8000 	nop.w
 8110188:	00000000 	.word	0x00000000
 811018c:	bff00000 	.word	0xbff00000
 8110190:	00000000 	.word	0x00000000
 8110194:	3ff00000 	.word	0x3ff00000
 8110198:	94a03595 	.word	0x94a03595
 811019c:	3fdfffff 	.word	0x3fdfffff
 81101a0:	35afe535 	.word	0x35afe535
 81101a4:	3fe00000 	.word	0x3fe00000
 81101a8:	000fffff 	.word	0x000fffff
 81101ac:	7ff00000 	.word	0x7ff00000
 81101b0:	7fefffff 	.word	0x7fefffff
 81101b4:	3ff00000 	.word	0x3ff00000
 81101b8:	3fe00000 	.word	0x3fe00000
 81101bc:	7fe00000 	.word	0x7fe00000
 81101c0:	7c9fffff 	.word	0x7c9fffff
 81101c4:	9b08      	ldr	r3, [sp, #32]
 81101c6:	b323      	cbz	r3, 8110212 <_strtod_l+0xb5a>
 81101c8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 81101cc:	d821      	bhi.n	8110212 <_strtod_l+0xb5a>
 81101ce:	a328      	add	r3, pc, #160	@ (adr r3, 8110270 <_strtod_l+0xbb8>)
 81101d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81101d4:	4630      	mov	r0, r6
 81101d6:	4639      	mov	r1, r7
 81101d8:	f7f0 fd12 	bl	8100c00 <__aeabi_dcmple>
 81101dc:	b1a0      	cbz	r0, 8110208 <_strtod_l+0xb50>
 81101de:	4639      	mov	r1, r7
 81101e0:	4630      	mov	r0, r6
 81101e2:	f7f0 fd69 	bl	8100cb8 <__aeabi_d2uiz>
 81101e6:	2801      	cmp	r0, #1
 81101e8:	bf38      	it	cc
 81101ea:	2001      	movcc	r0, #1
 81101ec:	f7f0 fa12 	bl	8100614 <__aeabi_ui2d>
 81101f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 81101f2:	4606      	mov	r6, r0
 81101f4:	460f      	mov	r7, r1
 81101f6:	b9fb      	cbnz	r3, 8110238 <_strtod_l+0xb80>
 81101f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 81101fc:	9014      	str	r0, [sp, #80]	@ 0x50
 81101fe:	9315      	str	r3, [sp, #84]	@ 0x54
 8110200:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8110204:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8110208:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 811020a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 811020e:	1b5b      	subs	r3, r3, r5
 8110210:	9311      	str	r3, [sp, #68]	@ 0x44
 8110212:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8110216:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 811021a:	f7ff f8f1 	bl	810f400 <__ulp>
 811021e:	4650      	mov	r0, sl
 8110220:	ec53 2b10 	vmov	r2, r3, d0
 8110224:	4659      	mov	r1, fp
 8110226:	f7f0 fa6f 	bl	8100708 <__aeabi_dmul>
 811022a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 811022e:	f7f0 f8b5 	bl	810039c <__adddf3>
 8110232:	4682      	mov	sl, r0
 8110234:	468b      	mov	fp, r1
 8110236:	e770      	b.n	811011a <_strtod_l+0xa62>
 8110238:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 811023c:	e7e0      	b.n	8110200 <_strtod_l+0xb48>
 811023e:	a30e      	add	r3, pc, #56	@ (adr r3, 8110278 <_strtod_l+0xbc0>)
 8110240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8110244:	f7f0 fcd2 	bl	8100bec <__aeabi_dcmplt>
 8110248:	e798      	b.n	811017c <_strtod_l+0xac4>
 811024a:	2300      	movs	r3, #0
 811024c:	930b      	str	r3, [sp, #44]	@ 0x2c
 811024e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8110250:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8110252:	6013      	str	r3, [r2, #0]
 8110254:	f7ff ba6d 	b.w	810f732 <_strtod_l+0x7a>
 8110258:	2a65      	cmp	r2, #101	@ 0x65
 811025a:	f43f ab66 	beq.w	810f92a <_strtod_l+0x272>
 811025e:	2a45      	cmp	r2, #69	@ 0x45
 8110260:	f43f ab63 	beq.w	810f92a <_strtod_l+0x272>
 8110264:	2301      	movs	r3, #1
 8110266:	f7ff bb9e 	b.w	810f9a6 <_strtod_l+0x2ee>
 811026a:	bf00      	nop
 811026c:	f3af 8000 	nop.w
 8110270:	ffc00000 	.word	0xffc00000
 8110274:	41dfffff 	.word	0x41dfffff
 8110278:	94a03595 	.word	0x94a03595
 811027c:	3fcfffff 	.word	0x3fcfffff

08110280 <_strtod_r>:
 8110280:	4b01      	ldr	r3, [pc, #4]	@ (8110288 <_strtod_r+0x8>)
 8110282:	f7ff ba19 	b.w	810f6b8 <_strtod_l>
 8110286:	bf00      	nop
 8110288:	10000100 	.word	0x10000100

0811028c <_strtol_l.constprop.0>:
 811028c:	2b24      	cmp	r3, #36	@ 0x24
 811028e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8110292:	4686      	mov	lr, r0
 8110294:	4690      	mov	r8, r2
 8110296:	d801      	bhi.n	811029c <_strtol_l.constprop.0+0x10>
 8110298:	2b01      	cmp	r3, #1
 811029a:	d106      	bne.n	81102aa <_strtol_l.constprop.0+0x1e>
 811029c:	f7fd fd8e 	bl	810ddbc <__errno>
 81102a0:	2316      	movs	r3, #22
 81102a2:	6003      	str	r3, [r0, #0]
 81102a4:	2000      	movs	r0, #0
 81102a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81102aa:	4834      	ldr	r0, [pc, #208]	@ (811037c <_strtol_l.constprop.0+0xf0>)
 81102ac:	460d      	mov	r5, r1
 81102ae:	462a      	mov	r2, r5
 81102b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 81102b4:	5d06      	ldrb	r6, [r0, r4]
 81102b6:	f016 0608 	ands.w	r6, r6, #8
 81102ba:	d1f8      	bne.n	81102ae <_strtol_l.constprop.0+0x22>
 81102bc:	2c2d      	cmp	r4, #45	@ 0x2d
 81102be:	d12d      	bne.n	811031c <_strtol_l.constprop.0+0x90>
 81102c0:	782c      	ldrb	r4, [r5, #0]
 81102c2:	2601      	movs	r6, #1
 81102c4:	1c95      	adds	r5, r2, #2
 81102c6:	f033 0210 	bics.w	r2, r3, #16
 81102ca:	d109      	bne.n	81102e0 <_strtol_l.constprop.0+0x54>
 81102cc:	2c30      	cmp	r4, #48	@ 0x30
 81102ce:	d12a      	bne.n	8110326 <_strtol_l.constprop.0+0x9a>
 81102d0:	782a      	ldrb	r2, [r5, #0]
 81102d2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 81102d6:	2a58      	cmp	r2, #88	@ 0x58
 81102d8:	d125      	bne.n	8110326 <_strtol_l.constprop.0+0x9a>
 81102da:	786c      	ldrb	r4, [r5, #1]
 81102dc:	2310      	movs	r3, #16
 81102de:	3502      	adds	r5, #2
 81102e0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 81102e4:	f10c 3cff 	add.w	ip, ip, #4294967295
 81102e8:	2200      	movs	r2, #0
 81102ea:	fbbc f9f3 	udiv	r9, ip, r3
 81102ee:	4610      	mov	r0, r2
 81102f0:	fb03 ca19 	mls	sl, r3, r9, ip
 81102f4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 81102f8:	2f09      	cmp	r7, #9
 81102fa:	d81b      	bhi.n	8110334 <_strtol_l.constprop.0+0xa8>
 81102fc:	463c      	mov	r4, r7
 81102fe:	42a3      	cmp	r3, r4
 8110300:	dd27      	ble.n	8110352 <_strtol_l.constprop.0+0xc6>
 8110302:	1c57      	adds	r7, r2, #1
 8110304:	d007      	beq.n	8110316 <_strtol_l.constprop.0+0x8a>
 8110306:	4581      	cmp	r9, r0
 8110308:	d320      	bcc.n	811034c <_strtol_l.constprop.0+0xc0>
 811030a:	d101      	bne.n	8110310 <_strtol_l.constprop.0+0x84>
 811030c:	45a2      	cmp	sl, r4
 811030e:	db1d      	blt.n	811034c <_strtol_l.constprop.0+0xc0>
 8110310:	fb00 4003 	mla	r0, r0, r3, r4
 8110314:	2201      	movs	r2, #1
 8110316:	f815 4b01 	ldrb.w	r4, [r5], #1
 811031a:	e7eb      	b.n	81102f4 <_strtol_l.constprop.0+0x68>
 811031c:	2c2b      	cmp	r4, #43	@ 0x2b
 811031e:	bf04      	itt	eq
 8110320:	782c      	ldrbeq	r4, [r5, #0]
 8110322:	1c95      	addeq	r5, r2, #2
 8110324:	e7cf      	b.n	81102c6 <_strtol_l.constprop.0+0x3a>
 8110326:	2b00      	cmp	r3, #0
 8110328:	d1da      	bne.n	81102e0 <_strtol_l.constprop.0+0x54>
 811032a:	2c30      	cmp	r4, #48	@ 0x30
 811032c:	bf0c      	ite	eq
 811032e:	2308      	moveq	r3, #8
 8110330:	230a      	movne	r3, #10
 8110332:	e7d5      	b.n	81102e0 <_strtol_l.constprop.0+0x54>
 8110334:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8110338:	2f19      	cmp	r7, #25
 811033a:	d801      	bhi.n	8110340 <_strtol_l.constprop.0+0xb4>
 811033c:	3c37      	subs	r4, #55	@ 0x37
 811033e:	e7de      	b.n	81102fe <_strtol_l.constprop.0+0x72>
 8110340:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8110344:	2f19      	cmp	r7, #25
 8110346:	d804      	bhi.n	8110352 <_strtol_l.constprop.0+0xc6>
 8110348:	3c57      	subs	r4, #87	@ 0x57
 811034a:	e7d8      	b.n	81102fe <_strtol_l.constprop.0+0x72>
 811034c:	f04f 32ff 	mov.w	r2, #4294967295
 8110350:	e7e1      	b.n	8110316 <_strtol_l.constprop.0+0x8a>
 8110352:	1c53      	adds	r3, r2, #1
 8110354:	d108      	bne.n	8110368 <_strtol_l.constprop.0+0xdc>
 8110356:	2322      	movs	r3, #34	@ 0x22
 8110358:	f8ce 3000 	str.w	r3, [lr]
 811035c:	4660      	mov	r0, ip
 811035e:	f1b8 0f00 	cmp.w	r8, #0
 8110362:	d0a0      	beq.n	81102a6 <_strtol_l.constprop.0+0x1a>
 8110364:	1e69      	subs	r1, r5, #1
 8110366:	e006      	b.n	8110376 <_strtol_l.constprop.0+0xea>
 8110368:	b106      	cbz	r6, 811036c <_strtol_l.constprop.0+0xe0>
 811036a:	4240      	negs	r0, r0
 811036c:	f1b8 0f00 	cmp.w	r8, #0
 8110370:	d099      	beq.n	81102a6 <_strtol_l.constprop.0+0x1a>
 8110372:	2a00      	cmp	r2, #0
 8110374:	d1f6      	bne.n	8110364 <_strtol_l.constprop.0+0xd8>
 8110376:	f8c8 1000 	str.w	r1, [r8]
 811037a:	e794      	b.n	81102a6 <_strtol_l.constprop.0+0x1a>
 811037c:	08111729 	.word	0x08111729

08110380 <_strtol_r>:
 8110380:	f7ff bf84 	b.w	811028c <_strtol_l.constprop.0>

08110384 <__ssputs_r>:
 8110384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8110388:	688e      	ldr	r6, [r1, #8]
 811038a:	461f      	mov	r7, r3
 811038c:	42be      	cmp	r6, r7
 811038e:	680b      	ldr	r3, [r1, #0]
 8110390:	4682      	mov	sl, r0
 8110392:	460c      	mov	r4, r1
 8110394:	4690      	mov	r8, r2
 8110396:	d82d      	bhi.n	81103f4 <__ssputs_r+0x70>
 8110398:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 811039c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 81103a0:	d026      	beq.n	81103f0 <__ssputs_r+0x6c>
 81103a2:	6965      	ldr	r5, [r4, #20]
 81103a4:	6909      	ldr	r1, [r1, #16]
 81103a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 81103aa:	eba3 0901 	sub.w	r9, r3, r1
 81103ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 81103b2:	1c7b      	adds	r3, r7, #1
 81103b4:	444b      	add	r3, r9
 81103b6:	106d      	asrs	r5, r5, #1
 81103b8:	429d      	cmp	r5, r3
 81103ba:	bf38      	it	cc
 81103bc:	461d      	movcc	r5, r3
 81103be:	0553      	lsls	r3, r2, #21
 81103c0:	d527      	bpl.n	8110412 <__ssputs_r+0x8e>
 81103c2:	4629      	mov	r1, r5
 81103c4:	f7fe fc1c 	bl	810ec00 <_malloc_r>
 81103c8:	4606      	mov	r6, r0
 81103ca:	b360      	cbz	r0, 8110426 <__ssputs_r+0xa2>
 81103cc:	6921      	ldr	r1, [r4, #16]
 81103ce:	464a      	mov	r2, r9
 81103d0:	f7fd fd21 	bl	810de16 <memcpy>
 81103d4:	89a3      	ldrh	r3, [r4, #12]
 81103d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 81103da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 81103de:	81a3      	strh	r3, [r4, #12]
 81103e0:	6126      	str	r6, [r4, #16]
 81103e2:	6165      	str	r5, [r4, #20]
 81103e4:	444e      	add	r6, r9
 81103e6:	eba5 0509 	sub.w	r5, r5, r9
 81103ea:	6026      	str	r6, [r4, #0]
 81103ec:	60a5      	str	r5, [r4, #8]
 81103ee:	463e      	mov	r6, r7
 81103f0:	42be      	cmp	r6, r7
 81103f2:	d900      	bls.n	81103f6 <__ssputs_r+0x72>
 81103f4:	463e      	mov	r6, r7
 81103f6:	6820      	ldr	r0, [r4, #0]
 81103f8:	4632      	mov	r2, r6
 81103fa:	4641      	mov	r1, r8
 81103fc:	f000 fb7c 	bl	8110af8 <memmove>
 8110400:	68a3      	ldr	r3, [r4, #8]
 8110402:	1b9b      	subs	r3, r3, r6
 8110404:	60a3      	str	r3, [r4, #8]
 8110406:	6823      	ldr	r3, [r4, #0]
 8110408:	4433      	add	r3, r6
 811040a:	6023      	str	r3, [r4, #0]
 811040c:	2000      	movs	r0, #0
 811040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8110412:	462a      	mov	r2, r5
 8110414:	f000 ff3d 	bl	8111292 <_realloc_r>
 8110418:	4606      	mov	r6, r0
 811041a:	2800      	cmp	r0, #0
 811041c:	d1e0      	bne.n	81103e0 <__ssputs_r+0x5c>
 811041e:	6921      	ldr	r1, [r4, #16]
 8110420:	4650      	mov	r0, sl
 8110422:	f7fe fb79 	bl	810eb18 <_free_r>
 8110426:	230c      	movs	r3, #12
 8110428:	f8ca 3000 	str.w	r3, [sl]
 811042c:	89a3      	ldrh	r3, [r4, #12]
 811042e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8110432:	81a3      	strh	r3, [r4, #12]
 8110434:	f04f 30ff 	mov.w	r0, #4294967295
 8110438:	e7e9      	b.n	811040e <__ssputs_r+0x8a>
	...

0811043c <_svfiprintf_r>:
 811043c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8110440:	4698      	mov	r8, r3
 8110442:	898b      	ldrh	r3, [r1, #12]
 8110444:	061b      	lsls	r3, r3, #24
 8110446:	b09d      	sub	sp, #116	@ 0x74
 8110448:	4607      	mov	r7, r0
 811044a:	460d      	mov	r5, r1
 811044c:	4614      	mov	r4, r2
 811044e:	d510      	bpl.n	8110472 <_svfiprintf_r+0x36>
 8110450:	690b      	ldr	r3, [r1, #16]
 8110452:	b973      	cbnz	r3, 8110472 <_svfiprintf_r+0x36>
 8110454:	2140      	movs	r1, #64	@ 0x40
 8110456:	f7fe fbd3 	bl	810ec00 <_malloc_r>
 811045a:	6028      	str	r0, [r5, #0]
 811045c:	6128      	str	r0, [r5, #16]
 811045e:	b930      	cbnz	r0, 811046e <_svfiprintf_r+0x32>
 8110460:	230c      	movs	r3, #12
 8110462:	603b      	str	r3, [r7, #0]
 8110464:	f04f 30ff 	mov.w	r0, #4294967295
 8110468:	b01d      	add	sp, #116	@ 0x74
 811046a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 811046e:	2340      	movs	r3, #64	@ 0x40
 8110470:	616b      	str	r3, [r5, #20]
 8110472:	2300      	movs	r3, #0
 8110474:	9309      	str	r3, [sp, #36]	@ 0x24
 8110476:	2320      	movs	r3, #32
 8110478:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 811047c:	f8cd 800c 	str.w	r8, [sp, #12]
 8110480:	2330      	movs	r3, #48	@ 0x30
 8110482:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8110620 <_svfiprintf_r+0x1e4>
 8110486:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 811048a:	f04f 0901 	mov.w	r9, #1
 811048e:	4623      	mov	r3, r4
 8110490:	469a      	mov	sl, r3
 8110492:	f813 2b01 	ldrb.w	r2, [r3], #1
 8110496:	b10a      	cbz	r2, 811049c <_svfiprintf_r+0x60>
 8110498:	2a25      	cmp	r2, #37	@ 0x25
 811049a:	d1f9      	bne.n	8110490 <_svfiprintf_r+0x54>
 811049c:	ebba 0b04 	subs.w	fp, sl, r4
 81104a0:	d00b      	beq.n	81104ba <_svfiprintf_r+0x7e>
 81104a2:	465b      	mov	r3, fp
 81104a4:	4622      	mov	r2, r4
 81104a6:	4629      	mov	r1, r5
 81104a8:	4638      	mov	r0, r7
 81104aa:	f7ff ff6b 	bl	8110384 <__ssputs_r>
 81104ae:	3001      	adds	r0, #1
 81104b0:	f000 80a7 	beq.w	8110602 <_svfiprintf_r+0x1c6>
 81104b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 81104b6:	445a      	add	r2, fp
 81104b8:	9209      	str	r2, [sp, #36]	@ 0x24
 81104ba:	f89a 3000 	ldrb.w	r3, [sl]
 81104be:	2b00      	cmp	r3, #0
 81104c0:	f000 809f 	beq.w	8110602 <_svfiprintf_r+0x1c6>
 81104c4:	2300      	movs	r3, #0
 81104c6:	f04f 32ff 	mov.w	r2, #4294967295
 81104ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 81104ce:	f10a 0a01 	add.w	sl, sl, #1
 81104d2:	9304      	str	r3, [sp, #16]
 81104d4:	9307      	str	r3, [sp, #28]
 81104d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 81104da:	931a      	str	r3, [sp, #104]	@ 0x68
 81104dc:	4654      	mov	r4, sl
 81104de:	2205      	movs	r2, #5
 81104e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 81104e4:	484e      	ldr	r0, [pc, #312]	@ (8110620 <_svfiprintf_r+0x1e4>)
 81104e6:	f7ef fefb 	bl	81002e0 <memchr>
 81104ea:	9a04      	ldr	r2, [sp, #16]
 81104ec:	b9d8      	cbnz	r0, 8110526 <_svfiprintf_r+0xea>
 81104ee:	06d0      	lsls	r0, r2, #27
 81104f0:	bf44      	itt	mi
 81104f2:	2320      	movmi	r3, #32
 81104f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 81104f8:	0711      	lsls	r1, r2, #28
 81104fa:	bf44      	itt	mi
 81104fc:	232b      	movmi	r3, #43	@ 0x2b
 81104fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8110502:	f89a 3000 	ldrb.w	r3, [sl]
 8110506:	2b2a      	cmp	r3, #42	@ 0x2a
 8110508:	d015      	beq.n	8110536 <_svfiprintf_r+0xfa>
 811050a:	9a07      	ldr	r2, [sp, #28]
 811050c:	4654      	mov	r4, sl
 811050e:	2000      	movs	r0, #0
 8110510:	f04f 0c0a 	mov.w	ip, #10
 8110514:	4621      	mov	r1, r4
 8110516:	f811 3b01 	ldrb.w	r3, [r1], #1
 811051a:	3b30      	subs	r3, #48	@ 0x30
 811051c:	2b09      	cmp	r3, #9
 811051e:	d94b      	bls.n	81105b8 <_svfiprintf_r+0x17c>
 8110520:	b1b0      	cbz	r0, 8110550 <_svfiprintf_r+0x114>
 8110522:	9207      	str	r2, [sp, #28]
 8110524:	e014      	b.n	8110550 <_svfiprintf_r+0x114>
 8110526:	eba0 0308 	sub.w	r3, r0, r8
 811052a:	fa09 f303 	lsl.w	r3, r9, r3
 811052e:	4313      	orrs	r3, r2
 8110530:	9304      	str	r3, [sp, #16]
 8110532:	46a2      	mov	sl, r4
 8110534:	e7d2      	b.n	81104dc <_svfiprintf_r+0xa0>
 8110536:	9b03      	ldr	r3, [sp, #12]
 8110538:	1d19      	adds	r1, r3, #4
 811053a:	681b      	ldr	r3, [r3, #0]
 811053c:	9103      	str	r1, [sp, #12]
 811053e:	2b00      	cmp	r3, #0
 8110540:	bfbb      	ittet	lt
 8110542:	425b      	neglt	r3, r3
 8110544:	f042 0202 	orrlt.w	r2, r2, #2
 8110548:	9307      	strge	r3, [sp, #28]
 811054a:	9307      	strlt	r3, [sp, #28]
 811054c:	bfb8      	it	lt
 811054e:	9204      	strlt	r2, [sp, #16]
 8110550:	7823      	ldrb	r3, [r4, #0]
 8110552:	2b2e      	cmp	r3, #46	@ 0x2e
 8110554:	d10a      	bne.n	811056c <_svfiprintf_r+0x130>
 8110556:	7863      	ldrb	r3, [r4, #1]
 8110558:	2b2a      	cmp	r3, #42	@ 0x2a
 811055a:	d132      	bne.n	81105c2 <_svfiprintf_r+0x186>
 811055c:	9b03      	ldr	r3, [sp, #12]
 811055e:	1d1a      	adds	r2, r3, #4
 8110560:	681b      	ldr	r3, [r3, #0]
 8110562:	9203      	str	r2, [sp, #12]
 8110564:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8110568:	3402      	adds	r4, #2
 811056a:	9305      	str	r3, [sp, #20]
 811056c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8110630 <_svfiprintf_r+0x1f4>
 8110570:	7821      	ldrb	r1, [r4, #0]
 8110572:	2203      	movs	r2, #3
 8110574:	4650      	mov	r0, sl
 8110576:	f7ef feb3 	bl	81002e0 <memchr>
 811057a:	b138      	cbz	r0, 811058c <_svfiprintf_r+0x150>
 811057c:	9b04      	ldr	r3, [sp, #16]
 811057e:	eba0 000a 	sub.w	r0, r0, sl
 8110582:	2240      	movs	r2, #64	@ 0x40
 8110584:	4082      	lsls	r2, r0
 8110586:	4313      	orrs	r3, r2
 8110588:	3401      	adds	r4, #1
 811058a:	9304      	str	r3, [sp, #16]
 811058c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8110590:	4824      	ldr	r0, [pc, #144]	@ (8110624 <_svfiprintf_r+0x1e8>)
 8110592:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8110596:	2206      	movs	r2, #6
 8110598:	f7ef fea2 	bl	81002e0 <memchr>
 811059c:	2800      	cmp	r0, #0
 811059e:	d036      	beq.n	811060e <_svfiprintf_r+0x1d2>
 81105a0:	4b21      	ldr	r3, [pc, #132]	@ (8110628 <_svfiprintf_r+0x1ec>)
 81105a2:	bb1b      	cbnz	r3, 81105ec <_svfiprintf_r+0x1b0>
 81105a4:	9b03      	ldr	r3, [sp, #12]
 81105a6:	3307      	adds	r3, #7
 81105a8:	f023 0307 	bic.w	r3, r3, #7
 81105ac:	3308      	adds	r3, #8
 81105ae:	9303      	str	r3, [sp, #12]
 81105b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 81105b2:	4433      	add	r3, r6
 81105b4:	9309      	str	r3, [sp, #36]	@ 0x24
 81105b6:	e76a      	b.n	811048e <_svfiprintf_r+0x52>
 81105b8:	fb0c 3202 	mla	r2, ip, r2, r3
 81105bc:	460c      	mov	r4, r1
 81105be:	2001      	movs	r0, #1
 81105c0:	e7a8      	b.n	8110514 <_svfiprintf_r+0xd8>
 81105c2:	2300      	movs	r3, #0
 81105c4:	3401      	adds	r4, #1
 81105c6:	9305      	str	r3, [sp, #20]
 81105c8:	4619      	mov	r1, r3
 81105ca:	f04f 0c0a 	mov.w	ip, #10
 81105ce:	4620      	mov	r0, r4
 81105d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 81105d4:	3a30      	subs	r2, #48	@ 0x30
 81105d6:	2a09      	cmp	r2, #9
 81105d8:	d903      	bls.n	81105e2 <_svfiprintf_r+0x1a6>
 81105da:	2b00      	cmp	r3, #0
 81105dc:	d0c6      	beq.n	811056c <_svfiprintf_r+0x130>
 81105de:	9105      	str	r1, [sp, #20]
 81105e0:	e7c4      	b.n	811056c <_svfiprintf_r+0x130>
 81105e2:	fb0c 2101 	mla	r1, ip, r1, r2
 81105e6:	4604      	mov	r4, r0
 81105e8:	2301      	movs	r3, #1
 81105ea:	e7f0      	b.n	81105ce <_svfiprintf_r+0x192>
 81105ec:	ab03      	add	r3, sp, #12
 81105ee:	9300      	str	r3, [sp, #0]
 81105f0:	462a      	mov	r2, r5
 81105f2:	4b0e      	ldr	r3, [pc, #56]	@ (811062c <_svfiprintf_r+0x1f0>)
 81105f4:	a904      	add	r1, sp, #16
 81105f6:	4638      	mov	r0, r7
 81105f8:	f7fc fb98 	bl	810cd2c <_printf_float>
 81105fc:	1c42      	adds	r2, r0, #1
 81105fe:	4606      	mov	r6, r0
 8110600:	d1d6      	bne.n	81105b0 <_svfiprintf_r+0x174>
 8110602:	89ab      	ldrh	r3, [r5, #12]
 8110604:	065b      	lsls	r3, r3, #25
 8110606:	f53f af2d 	bmi.w	8110464 <_svfiprintf_r+0x28>
 811060a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 811060c:	e72c      	b.n	8110468 <_svfiprintf_r+0x2c>
 811060e:	ab03      	add	r3, sp, #12
 8110610:	9300      	str	r3, [sp, #0]
 8110612:	462a      	mov	r2, r5
 8110614:	4b05      	ldr	r3, [pc, #20]	@ (811062c <_svfiprintf_r+0x1f0>)
 8110616:	a904      	add	r1, sp, #16
 8110618:	4638      	mov	r0, r7
 811061a:	f7fc fe1f 	bl	810d25c <_printf_i>
 811061e:	e7ed      	b.n	81105fc <_svfiprintf_r+0x1c0>
 8110620:	08111829 	.word	0x08111829
 8110624:	08111833 	.word	0x08111833
 8110628:	0810cd2d 	.word	0x0810cd2d
 811062c:	08110385 	.word	0x08110385
 8110630:	0811182f 	.word	0x0811182f

08110634 <__sfputc_r>:
 8110634:	6893      	ldr	r3, [r2, #8]
 8110636:	3b01      	subs	r3, #1
 8110638:	2b00      	cmp	r3, #0
 811063a:	b410      	push	{r4}
 811063c:	6093      	str	r3, [r2, #8]
 811063e:	da08      	bge.n	8110652 <__sfputc_r+0x1e>
 8110640:	6994      	ldr	r4, [r2, #24]
 8110642:	42a3      	cmp	r3, r4
 8110644:	db01      	blt.n	811064a <__sfputc_r+0x16>
 8110646:	290a      	cmp	r1, #10
 8110648:	d103      	bne.n	8110652 <__sfputc_r+0x1e>
 811064a:	f85d 4b04 	ldr.w	r4, [sp], #4
 811064e:	f7fd bace 	b.w	810dbee <__swbuf_r>
 8110652:	6813      	ldr	r3, [r2, #0]
 8110654:	1c58      	adds	r0, r3, #1
 8110656:	6010      	str	r0, [r2, #0]
 8110658:	7019      	strb	r1, [r3, #0]
 811065a:	4608      	mov	r0, r1
 811065c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8110660:	4770      	bx	lr

08110662 <__sfputs_r>:
 8110662:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8110664:	4606      	mov	r6, r0
 8110666:	460f      	mov	r7, r1
 8110668:	4614      	mov	r4, r2
 811066a:	18d5      	adds	r5, r2, r3
 811066c:	42ac      	cmp	r4, r5
 811066e:	d101      	bne.n	8110674 <__sfputs_r+0x12>
 8110670:	2000      	movs	r0, #0
 8110672:	e007      	b.n	8110684 <__sfputs_r+0x22>
 8110674:	f814 1b01 	ldrb.w	r1, [r4], #1
 8110678:	463a      	mov	r2, r7
 811067a:	4630      	mov	r0, r6
 811067c:	f7ff ffda 	bl	8110634 <__sfputc_r>
 8110680:	1c43      	adds	r3, r0, #1
 8110682:	d1f3      	bne.n	811066c <__sfputs_r+0xa>
 8110684:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08110688 <_vfiprintf_r>:
 8110688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 811068c:	460d      	mov	r5, r1
 811068e:	b09d      	sub	sp, #116	@ 0x74
 8110690:	4614      	mov	r4, r2
 8110692:	4698      	mov	r8, r3
 8110694:	4606      	mov	r6, r0
 8110696:	b118      	cbz	r0, 81106a0 <_vfiprintf_r+0x18>
 8110698:	6a03      	ldr	r3, [r0, #32]
 811069a:	b90b      	cbnz	r3, 81106a0 <_vfiprintf_r+0x18>
 811069c:	f7fd f99e 	bl	810d9dc <__sinit>
 81106a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 81106a2:	07d9      	lsls	r1, r3, #31
 81106a4:	d405      	bmi.n	81106b2 <_vfiprintf_r+0x2a>
 81106a6:	89ab      	ldrh	r3, [r5, #12]
 81106a8:	059a      	lsls	r2, r3, #22
 81106aa:	d402      	bmi.n	81106b2 <_vfiprintf_r+0x2a>
 81106ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 81106ae:	f7fd fbb0 	bl	810de12 <__retarget_lock_acquire_recursive>
 81106b2:	89ab      	ldrh	r3, [r5, #12]
 81106b4:	071b      	lsls	r3, r3, #28
 81106b6:	d501      	bpl.n	81106bc <_vfiprintf_r+0x34>
 81106b8:	692b      	ldr	r3, [r5, #16]
 81106ba:	b99b      	cbnz	r3, 81106e4 <_vfiprintf_r+0x5c>
 81106bc:	4629      	mov	r1, r5
 81106be:	4630      	mov	r0, r6
 81106c0:	f7fd fad4 	bl	810dc6c <__swsetup_r>
 81106c4:	b170      	cbz	r0, 81106e4 <_vfiprintf_r+0x5c>
 81106c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 81106c8:	07dc      	lsls	r4, r3, #31
 81106ca:	d504      	bpl.n	81106d6 <_vfiprintf_r+0x4e>
 81106cc:	f04f 30ff 	mov.w	r0, #4294967295
 81106d0:	b01d      	add	sp, #116	@ 0x74
 81106d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81106d6:	89ab      	ldrh	r3, [r5, #12]
 81106d8:	0598      	lsls	r0, r3, #22
 81106da:	d4f7      	bmi.n	81106cc <_vfiprintf_r+0x44>
 81106dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 81106de:	f7fd fb99 	bl	810de14 <__retarget_lock_release_recursive>
 81106e2:	e7f3      	b.n	81106cc <_vfiprintf_r+0x44>
 81106e4:	2300      	movs	r3, #0
 81106e6:	9309      	str	r3, [sp, #36]	@ 0x24
 81106e8:	2320      	movs	r3, #32
 81106ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 81106ee:	f8cd 800c 	str.w	r8, [sp, #12]
 81106f2:	2330      	movs	r3, #48	@ 0x30
 81106f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 81108a4 <_vfiprintf_r+0x21c>
 81106f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 81106fc:	f04f 0901 	mov.w	r9, #1
 8110700:	4623      	mov	r3, r4
 8110702:	469a      	mov	sl, r3
 8110704:	f813 2b01 	ldrb.w	r2, [r3], #1
 8110708:	b10a      	cbz	r2, 811070e <_vfiprintf_r+0x86>
 811070a:	2a25      	cmp	r2, #37	@ 0x25
 811070c:	d1f9      	bne.n	8110702 <_vfiprintf_r+0x7a>
 811070e:	ebba 0b04 	subs.w	fp, sl, r4
 8110712:	d00b      	beq.n	811072c <_vfiprintf_r+0xa4>
 8110714:	465b      	mov	r3, fp
 8110716:	4622      	mov	r2, r4
 8110718:	4629      	mov	r1, r5
 811071a:	4630      	mov	r0, r6
 811071c:	f7ff ffa1 	bl	8110662 <__sfputs_r>
 8110720:	3001      	adds	r0, #1
 8110722:	f000 80a7 	beq.w	8110874 <_vfiprintf_r+0x1ec>
 8110726:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8110728:	445a      	add	r2, fp
 811072a:	9209      	str	r2, [sp, #36]	@ 0x24
 811072c:	f89a 3000 	ldrb.w	r3, [sl]
 8110730:	2b00      	cmp	r3, #0
 8110732:	f000 809f 	beq.w	8110874 <_vfiprintf_r+0x1ec>
 8110736:	2300      	movs	r3, #0
 8110738:	f04f 32ff 	mov.w	r2, #4294967295
 811073c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8110740:	f10a 0a01 	add.w	sl, sl, #1
 8110744:	9304      	str	r3, [sp, #16]
 8110746:	9307      	str	r3, [sp, #28]
 8110748:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 811074c:	931a      	str	r3, [sp, #104]	@ 0x68
 811074e:	4654      	mov	r4, sl
 8110750:	2205      	movs	r2, #5
 8110752:	f814 1b01 	ldrb.w	r1, [r4], #1
 8110756:	4853      	ldr	r0, [pc, #332]	@ (81108a4 <_vfiprintf_r+0x21c>)
 8110758:	f7ef fdc2 	bl	81002e0 <memchr>
 811075c:	9a04      	ldr	r2, [sp, #16]
 811075e:	b9d8      	cbnz	r0, 8110798 <_vfiprintf_r+0x110>
 8110760:	06d1      	lsls	r1, r2, #27
 8110762:	bf44      	itt	mi
 8110764:	2320      	movmi	r3, #32
 8110766:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 811076a:	0713      	lsls	r3, r2, #28
 811076c:	bf44      	itt	mi
 811076e:	232b      	movmi	r3, #43	@ 0x2b
 8110770:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8110774:	f89a 3000 	ldrb.w	r3, [sl]
 8110778:	2b2a      	cmp	r3, #42	@ 0x2a
 811077a:	d015      	beq.n	81107a8 <_vfiprintf_r+0x120>
 811077c:	9a07      	ldr	r2, [sp, #28]
 811077e:	4654      	mov	r4, sl
 8110780:	2000      	movs	r0, #0
 8110782:	f04f 0c0a 	mov.w	ip, #10
 8110786:	4621      	mov	r1, r4
 8110788:	f811 3b01 	ldrb.w	r3, [r1], #1
 811078c:	3b30      	subs	r3, #48	@ 0x30
 811078e:	2b09      	cmp	r3, #9
 8110790:	d94b      	bls.n	811082a <_vfiprintf_r+0x1a2>
 8110792:	b1b0      	cbz	r0, 81107c2 <_vfiprintf_r+0x13a>
 8110794:	9207      	str	r2, [sp, #28]
 8110796:	e014      	b.n	81107c2 <_vfiprintf_r+0x13a>
 8110798:	eba0 0308 	sub.w	r3, r0, r8
 811079c:	fa09 f303 	lsl.w	r3, r9, r3
 81107a0:	4313      	orrs	r3, r2
 81107a2:	9304      	str	r3, [sp, #16]
 81107a4:	46a2      	mov	sl, r4
 81107a6:	e7d2      	b.n	811074e <_vfiprintf_r+0xc6>
 81107a8:	9b03      	ldr	r3, [sp, #12]
 81107aa:	1d19      	adds	r1, r3, #4
 81107ac:	681b      	ldr	r3, [r3, #0]
 81107ae:	9103      	str	r1, [sp, #12]
 81107b0:	2b00      	cmp	r3, #0
 81107b2:	bfbb      	ittet	lt
 81107b4:	425b      	neglt	r3, r3
 81107b6:	f042 0202 	orrlt.w	r2, r2, #2
 81107ba:	9307      	strge	r3, [sp, #28]
 81107bc:	9307      	strlt	r3, [sp, #28]
 81107be:	bfb8      	it	lt
 81107c0:	9204      	strlt	r2, [sp, #16]
 81107c2:	7823      	ldrb	r3, [r4, #0]
 81107c4:	2b2e      	cmp	r3, #46	@ 0x2e
 81107c6:	d10a      	bne.n	81107de <_vfiprintf_r+0x156>
 81107c8:	7863      	ldrb	r3, [r4, #1]
 81107ca:	2b2a      	cmp	r3, #42	@ 0x2a
 81107cc:	d132      	bne.n	8110834 <_vfiprintf_r+0x1ac>
 81107ce:	9b03      	ldr	r3, [sp, #12]
 81107d0:	1d1a      	adds	r2, r3, #4
 81107d2:	681b      	ldr	r3, [r3, #0]
 81107d4:	9203      	str	r2, [sp, #12]
 81107d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 81107da:	3402      	adds	r4, #2
 81107dc:	9305      	str	r3, [sp, #20]
 81107de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 81108b4 <_vfiprintf_r+0x22c>
 81107e2:	7821      	ldrb	r1, [r4, #0]
 81107e4:	2203      	movs	r2, #3
 81107e6:	4650      	mov	r0, sl
 81107e8:	f7ef fd7a 	bl	81002e0 <memchr>
 81107ec:	b138      	cbz	r0, 81107fe <_vfiprintf_r+0x176>
 81107ee:	9b04      	ldr	r3, [sp, #16]
 81107f0:	eba0 000a 	sub.w	r0, r0, sl
 81107f4:	2240      	movs	r2, #64	@ 0x40
 81107f6:	4082      	lsls	r2, r0
 81107f8:	4313      	orrs	r3, r2
 81107fa:	3401      	adds	r4, #1
 81107fc:	9304      	str	r3, [sp, #16]
 81107fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8110802:	4829      	ldr	r0, [pc, #164]	@ (81108a8 <_vfiprintf_r+0x220>)
 8110804:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8110808:	2206      	movs	r2, #6
 811080a:	f7ef fd69 	bl	81002e0 <memchr>
 811080e:	2800      	cmp	r0, #0
 8110810:	d03f      	beq.n	8110892 <_vfiprintf_r+0x20a>
 8110812:	4b26      	ldr	r3, [pc, #152]	@ (81108ac <_vfiprintf_r+0x224>)
 8110814:	bb1b      	cbnz	r3, 811085e <_vfiprintf_r+0x1d6>
 8110816:	9b03      	ldr	r3, [sp, #12]
 8110818:	3307      	adds	r3, #7
 811081a:	f023 0307 	bic.w	r3, r3, #7
 811081e:	3308      	adds	r3, #8
 8110820:	9303      	str	r3, [sp, #12]
 8110822:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8110824:	443b      	add	r3, r7
 8110826:	9309      	str	r3, [sp, #36]	@ 0x24
 8110828:	e76a      	b.n	8110700 <_vfiprintf_r+0x78>
 811082a:	fb0c 3202 	mla	r2, ip, r2, r3
 811082e:	460c      	mov	r4, r1
 8110830:	2001      	movs	r0, #1
 8110832:	e7a8      	b.n	8110786 <_vfiprintf_r+0xfe>
 8110834:	2300      	movs	r3, #0
 8110836:	3401      	adds	r4, #1
 8110838:	9305      	str	r3, [sp, #20]
 811083a:	4619      	mov	r1, r3
 811083c:	f04f 0c0a 	mov.w	ip, #10
 8110840:	4620      	mov	r0, r4
 8110842:	f810 2b01 	ldrb.w	r2, [r0], #1
 8110846:	3a30      	subs	r2, #48	@ 0x30
 8110848:	2a09      	cmp	r2, #9
 811084a:	d903      	bls.n	8110854 <_vfiprintf_r+0x1cc>
 811084c:	2b00      	cmp	r3, #0
 811084e:	d0c6      	beq.n	81107de <_vfiprintf_r+0x156>
 8110850:	9105      	str	r1, [sp, #20]
 8110852:	e7c4      	b.n	81107de <_vfiprintf_r+0x156>
 8110854:	fb0c 2101 	mla	r1, ip, r1, r2
 8110858:	4604      	mov	r4, r0
 811085a:	2301      	movs	r3, #1
 811085c:	e7f0      	b.n	8110840 <_vfiprintf_r+0x1b8>
 811085e:	ab03      	add	r3, sp, #12
 8110860:	9300      	str	r3, [sp, #0]
 8110862:	462a      	mov	r2, r5
 8110864:	4b12      	ldr	r3, [pc, #72]	@ (81108b0 <_vfiprintf_r+0x228>)
 8110866:	a904      	add	r1, sp, #16
 8110868:	4630      	mov	r0, r6
 811086a:	f7fc fa5f 	bl	810cd2c <_printf_float>
 811086e:	4607      	mov	r7, r0
 8110870:	1c78      	adds	r0, r7, #1
 8110872:	d1d6      	bne.n	8110822 <_vfiprintf_r+0x19a>
 8110874:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8110876:	07d9      	lsls	r1, r3, #31
 8110878:	d405      	bmi.n	8110886 <_vfiprintf_r+0x1fe>
 811087a:	89ab      	ldrh	r3, [r5, #12]
 811087c:	059a      	lsls	r2, r3, #22
 811087e:	d402      	bmi.n	8110886 <_vfiprintf_r+0x1fe>
 8110880:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8110882:	f7fd fac7 	bl	810de14 <__retarget_lock_release_recursive>
 8110886:	89ab      	ldrh	r3, [r5, #12]
 8110888:	065b      	lsls	r3, r3, #25
 811088a:	f53f af1f 	bmi.w	81106cc <_vfiprintf_r+0x44>
 811088e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8110890:	e71e      	b.n	81106d0 <_vfiprintf_r+0x48>
 8110892:	ab03      	add	r3, sp, #12
 8110894:	9300      	str	r3, [sp, #0]
 8110896:	462a      	mov	r2, r5
 8110898:	4b05      	ldr	r3, [pc, #20]	@ (81108b0 <_vfiprintf_r+0x228>)
 811089a:	a904      	add	r1, sp, #16
 811089c:	4630      	mov	r0, r6
 811089e:	f7fc fcdd 	bl	810d25c <_printf_i>
 81108a2:	e7e4      	b.n	811086e <_vfiprintf_r+0x1e6>
 81108a4:	08111829 	.word	0x08111829
 81108a8:	08111833 	.word	0x08111833
 81108ac:	0810cd2d 	.word	0x0810cd2d
 81108b0:	08110663 	.word	0x08110663
 81108b4:	0811182f 	.word	0x0811182f

081108b8 <__sflush_r>:
 81108b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 81108bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 81108c0:	0716      	lsls	r6, r2, #28
 81108c2:	4605      	mov	r5, r0
 81108c4:	460c      	mov	r4, r1
 81108c6:	d454      	bmi.n	8110972 <__sflush_r+0xba>
 81108c8:	684b      	ldr	r3, [r1, #4]
 81108ca:	2b00      	cmp	r3, #0
 81108cc:	dc02      	bgt.n	81108d4 <__sflush_r+0x1c>
 81108ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 81108d0:	2b00      	cmp	r3, #0
 81108d2:	dd48      	ble.n	8110966 <__sflush_r+0xae>
 81108d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 81108d6:	2e00      	cmp	r6, #0
 81108d8:	d045      	beq.n	8110966 <__sflush_r+0xae>
 81108da:	2300      	movs	r3, #0
 81108dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 81108e0:	682f      	ldr	r7, [r5, #0]
 81108e2:	6a21      	ldr	r1, [r4, #32]
 81108e4:	602b      	str	r3, [r5, #0]
 81108e6:	d030      	beq.n	811094a <__sflush_r+0x92>
 81108e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 81108ea:	89a3      	ldrh	r3, [r4, #12]
 81108ec:	0759      	lsls	r1, r3, #29
 81108ee:	d505      	bpl.n	81108fc <__sflush_r+0x44>
 81108f0:	6863      	ldr	r3, [r4, #4]
 81108f2:	1ad2      	subs	r2, r2, r3
 81108f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 81108f6:	b10b      	cbz	r3, 81108fc <__sflush_r+0x44>
 81108f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 81108fa:	1ad2      	subs	r2, r2, r3
 81108fc:	2300      	movs	r3, #0
 81108fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8110900:	6a21      	ldr	r1, [r4, #32]
 8110902:	4628      	mov	r0, r5
 8110904:	47b0      	blx	r6
 8110906:	1c43      	adds	r3, r0, #1
 8110908:	89a3      	ldrh	r3, [r4, #12]
 811090a:	d106      	bne.n	811091a <__sflush_r+0x62>
 811090c:	6829      	ldr	r1, [r5, #0]
 811090e:	291d      	cmp	r1, #29
 8110910:	d82b      	bhi.n	811096a <__sflush_r+0xb2>
 8110912:	4a2a      	ldr	r2, [pc, #168]	@ (81109bc <__sflush_r+0x104>)
 8110914:	410a      	asrs	r2, r1
 8110916:	07d6      	lsls	r6, r2, #31
 8110918:	d427      	bmi.n	811096a <__sflush_r+0xb2>
 811091a:	2200      	movs	r2, #0
 811091c:	6062      	str	r2, [r4, #4]
 811091e:	04d9      	lsls	r1, r3, #19
 8110920:	6922      	ldr	r2, [r4, #16]
 8110922:	6022      	str	r2, [r4, #0]
 8110924:	d504      	bpl.n	8110930 <__sflush_r+0x78>
 8110926:	1c42      	adds	r2, r0, #1
 8110928:	d101      	bne.n	811092e <__sflush_r+0x76>
 811092a:	682b      	ldr	r3, [r5, #0]
 811092c:	b903      	cbnz	r3, 8110930 <__sflush_r+0x78>
 811092e:	6560      	str	r0, [r4, #84]	@ 0x54
 8110930:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8110932:	602f      	str	r7, [r5, #0]
 8110934:	b1b9      	cbz	r1, 8110966 <__sflush_r+0xae>
 8110936:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 811093a:	4299      	cmp	r1, r3
 811093c:	d002      	beq.n	8110944 <__sflush_r+0x8c>
 811093e:	4628      	mov	r0, r5
 8110940:	f7fe f8ea 	bl	810eb18 <_free_r>
 8110944:	2300      	movs	r3, #0
 8110946:	6363      	str	r3, [r4, #52]	@ 0x34
 8110948:	e00d      	b.n	8110966 <__sflush_r+0xae>
 811094a:	2301      	movs	r3, #1
 811094c:	4628      	mov	r0, r5
 811094e:	47b0      	blx	r6
 8110950:	4602      	mov	r2, r0
 8110952:	1c50      	adds	r0, r2, #1
 8110954:	d1c9      	bne.n	81108ea <__sflush_r+0x32>
 8110956:	682b      	ldr	r3, [r5, #0]
 8110958:	2b00      	cmp	r3, #0
 811095a:	d0c6      	beq.n	81108ea <__sflush_r+0x32>
 811095c:	2b1d      	cmp	r3, #29
 811095e:	d001      	beq.n	8110964 <__sflush_r+0xac>
 8110960:	2b16      	cmp	r3, #22
 8110962:	d11e      	bne.n	81109a2 <__sflush_r+0xea>
 8110964:	602f      	str	r7, [r5, #0]
 8110966:	2000      	movs	r0, #0
 8110968:	e022      	b.n	81109b0 <__sflush_r+0xf8>
 811096a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 811096e:	b21b      	sxth	r3, r3
 8110970:	e01b      	b.n	81109aa <__sflush_r+0xf2>
 8110972:	690f      	ldr	r7, [r1, #16]
 8110974:	2f00      	cmp	r7, #0
 8110976:	d0f6      	beq.n	8110966 <__sflush_r+0xae>
 8110978:	0793      	lsls	r3, r2, #30
 811097a:	680e      	ldr	r6, [r1, #0]
 811097c:	bf08      	it	eq
 811097e:	694b      	ldreq	r3, [r1, #20]
 8110980:	600f      	str	r7, [r1, #0]
 8110982:	bf18      	it	ne
 8110984:	2300      	movne	r3, #0
 8110986:	eba6 0807 	sub.w	r8, r6, r7
 811098a:	608b      	str	r3, [r1, #8]
 811098c:	f1b8 0f00 	cmp.w	r8, #0
 8110990:	dde9      	ble.n	8110966 <__sflush_r+0xae>
 8110992:	6a21      	ldr	r1, [r4, #32]
 8110994:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8110996:	4643      	mov	r3, r8
 8110998:	463a      	mov	r2, r7
 811099a:	4628      	mov	r0, r5
 811099c:	47b0      	blx	r6
 811099e:	2800      	cmp	r0, #0
 81109a0:	dc08      	bgt.n	81109b4 <__sflush_r+0xfc>
 81109a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 81109a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 81109aa:	81a3      	strh	r3, [r4, #12]
 81109ac:	f04f 30ff 	mov.w	r0, #4294967295
 81109b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 81109b4:	4407      	add	r7, r0
 81109b6:	eba8 0800 	sub.w	r8, r8, r0
 81109ba:	e7e7      	b.n	811098c <__sflush_r+0xd4>
 81109bc:	dfbffffe 	.word	0xdfbffffe

081109c0 <_fflush_r>:
 81109c0:	b538      	push	{r3, r4, r5, lr}
 81109c2:	690b      	ldr	r3, [r1, #16]
 81109c4:	4605      	mov	r5, r0
 81109c6:	460c      	mov	r4, r1
 81109c8:	b913      	cbnz	r3, 81109d0 <_fflush_r+0x10>
 81109ca:	2500      	movs	r5, #0
 81109cc:	4628      	mov	r0, r5
 81109ce:	bd38      	pop	{r3, r4, r5, pc}
 81109d0:	b118      	cbz	r0, 81109da <_fflush_r+0x1a>
 81109d2:	6a03      	ldr	r3, [r0, #32]
 81109d4:	b90b      	cbnz	r3, 81109da <_fflush_r+0x1a>
 81109d6:	f7fd f801 	bl	810d9dc <__sinit>
 81109da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 81109de:	2b00      	cmp	r3, #0
 81109e0:	d0f3      	beq.n	81109ca <_fflush_r+0xa>
 81109e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 81109e4:	07d0      	lsls	r0, r2, #31
 81109e6:	d404      	bmi.n	81109f2 <_fflush_r+0x32>
 81109e8:	0599      	lsls	r1, r3, #22
 81109ea:	d402      	bmi.n	81109f2 <_fflush_r+0x32>
 81109ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 81109ee:	f7fd fa10 	bl	810de12 <__retarget_lock_acquire_recursive>
 81109f2:	4628      	mov	r0, r5
 81109f4:	4621      	mov	r1, r4
 81109f6:	f7ff ff5f 	bl	81108b8 <__sflush_r>
 81109fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 81109fc:	07da      	lsls	r2, r3, #31
 81109fe:	4605      	mov	r5, r0
 8110a00:	d4e4      	bmi.n	81109cc <_fflush_r+0xc>
 8110a02:	89a3      	ldrh	r3, [r4, #12]
 8110a04:	059b      	lsls	r3, r3, #22
 8110a06:	d4e1      	bmi.n	81109cc <_fflush_r+0xc>
 8110a08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8110a0a:	f7fd fa03 	bl	810de14 <__retarget_lock_release_recursive>
 8110a0e:	e7dd      	b.n	81109cc <_fflush_r+0xc>

08110a10 <fiprintf>:
 8110a10:	b40e      	push	{r1, r2, r3}
 8110a12:	b503      	push	{r0, r1, lr}
 8110a14:	4601      	mov	r1, r0
 8110a16:	ab03      	add	r3, sp, #12
 8110a18:	4805      	ldr	r0, [pc, #20]	@ (8110a30 <fiprintf+0x20>)
 8110a1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8110a1e:	6800      	ldr	r0, [r0, #0]
 8110a20:	9301      	str	r3, [sp, #4]
 8110a22:	f7ff fe31 	bl	8110688 <_vfiprintf_r>
 8110a26:	b002      	add	sp, #8
 8110a28:	f85d eb04 	ldr.w	lr, [sp], #4
 8110a2c:	b003      	add	sp, #12
 8110a2e:	4770      	bx	lr
 8110a30:	100000b0 	.word	0x100000b0

08110a34 <__swhatbuf_r>:
 8110a34:	b570      	push	{r4, r5, r6, lr}
 8110a36:	460c      	mov	r4, r1
 8110a38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8110a3c:	2900      	cmp	r1, #0
 8110a3e:	b096      	sub	sp, #88	@ 0x58
 8110a40:	4615      	mov	r5, r2
 8110a42:	461e      	mov	r6, r3
 8110a44:	da0d      	bge.n	8110a62 <__swhatbuf_r+0x2e>
 8110a46:	89a3      	ldrh	r3, [r4, #12]
 8110a48:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8110a4c:	f04f 0100 	mov.w	r1, #0
 8110a50:	bf14      	ite	ne
 8110a52:	2340      	movne	r3, #64	@ 0x40
 8110a54:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8110a58:	2000      	movs	r0, #0
 8110a5a:	6031      	str	r1, [r6, #0]
 8110a5c:	602b      	str	r3, [r5, #0]
 8110a5e:	b016      	add	sp, #88	@ 0x58
 8110a60:	bd70      	pop	{r4, r5, r6, pc}
 8110a62:	466a      	mov	r2, sp
 8110a64:	f000 f874 	bl	8110b50 <_fstat_r>
 8110a68:	2800      	cmp	r0, #0
 8110a6a:	dbec      	blt.n	8110a46 <__swhatbuf_r+0x12>
 8110a6c:	9901      	ldr	r1, [sp, #4]
 8110a6e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8110a72:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8110a76:	4259      	negs	r1, r3
 8110a78:	4159      	adcs	r1, r3
 8110a7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8110a7e:	e7eb      	b.n	8110a58 <__swhatbuf_r+0x24>

08110a80 <__smakebuf_r>:
 8110a80:	898b      	ldrh	r3, [r1, #12]
 8110a82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8110a84:	079d      	lsls	r5, r3, #30
 8110a86:	4606      	mov	r6, r0
 8110a88:	460c      	mov	r4, r1
 8110a8a:	d507      	bpl.n	8110a9c <__smakebuf_r+0x1c>
 8110a8c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8110a90:	6023      	str	r3, [r4, #0]
 8110a92:	6123      	str	r3, [r4, #16]
 8110a94:	2301      	movs	r3, #1
 8110a96:	6163      	str	r3, [r4, #20]
 8110a98:	b003      	add	sp, #12
 8110a9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8110a9c:	ab01      	add	r3, sp, #4
 8110a9e:	466a      	mov	r2, sp
 8110aa0:	f7ff ffc8 	bl	8110a34 <__swhatbuf_r>
 8110aa4:	9f00      	ldr	r7, [sp, #0]
 8110aa6:	4605      	mov	r5, r0
 8110aa8:	4639      	mov	r1, r7
 8110aaa:	4630      	mov	r0, r6
 8110aac:	f7fe f8a8 	bl	810ec00 <_malloc_r>
 8110ab0:	b948      	cbnz	r0, 8110ac6 <__smakebuf_r+0x46>
 8110ab2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8110ab6:	059a      	lsls	r2, r3, #22
 8110ab8:	d4ee      	bmi.n	8110a98 <__smakebuf_r+0x18>
 8110aba:	f023 0303 	bic.w	r3, r3, #3
 8110abe:	f043 0302 	orr.w	r3, r3, #2
 8110ac2:	81a3      	strh	r3, [r4, #12]
 8110ac4:	e7e2      	b.n	8110a8c <__smakebuf_r+0xc>
 8110ac6:	89a3      	ldrh	r3, [r4, #12]
 8110ac8:	6020      	str	r0, [r4, #0]
 8110aca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8110ace:	81a3      	strh	r3, [r4, #12]
 8110ad0:	9b01      	ldr	r3, [sp, #4]
 8110ad2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8110ad6:	b15b      	cbz	r3, 8110af0 <__smakebuf_r+0x70>
 8110ad8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8110adc:	4630      	mov	r0, r6
 8110ade:	f000 f849 	bl	8110b74 <_isatty_r>
 8110ae2:	b128      	cbz	r0, 8110af0 <__smakebuf_r+0x70>
 8110ae4:	89a3      	ldrh	r3, [r4, #12]
 8110ae6:	f023 0303 	bic.w	r3, r3, #3
 8110aea:	f043 0301 	orr.w	r3, r3, #1
 8110aee:	81a3      	strh	r3, [r4, #12]
 8110af0:	89a3      	ldrh	r3, [r4, #12]
 8110af2:	431d      	orrs	r5, r3
 8110af4:	81a5      	strh	r5, [r4, #12]
 8110af6:	e7cf      	b.n	8110a98 <__smakebuf_r+0x18>

08110af8 <memmove>:
 8110af8:	4288      	cmp	r0, r1
 8110afa:	b510      	push	{r4, lr}
 8110afc:	eb01 0402 	add.w	r4, r1, r2
 8110b00:	d902      	bls.n	8110b08 <memmove+0x10>
 8110b02:	4284      	cmp	r4, r0
 8110b04:	4623      	mov	r3, r4
 8110b06:	d807      	bhi.n	8110b18 <memmove+0x20>
 8110b08:	1e43      	subs	r3, r0, #1
 8110b0a:	42a1      	cmp	r1, r4
 8110b0c:	d008      	beq.n	8110b20 <memmove+0x28>
 8110b0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8110b12:	f803 2f01 	strb.w	r2, [r3, #1]!
 8110b16:	e7f8      	b.n	8110b0a <memmove+0x12>
 8110b18:	4402      	add	r2, r0
 8110b1a:	4601      	mov	r1, r0
 8110b1c:	428a      	cmp	r2, r1
 8110b1e:	d100      	bne.n	8110b22 <memmove+0x2a>
 8110b20:	bd10      	pop	{r4, pc}
 8110b22:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8110b26:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8110b2a:	e7f7      	b.n	8110b1c <memmove+0x24>

08110b2c <strncmp>:
 8110b2c:	b510      	push	{r4, lr}
 8110b2e:	b16a      	cbz	r2, 8110b4c <strncmp+0x20>
 8110b30:	3901      	subs	r1, #1
 8110b32:	1884      	adds	r4, r0, r2
 8110b34:	f810 2b01 	ldrb.w	r2, [r0], #1
 8110b38:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8110b3c:	429a      	cmp	r2, r3
 8110b3e:	d103      	bne.n	8110b48 <strncmp+0x1c>
 8110b40:	42a0      	cmp	r0, r4
 8110b42:	d001      	beq.n	8110b48 <strncmp+0x1c>
 8110b44:	2a00      	cmp	r2, #0
 8110b46:	d1f5      	bne.n	8110b34 <strncmp+0x8>
 8110b48:	1ad0      	subs	r0, r2, r3
 8110b4a:	bd10      	pop	{r4, pc}
 8110b4c:	4610      	mov	r0, r2
 8110b4e:	e7fc      	b.n	8110b4a <strncmp+0x1e>

08110b50 <_fstat_r>:
 8110b50:	b538      	push	{r3, r4, r5, lr}
 8110b52:	4d07      	ldr	r5, [pc, #28]	@ (8110b70 <_fstat_r+0x20>)
 8110b54:	2300      	movs	r3, #0
 8110b56:	4604      	mov	r4, r0
 8110b58:	4608      	mov	r0, r1
 8110b5a:	4611      	mov	r1, r2
 8110b5c:	602b      	str	r3, [r5, #0]
 8110b5e:	f7f3 f835 	bl	8103bcc <_fstat>
 8110b62:	1c43      	adds	r3, r0, #1
 8110b64:	d102      	bne.n	8110b6c <_fstat_r+0x1c>
 8110b66:	682b      	ldr	r3, [r5, #0]
 8110b68:	b103      	cbz	r3, 8110b6c <_fstat_r+0x1c>
 8110b6a:	6023      	str	r3, [r4, #0]
 8110b6c:	bd38      	pop	{r3, r4, r5, pc}
 8110b6e:	bf00      	nop
 8110b70:	10000a2c 	.word	0x10000a2c

08110b74 <_isatty_r>:
 8110b74:	b538      	push	{r3, r4, r5, lr}
 8110b76:	4d06      	ldr	r5, [pc, #24]	@ (8110b90 <_isatty_r+0x1c>)
 8110b78:	2300      	movs	r3, #0
 8110b7a:	4604      	mov	r4, r0
 8110b7c:	4608      	mov	r0, r1
 8110b7e:	602b      	str	r3, [r5, #0]
 8110b80:	f7f3 f834 	bl	8103bec <_isatty>
 8110b84:	1c43      	adds	r3, r0, #1
 8110b86:	d102      	bne.n	8110b8e <_isatty_r+0x1a>
 8110b88:	682b      	ldr	r3, [r5, #0]
 8110b8a:	b103      	cbz	r3, 8110b8e <_isatty_r+0x1a>
 8110b8c:	6023      	str	r3, [r4, #0]
 8110b8e:	bd38      	pop	{r3, r4, r5, pc}
 8110b90:	10000a2c 	.word	0x10000a2c

08110b94 <_sbrk_r>:
 8110b94:	b538      	push	{r3, r4, r5, lr}
 8110b96:	4d06      	ldr	r5, [pc, #24]	@ (8110bb0 <_sbrk_r+0x1c>)
 8110b98:	2300      	movs	r3, #0
 8110b9a:	4604      	mov	r4, r0
 8110b9c:	4608      	mov	r0, r1
 8110b9e:	602b      	str	r3, [r5, #0]
 8110ba0:	f7f3 f83c 	bl	8103c1c <_sbrk>
 8110ba4:	1c43      	adds	r3, r0, #1
 8110ba6:	d102      	bne.n	8110bae <_sbrk_r+0x1a>
 8110ba8:	682b      	ldr	r3, [r5, #0]
 8110baa:	b103      	cbz	r3, 8110bae <_sbrk_r+0x1a>
 8110bac:	6023      	str	r3, [r4, #0]
 8110bae:	bd38      	pop	{r3, r4, r5, pc}
 8110bb0:	10000a2c 	.word	0x10000a2c
 8110bb4:	00000000 	.word	0x00000000

08110bb8 <nan>:
 8110bb8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8110bc0 <nan+0x8>
 8110bbc:	4770      	bx	lr
 8110bbe:	bf00      	nop
 8110bc0:	00000000 	.word	0x00000000
 8110bc4:	7ff80000 	.word	0x7ff80000

08110bc8 <abort>:
 8110bc8:	b508      	push	{r3, lr}
 8110bca:	2006      	movs	r0, #6
 8110bcc:	f000 fbc4 	bl	8111358 <raise>
 8110bd0:	2001      	movs	r0, #1
 8110bd2:	f7f2 ffa9 	bl	8103b28 <_exit>

08110bd6 <_calloc_r>:
 8110bd6:	b570      	push	{r4, r5, r6, lr}
 8110bd8:	fba1 5402 	umull	r5, r4, r1, r2
 8110bdc:	b93c      	cbnz	r4, 8110bee <_calloc_r+0x18>
 8110bde:	4629      	mov	r1, r5
 8110be0:	f7fe f80e 	bl	810ec00 <_malloc_r>
 8110be4:	4606      	mov	r6, r0
 8110be6:	b928      	cbnz	r0, 8110bf4 <_calloc_r+0x1e>
 8110be8:	2600      	movs	r6, #0
 8110bea:	4630      	mov	r0, r6
 8110bec:	bd70      	pop	{r4, r5, r6, pc}
 8110bee:	220c      	movs	r2, #12
 8110bf0:	6002      	str	r2, [r0, #0]
 8110bf2:	e7f9      	b.n	8110be8 <_calloc_r+0x12>
 8110bf4:	462a      	mov	r2, r5
 8110bf6:	4621      	mov	r1, r4
 8110bf8:	f7fd f88e 	bl	810dd18 <memset>
 8110bfc:	e7f5      	b.n	8110bea <_calloc_r+0x14>

08110bfe <rshift>:
 8110bfe:	6903      	ldr	r3, [r0, #16]
 8110c00:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8110c04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8110c08:	ea4f 1261 	mov.w	r2, r1, asr #5
 8110c0c:	f100 0414 	add.w	r4, r0, #20
 8110c10:	dd45      	ble.n	8110c9e <rshift+0xa0>
 8110c12:	f011 011f 	ands.w	r1, r1, #31
 8110c16:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8110c1a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8110c1e:	d10c      	bne.n	8110c3a <rshift+0x3c>
 8110c20:	f100 0710 	add.w	r7, r0, #16
 8110c24:	4629      	mov	r1, r5
 8110c26:	42b1      	cmp	r1, r6
 8110c28:	d334      	bcc.n	8110c94 <rshift+0x96>
 8110c2a:	1a9b      	subs	r3, r3, r2
 8110c2c:	009b      	lsls	r3, r3, #2
 8110c2e:	1eea      	subs	r2, r5, #3
 8110c30:	4296      	cmp	r6, r2
 8110c32:	bf38      	it	cc
 8110c34:	2300      	movcc	r3, #0
 8110c36:	4423      	add	r3, r4
 8110c38:	e015      	b.n	8110c66 <rshift+0x68>
 8110c3a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8110c3e:	f1c1 0820 	rsb	r8, r1, #32
 8110c42:	40cf      	lsrs	r7, r1
 8110c44:	f105 0e04 	add.w	lr, r5, #4
 8110c48:	46a1      	mov	r9, r4
 8110c4a:	4576      	cmp	r6, lr
 8110c4c:	46f4      	mov	ip, lr
 8110c4e:	d815      	bhi.n	8110c7c <rshift+0x7e>
 8110c50:	1a9a      	subs	r2, r3, r2
 8110c52:	0092      	lsls	r2, r2, #2
 8110c54:	3a04      	subs	r2, #4
 8110c56:	3501      	adds	r5, #1
 8110c58:	42ae      	cmp	r6, r5
 8110c5a:	bf38      	it	cc
 8110c5c:	2200      	movcc	r2, #0
 8110c5e:	18a3      	adds	r3, r4, r2
 8110c60:	50a7      	str	r7, [r4, r2]
 8110c62:	b107      	cbz	r7, 8110c66 <rshift+0x68>
 8110c64:	3304      	adds	r3, #4
 8110c66:	1b1a      	subs	r2, r3, r4
 8110c68:	42a3      	cmp	r3, r4
 8110c6a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8110c6e:	bf08      	it	eq
 8110c70:	2300      	moveq	r3, #0
 8110c72:	6102      	str	r2, [r0, #16]
 8110c74:	bf08      	it	eq
 8110c76:	6143      	streq	r3, [r0, #20]
 8110c78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8110c7c:	f8dc c000 	ldr.w	ip, [ip]
 8110c80:	fa0c fc08 	lsl.w	ip, ip, r8
 8110c84:	ea4c 0707 	orr.w	r7, ip, r7
 8110c88:	f849 7b04 	str.w	r7, [r9], #4
 8110c8c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8110c90:	40cf      	lsrs	r7, r1
 8110c92:	e7da      	b.n	8110c4a <rshift+0x4c>
 8110c94:	f851 cb04 	ldr.w	ip, [r1], #4
 8110c98:	f847 cf04 	str.w	ip, [r7, #4]!
 8110c9c:	e7c3      	b.n	8110c26 <rshift+0x28>
 8110c9e:	4623      	mov	r3, r4
 8110ca0:	e7e1      	b.n	8110c66 <rshift+0x68>

08110ca2 <__hexdig_fun>:
 8110ca2:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8110ca6:	2b09      	cmp	r3, #9
 8110ca8:	d802      	bhi.n	8110cb0 <__hexdig_fun+0xe>
 8110caa:	3820      	subs	r0, #32
 8110cac:	b2c0      	uxtb	r0, r0
 8110cae:	4770      	bx	lr
 8110cb0:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8110cb4:	2b05      	cmp	r3, #5
 8110cb6:	d801      	bhi.n	8110cbc <__hexdig_fun+0x1a>
 8110cb8:	3847      	subs	r0, #71	@ 0x47
 8110cba:	e7f7      	b.n	8110cac <__hexdig_fun+0xa>
 8110cbc:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8110cc0:	2b05      	cmp	r3, #5
 8110cc2:	d801      	bhi.n	8110cc8 <__hexdig_fun+0x26>
 8110cc4:	3827      	subs	r0, #39	@ 0x27
 8110cc6:	e7f1      	b.n	8110cac <__hexdig_fun+0xa>
 8110cc8:	2000      	movs	r0, #0
 8110cca:	4770      	bx	lr

08110ccc <__gethex>:
 8110ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8110cd0:	b085      	sub	sp, #20
 8110cd2:	468a      	mov	sl, r1
 8110cd4:	9302      	str	r3, [sp, #8]
 8110cd6:	680b      	ldr	r3, [r1, #0]
 8110cd8:	9001      	str	r0, [sp, #4]
 8110cda:	4690      	mov	r8, r2
 8110cdc:	1c9c      	adds	r4, r3, #2
 8110cde:	46a1      	mov	r9, r4
 8110ce0:	f814 0b01 	ldrb.w	r0, [r4], #1
 8110ce4:	2830      	cmp	r0, #48	@ 0x30
 8110ce6:	d0fa      	beq.n	8110cde <__gethex+0x12>
 8110ce8:	eba9 0303 	sub.w	r3, r9, r3
 8110cec:	f1a3 0b02 	sub.w	fp, r3, #2
 8110cf0:	f7ff ffd7 	bl	8110ca2 <__hexdig_fun>
 8110cf4:	4605      	mov	r5, r0
 8110cf6:	2800      	cmp	r0, #0
 8110cf8:	d168      	bne.n	8110dcc <__gethex+0x100>
 8110cfa:	49a0      	ldr	r1, [pc, #640]	@ (8110f7c <__gethex+0x2b0>)
 8110cfc:	2201      	movs	r2, #1
 8110cfe:	4648      	mov	r0, r9
 8110d00:	f7ff ff14 	bl	8110b2c <strncmp>
 8110d04:	4607      	mov	r7, r0
 8110d06:	2800      	cmp	r0, #0
 8110d08:	d167      	bne.n	8110dda <__gethex+0x10e>
 8110d0a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8110d0e:	4626      	mov	r6, r4
 8110d10:	f7ff ffc7 	bl	8110ca2 <__hexdig_fun>
 8110d14:	2800      	cmp	r0, #0
 8110d16:	d062      	beq.n	8110dde <__gethex+0x112>
 8110d18:	4623      	mov	r3, r4
 8110d1a:	7818      	ldrb	r0, [r3, #0]
 8110d1c:	2830      	cmp	r0, #48	@ 0x30
 8110d1e:	4699      	mov	r9, r3
 8110d20:	f103 0301 	add.w	r3, r3, #1
 8110d24:	d0f9      	beq.n	8110d1a <__gethex+0x4e>
 8110d26:	f7ff ffbc 	bl	8110ca2 <__hexdig_fun>
 8110d2a:	fab0 f580 	clz	r5, r0
 8110d2e:	096d      	lsrs	r5, r5, #5
 8110d30:	f04f 0b01 	mov.w	fp, #1
 8110d34:	464a      	mov	r2, r9
 8110d36:	4616      	mov	r6, r2
 8110d38:	3201      	adds	r2, #1
 8110d3a:	7830      	ldrb	r0, [r6, #0]
 8110d3c:	f7ff ffb1 	bl	8110ca2 <__hexdig_fun>
 8110d40:	2800      	cmp	r0, #0
 8110d42:	d1f8      	bne.n	8110d36 <__gethex+0x6a>
 8110d44:	498d      	ldr	r1, [pc, #564]	@ (8110f7c <__gethex+0x2b0>)
 8110d46:	2201      	movs	r2, #1
 8110d48:	4630      	mov	r0, r6
 8110d4a:	f7ff feef 	bl	8110b2c <strncmp>
 8110d4e:	2800      	cmp	r0, #0
 8110d50:	d13f      	bne.n	8110dd2 <__gethex+0x106>
 8110d52:	b944      	cbnz	r4, 8110d66 <__gethex+0x9a>
 8110d54:	1c74      	adds	r4, r6, #1
 8110d56:	4622      	mov	r2, r4
 8110d58:	4616      	mov	r6, r2
 8110d5a:	3201      	adds	r2, #1
 8110d5c:	7830      	ldrb	r0, [r6, #0]
 8110d5e:	f7ff ffa0 	bl	8110ca2 <__hexdig_fun>
 8110d62:	2800      	cmp	r0, #0
 8110d64:	d1f8      	bne.n	8110d58 <__gethex+0x8c>
 8110d66:	1ba4      	subs	r4, r4, r6
 8110d68:	00a7      	lsls	r7, r4, #2
 8110d6a:	7833      	ldrb	r3, [r6, #0]
 8110d6c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8110d70:	2b50      	cmp	r3, #80	@ 0x50
 8110d72:	d13e      	bne.n	8110df2 <__gethex+0x126>
 8110d74:	7873      	ldrb	r3, [r6, #1]
 8110d76:	2b2b      	cmp	r3, #43	@ 0x2b
 8110d78:	d033      	beq.n	8110de2 <__gethex+0x116>
 8110d7a:	2b2d      	cmp	r3, #45	@ 0x2d
 8110d7c:	d034      	beq.n	8110de8 <__gethex+0x11c>
 8110d7e:	1c71      	adds	r1, r6, #1
 8110d80:	2400      	movs	r4, #0
 8110d82:	7808      	ldrb	r0, [r1, #0]
 8110d84:	f7ff ff8d 	bl	8110ca2 <__hexdig_fun>
 8110d88:	1e43      	subs	r3, r0, #1
 8110d8a:	b2db      	uxtb	r3, r3
 8110d8c:	2b18      	cmp	r3, #24
 8110d8e:	d830      	bhi.n	8110df2 <__gethex+0x126>
 8110d90:	f1a0 0210 	sub.w	r2, r0, #16
 8110d94:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8110d98:	f7ff ff83 	bl	8110ca2 <__hexdig_fun>
 8110d9c:	f100 3cff 	add.w	ip, r0, #4294967295
 8110da0:	fa5f fc8c 	uxtb.w	ip, ip
 8110da4:	f1bc 0f18 	cmp.w	ip, #24
 8110da8:	f04f 030a 	mov.w	r3, #10
 8110dac:	d91e      	bls.n	8110dec <__gethex+0x120>
 8110dae:	b104      	cbz	r4, 8110db2 <__gethex+0xe6>
 8110db0:	4252      	negs	r2, r2
 8110db2:	4417      	add	r7, r2
 8110db4:	f8ca 1000 	str.w	r1, [sl]
 8110db8:	b1ed      	cbz	r5, 8110df6 <__gethex+0x12a>
 8110dba:	f1bb 0f00 	cmp.w	fp, #0
 8110dbe:	bf0c      	ite	eq
 8110dc0:	2506      	moveq	r5, #6
 8110dc2:	2500      	movne	r5, #0
 8110dc4:	4628      	mov	r0, r5
 8110dc6:	b005      	add	sp, #20
 8110dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8110dcc:	2500      	movs	r5, #0
 8110dce:	462c      	mov	r4, r5
 8110dd0:	e7b0      	b.n	8110d34 <__gethex+0x68>
 8110dd2:	2c00      	cmp	r4, #0
 8110dd4:	d1c7      	bne.n	8110d66 <__gethex+0x9a>
 8110dd6:	4627      	mov	r7, r4
 8110dd8:	e7c7      	b.n	8110d6a <__gethex+0x9e>
 8110dda:	464e      	mov	r6, r9
 8110ddc:	462f      	mov	r7, r5
 8110dde:	2501      	movs	r5, #1
 8110de0:	e7c3      	b.n	8110d6a <__gethex+0x9e>
 8110de2:	2400      	movs	r4, #0
 8110de4:	1cb1      	adds	r1, r6, #2
 8110de6:	e7cc      	b.n	8110d82 <__gethex+0xb6>
 8110de8:	2401      	movs	r4, #1
 8110dea:	e7fb      	b.n	8110de4 <__gethex+0x118>
 8110dec:	fb03 0002 	mla	r0, r3, r2, r0
 8110df0:	e7ce      	b.n	8110d90 <__gethex+0xc4>
 8110df2:	4631      	mov	r1, r6
 8110df4:	e7de      	b.n	8110db4 <__gethex+0xe8>
 8110df6:	eba6 0309 	sub.w	r3, r6, r9
 8110dfa:	3b01      	subs	r3, #1
 8110dfc:	4629      	mov	r1, r5
 8110dfe:	2b07      	cmp	r3, #7
 8110e00:	dc0a      	bgt.n	8110e18 <__gethex+0x14c>
 8110e02:	9801      	ldr	r0, [sp, #4]
 8110e04:	f7fd ff88 	bl	810ed18 <_Balloc>
 8110e08:	4604      	mov	r4, r0
 8110e0a:	b940      	cbnz	r0, 8110e1e <__gethex+0x152>
 8110e0c:	4b5c      	ldr	r3, [pc, #368]	@ (8110f80 <__gethex+0x2b4>)
 8110e0e:	4602      	mov	r2, r0
 8110e10:	21e4      	movs	r1, #228	@ 0xe4
 8110e12:	485c      	ldr	r0, [pc, #368]	@ (8110f84 <__gethex+0x2b8>)
 8110e14:	f7fd f814 	bl	810de40 <__assert_func>
 8110e18:	3101      	adds	r1, #1
 8110e1a:	105b      	asrs	r3, r3, #1
 8110e1c:	e7ef      	b.n	8110dfe <__gethex+0x132>
 8110e1e:	f100 0a14 	add.w	sl, r0, #20
 8110e22:	2300      	movs	r3, #0
 8110e24:	4655      	mov	r5, sl
 8110e26:	469b      	mov	fp, r3
 8110e28:	45b1      	cmp	r9, r6
 8110e2a:	d337      	bcc.n	8110e9c <__gethex+0x1d0>
 8110e2c:	f845 bb04 	str.w	fp, [r5], #4
 8110e30:	eba5 050a 	sub.w	r5, r5, sl
 8110e34:	10ad      	asrs	r5, r5, #2
 8110e36:	6125      	str	r5, [r4, #16]
 8110e38:	4658      	mov	r0, fp
 8110e3a:	f7fe f85f 	bl	810eefc <__hi0bits>
 8110e3e:	016d      	lsls	r5, r5, #5
 8110e40:	f8d8 6000 	ldr.w	r6, [r8]
 8110e44:	1a2d      	subs	r5, r5, r0
 8110e46:	42b5      	cmp	r5, r6
 8110e48:	dd54      	ble.n	8110ef4 <__gethex+0x228>
 8110e4a:	1bad      	subs	r5, r5, r6
 8110e4c:	4629      	mov	r1, r5
 8110e4e:	4620      	mov	r0, r4
 8110e50:	f7fe fbf3 	bl	810f63a <__any_on>
 8110e54:	4681      	mov	r9, r0
 8110e56:	b178      	cbz	r0, 8110e78 <__gethex+0x1ac>
 8110e58:	1e6b      	subs	r3, r5, #1
 8110e5a:	1159      	asrs	r1, r3, #5
 8110e5c:	f003 021f 	and.w	r2, r3, #31
 8110e60:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8110e64:	f04f 0901 	mov.w	r9, #1
 8110e68:	fa09 f202 	lsl.w	r2, r9, r2
 8110e6c:	420a      	tst	r2, r1
 8110e6e:	d003      	beq.n	8110e78 <__gethex+0x1ac>
 8110e70:	454b      	cmp	r3, r9
 8110e72:	dc36      	bgt.n	8110ee2 <__gethex+0x216>
 8110e74:	f04f 0902 	mov.w	r9, #2
 8110e78:	4629      	mov	r1, r5
 8110e7a:	4620      	mov	r0, r4
 8110e7c:	f7ff febf 	bl	8110bfe <rshift>
 8110e80:	442f      	add	r7, r5
 8110e82:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8110e86:	42bb      	cmp	r3, r7
 8110e88:	da42      	bge.n	8110f10 <__gethex+0x244>
 8110e8a:	9801      	ldr	r0, [sp, #4]
 8110e8c:	4621      	mov	r1, r4
 8110e8e:	f7fd ff83 	bl	810ed98 <_Bfree>
 8110e92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8110e94:	2300      	movs	r3, #0
 8110e96:	6013      	str	r3, [r2, #0]
 8110e98:	25a3      	movs	r5, #163	@ 0xa3
 8110e9a:	e793      	b.n	8110dc4 <__gethex+0xf8>
 8110e9c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8110ea0:	2a2e      	cmp	r2, #46	@ 0x2e
 8110ea2:	d012      	beq.n	8110eca <__gethex+0x1fe>
 8110ea4:	2b20      	cmp	r3, #32
 8110ea6:	d104      	bne.n	8110eb2 <__gethex+0x1e6>
 8110ea8:	f845 bb04 	str.w	fp, [r5], #4
 8110eac:	f04f 0b00 	mov.w	fp, #0
 8110eb0:	465b      	mov	r3, fp
 8110eb2:	7830      	ldrb	r0, [r6, #0]
 8110eb4:	9303      	str	r3, [sp, #12]
 8110eb6:	f7ff fef4 	bl	8110ca2 <__hexdig_fun>
 8110eba:	9b03      	ldr	r3, [sp, #12]
 8110ebc:	f000 000f 	and.w	r0, r0, #15
 8110ec0:	4098      	lsls	r0, r3
 8110ec2:	ea4b 0b00 	orr.w	fp, fp, r0
 8110ec6:	3304      	adds	r3, #4
 8110ec8:	e7ae      	b.n	8110e28 <__gethex+0x15c>
 8110eca:	45b1      	cmp	r9, r6
 8110ecc:	d8ea      	bhi.n	8110ea4 <__gethex+0x1d8>
 8110ece:	492b      	ldr	r1, [pc, #172]	@ (8110f7c <__gethex+0x2b0>)
 8110ed0:	9303      	str	r3, [sp, #12]
 8110ed2:	2201      	movs	r2, #1
 8110ed4:	4630      	mov	r0, r6
 8110ed6:	f7ff fe29 	bl	8110b2c <strncmp>
 8110eda:	9b03      	ldr	r3, [sp, #12]
 8110edc:	2800      	cmp	r0, #0
 8110ede:	d1e1      	bne.n	8110ea4 <__gethex+0x1d8>
 8110ee0:	e7a2      	b.n	8110e28 <__gethex+0x15c>
 8110ee2:	1ea9      	subs	r1, r5, #2
 8110ee4:	4620      	mov	r0, r4
 8110ee6:	f7fe fba8 	bl	810f63a <__any_on>
 8110eea:	2800      	cmp	r0, #0
 8110eec:	d0c2      	beq.n	8110e74 <__gethex+0x1a8>
 8110eee:	f04f 0903 	mov.w	r9, #3
 8110ef2:	e7c1      	b.n	8110e78 <__gethex+0x1ac>
 8110ef4:	da09      	bge.n	8110f0a <__gethex+0x23e>
 8110ef6:	1b75      	subs	r5, r6, r5
 8110ef8:	4621      	mov	r1, r4
 8110efa:	9801      	ldr	r0, [sp, #4]
 8110efc:	462a      	mov	r2, r5
 8110efe:	f7fe f963 	bl	810f1c8 <__lshift>
 8110f02:	1b7f      	subs	r7, r7, r5
 8110f04:	4604      	mov	r4, r0
 8110f06:	f100 0a14 	add.w	sl, r0, #20
 8110f0a:	f04f 0900 	mov.w	r9, #0
 8110f0e:	e7b8      	b.n	8110e82 <__gethex+0x1b6>
 8110f10:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8110f14:	42bd      	cmp	r5, r7
 8110f16:	dd6f      	ble.n	8110ff8 <__gethex+0x32c>
 8110f18:	1bed      	subs	r5, r5, r7
 8110f1a:	42ae      	cmp	r6, r5
 8110f1c:	dc34      	bgt.n	8110f88 <__gethex+0x2bc>
 8110f1e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8110f22:	2b02      	cmp	r3, #2
 8110f24:	d022      	beq.n	8110f6c <__gethex+0x2a0>
 8110f26:	2b03      	cmp	r3, #3
 8110f28:	d024      	beq.n	8110f74 <__gethex+0x2a8>
 8110f2a:	2b01      	cmp	r3, #1
 8110f2c:	d115      	bne.n	8110f5a <__gethex+0x28e>
 8110f2e:	42ae      	cmp	r6, r5
 8110f30:	d113      	bne.n	8110f5a <__gethex+0x28e>
 8110f32:	2e01      	cmp	r6, #1
 8110f34:	d10b      	bne.n	8110f4e <__gethex+0x282>
 8110f36:	9a02      	ldr	r2, [sp, #8]
 8110f38:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8110f3c:	6013      	str	r3, [r2, #0]
 8110f3e:	2301      	movs	r3, #1
 8110f40:	6123      	str	r3, [r4, #16]
 8110f42:	f8ca 3000 	str.w	r3, [sl]
 8110f46:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8110f48:	2562      	movs	r5, #98	@ 0x62
 8110f4a:	601c      	str	r4, [r3, #0]
 8110f4c:	e73a      	b.n	8110dc4 <__gethex+0xf8>
 8110f4e:	1e71      	subs	r1, r6, #1
 8110f50:	4620      	mov	r0, r4
 8110f52:	f7fe fb72 	bl	810f63a <__any_on>
 8110f56:	2800      	cmp	r0, #0
 8110f58:	d1ed      	bne.n	8110f36 <__gethex+0x26a>
 8110f5a:	9801      	ldr	r0, [sp, #4]
 8110f5c:	4621      	mov	r1, r4
 8110f5e:	f7fd ff1b 	bl	810ed98 <_Bfree>
 8110f62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8110f64:	2300      	movs	r3, #0
 8110f66:	6013      	str	r3, [r2, #0]
 8110f68:	2550      	movs	r5, #80	@ 0x50
 8110f6a:	e72b      	b.n	8110dc4 <__gethex+0xf8>
 8110f6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8110f6e:	2b00      	cmp	r3, #0
 8110f70:	d1f3      	bne.n	8110f5a <__gethex+0x28e>
 8110f72:	e7e0      	b.n	8110f36 <__gethex+0x26a>
 8110f74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8110f76:	2b00      	cmp	r3, #0
 8110f78:	d1dd      	bne.n	8110f36 <__gethex+0x26a>
 8110f7a:	e7ee      	b.n	8110f5a <__gethex+0x28e>
 8110f7c:	081116d0 	.word	0x081116d0
 8110f80:	08111569 	.word	0x08111569
 8110f84:	08111842 	.word	0x08111842
 8110f88:	1e6f      	subs	r7, r5, #1
 8110f8a:	f1b9 0f00 	cmp.w	r9, #0
 8110f8e:	d130      	bne.n	8110ff2 <__gethex+0x326>
 8110f90:	b127      	cbz	r7, 8110f9c <__gethex+0x2d0>
 8110f92:	4639      	mov	r1, r7
 8110f94:	4620      	mov	r0, r4
 8110f96:	f7fe fb50 	bl	810f63a <__any_on>
 8110f9a:	4681      	mov	r9, r0
 8110f9c:	117a      	asrs	r2, r7, #5
 8110f9e:	2301      	movs	r3, #1
 8110fa0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8110fa4:	f007 071f 	and.w	r7, r7, #31
 8110fa8:	40bb      	lsls	r3, r7
 8110faa:	4213      	tst	r3, r2
 8110fac:	4629      	mov	r1, r5
 8110fae:	4620      	mov	r0, r4
 8110fb0:	bf18      	it	ne
 8110fb2:	f049 0902 	orrne.w	r9, r9, #2
 8110fb6:	f7ff fe22 	bl	8110bfe <rshift>
 8110fba:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8110fbe:	1b76      	subs	r6, r6, r5
 8110fc0:	2502      	movs	r5, #2
 8110fc2:	f1b9 0f00 	cmp.w	r9, #0
 8110fc6:	d047      	beq.n	8111058 <__gethex+0x38c>
 8110fc8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8110fcc:	2b02      	cmp	r3, #2
 8110fce:	d015      	beq.n	8110ffc <__gethex+0x330>
 8110fd0:	2b03      	cmp	r3, #3
 8110fd2:	d017      	beq.n	8111004 <__gethex+0x338>
 8110fd4:	2b01      	cmp	r3, #1
 8110fd6:	d109      	bne.n	8110fec <__gethex+0x320>
 8110fd8:	f019 0f02 	tst.w	r9, #2
 8110fdc:	d006      	beq.n	8110fec <__gethex+0x320>
 8110fde:	f8da 3000 	ldr.w	r3, [sl]
 8110fe2:	ea49 0903 	orr.w	r9, r9, r3
 8110fe6:	f019 0f01 	tst.w	r9, #1
 8110fea:	d10e      	bne.n	811100a <__gethex+0x33e>
 8110fec:	f045 0510 	orr.w	r5, r5, #16
 8110ff0:	e032      	b.n	8111058 <__gethex+0x38c>
 8110ff2:	f04f 0901 	mov.w	r9, #1
 8110ff6:	e7d1      	b.n	8110f9c <__gethex+0x2d0>
 8110ff8:	2501      	movs	r5, #1
 8110ffa:	e7e2      	b.n	8110fc2 <__gethex+0x2f6>
 8110ffc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8110ffe:	f1c3 0301 	rsb	r3, r3, #1
 8111002:	930f      	str	r3, [sp, #60]	@ 0x3c
 8111004:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8111006:	2b00      	cmp	r3, #0
 8111008:	d0f0      	beq.n	8110fec <__gethex+0x320>
 811100a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 811100e:	f104 0314 	add.w	r3, r4, #20
 8111012:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8111016:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 811101a:	f04f 0c00 	mov.w	ip, #0
 811101e:	4618      	mov	r0, r3
 8111020:	f853 2b04 	ldr.w	r2, [r3], #4
 8111024:	f1b2 3fff 	cmp.w	r2, #4294967295
 8111028:	d01b      	beq.n	8111062 <__gethex+0x396>
 811102a:	3201      	adds	r2, #1
 811102c:	6002      	str	r2, [r0, #0]
 811102e:	2d02      	cmp	r5, #2
 8111030:	f104 0314 	add.w	r3, r4, #20
 8111034:	d13c      	bne.n	81110b0 <__gethex+0x3e4>
 8111036:	f8d8 2000 	ldr.w	r2, [r8]
 811103a:	3a01      	subs	r2, #1
 811103c:	42b2      	cmp	r2, r6
 811103e:	d109      	bne.n	8111054 <__gethex+0x388>
 8111040:	1171      	asrs	r1, r6, #5
 8111042:	2201      	movs	r2, #1
 8111044:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8111048:	f006 061f 	and.w	r6, r6, #31
 811104c:	fa02 f606 	lsl.w	r6, r2, r6
 8111050:	421e      	tst	r6, r3
 8111052:	d13a      	bne.n	81110ca <__gethex+0x3fe>
 8111054:	f045 0520 	orr.w	r5, r5, #32
 8111058:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 811105a:	601c      	str	r4, [r3, #0]
 811105c:	9b02      	ldr	r3, [sp, #8]
 811105e:	601f      	str	r7, [r3, #0]
 8111060:	e6b0      	b.n	8110dc4 <__gethex+0xf8>
 8111062:	4299      	cmp	r1, r3
 8111064:	f843 cc04 	str.w	ip, [r3, #-4]
 8111068:	d8d9      	bhi.n	811101e <__gethex+0x352>
 811106a:	68a3      	ldr	r3, [r4, #8]
 811106c:	459b      	cmp	fp, r3
 811106e:	db17      	blt.n	81110a0 <__gethex+0x3d4>
 8111070:	6861      	ldr	r1, [r4, #4]
 8111072:	9801      	ldr	r0, [sp, #4]
 8111074:	3101      	adds	r1, #1
 8111076:	f7fd fe4f 	bl	810ed18 <_Balloc>
 811107a:	4681      	mov	r9, r0
 811107c:	b918      	cbnz	r0, 8111086 <__gethex+0x3ba>
 811107e:	4b1a      	ldr	r3, [pc, #104]	@ (81110e8 <__gethex+0x41c>)
 8111080:	4602      	mov	r2, r0
 8111082:	2184      	movs	r1, #132	@ 0x84
 8111084:	e6c5      	b.n	8110e12 <__gethex+0x146>
 8111086:	6922      	ldr	r2, [r4, #16]
 8111088:	3202      	adds	r2, #2
 811108a:	f104 010c 	add.w	r1, r4, #12
 811108e:	0092      	lsls	r2, r2, #2
 8111090:	300c      	adds	r0, #12
 8111092:	f7fc fec0 	bl	810de16 <memcpy>
 8111096:	4621      	mov	r1, r4
 8111098:	9801      	ldr	r0, [sp, #4]
 811109a:	f7fd fe7d 	bl	810ed98 <_Bfree>
 811109e:	464c      	mov	r4, r9
 81110a0:	6923      	ldr	r3, [r4, #16]
 81110a2:	1c5a      	adds	r2, r3, #1
 81110a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 81110a8:	6122      	str	r2, [r4, #16]
 81110aa:	2201      	movs	r2, #1
 81110ac:	615a      	str	r2, [r3, #20]
 81110ae:	e7be      	b.n	811102e <__gethex+0x362>
 81110b0:	6922      	ldr	r2, [r4, #16]
 81110b2:	455a      	cmp	r2, fp
 81110b4:	dd0b      	ble.n	81110ce <__gethex+0x402>
 81110b6:	2101      	movs	r1, #1
 81110b8:	4620      	mov	r0, r4
 81110ba:	f7ff fda0 	bl	8110bfe <rshift>
 81110be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 81110c2:	3701      	adds	r7, #1
 81110c4:	42bb      	cmp	r3, r7
 81110c6:	f6ff aee0 	blt.w	8110e8a <__gethex+0x1be>
 81110ca:	2501      	movs	r5, #1
 81110cc:	e7c2      	b.n	8111054 <__gethex+0x388>
 81110ce:	f016 061f 	ands.w	r6, r6, #31
 81110d2:	d0fa      	beq.n	81110ca <__gethex+0x3fe>
 81110d4:	4453      	add	r3, sl
 81110d6:	f1c6 0620 	rsb	r6, r6, #32
 81110da:	f853 0c04 	ldr.w	r0, [r3, #-4]
 81110de:	f7fd ff0d 	bl	810eefc <__hi0bits>
 81110e2:	42b0      	cmp	r0, r6
 81110e4:	dbe7      	blt.n	81110b6 <__gethex+0x3ea>
 81110e6:	e7f0      	b.n	81110ca <__gethex+0x3fe>
 81110e8:	08111569 	.word	0x08111569

081110ec <L_shift>:
 81110ec:	f1c2 0208 	rsb	r2, r2, #8
 81110f0:	0092      	lsls	r2, r2, #2
 81110f2:	b570      	push	{r4, r5, r6, lr}
 81110f4:	f1c2 0620 	rsb	r6, r2, #32
 81110f8:	6843      	ldr	r3, [r0, #4]
 81110fa:	6804      	ldr	r4, [r0, #0]
 81110fc:	fa03 f506 	lsl.w	r5, r3, r6
 8111100:	432c      	orrs	r4, r5
 8111102:	40d3      	lsrs	r3, r2
 8111104:	6004      	str	r4, [r0, #0]
 8111106:	f840 3f04 	str.w	r3, [r0, #4]!
 811110a:	4288      	cmp	r0, r1
 811110c:	d3f4      	bcc.n	81110f8 <L_shift+0xc>
 811110e:	bd70      	pop	{r4, r5, r6, pc}

08111110 <__match>:
 8111110:	b530      	push	{r4, r5, lr}
 8111112:	6803      	ldr	r3, [r0, #0]
 8111114:	3301      	adds	r3, #1
 8111116:	f811 4b01 	ldrb.w	r4, [r1], #1
 811111a:	b914      	cbnz	r4, 8111122 <__match+0x12>
 811111c:	6003      	str	r3, [r0, #0]
 811111e:	2001      	movs	r0, #1
 8111120:	bd30      	pop	{r4, r5, pc}
 8111122:	f813 2b01 	ldrb.w	r2, [r3], #1
 8111126:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 811112a:	2d19      	cmp	r5, #25
 811112c:	bf98      	it	ls
 811112e:	3220      	addls	r2, #32
 8111130:	42a2      	cmp	r2, r4
 8111132:	d0f0      	beq.n	8111116 <__match+0x6>
 8111134:	2000      	movs	r0, #0
 8111136:	e7f3      	b.n	8111120 <__match+0x10>

08111138 <__hexnan>:
 8111138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 811113c:	680b      	ldr	r3, [r1, #0]
 811113e:	6801      	ldr	r1, [r0, #0]
 8111140:	115e      	asrs	r6, r3, #5
 8111142:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8111146:	f013 031f 	ands.w	r3, r3, #31
 811114a:	b087      	sub	sp, #28
 811114c:	bf18      	it	ne
 811114e:	3604      	addne	r6, #4
 8111150:	2500      	movs	r5, #0
 8111152:	1f37      	subs	r7, r6, #4
 8111154:	4682      	mov	sl, r0
 8111156:	4690      	mov	r8, r2
 8111158:	9301      	str	r3, [sp, #4]
 811115a:	f846 5c04 	str.w	r5, [r6, #-4]
 811115e:	46b9      	mov	r9, r7
 8111160:	463c      	mov	r4, r7
 8111162:	9502      	str	r5, [sp, #8]
 8111164:	46ab      	mov	fp, r5
 8111166:	784a      	ldrb	r2, [r1, #1]
 8111168:	1c4b      	adds	r3, r1, #1
 811116a:	9303      	str	r3, [sp, #12]
 811116c:	b342      	cbz	r2, 81111c0 <__hexnan+0x88>
 811116e:	4610      	mov	r0, r2
 8111170:	9105      	str	r1, [sp, #20]
 8111172:	9204      	str	r2, [sp, #16]
 8111174:	f7ff fd95 	bl	8110ca2 <__hexdig_fun>
 8111178:	2800      	cmp	r0, #0
 811117a:	d151      	bne.n	8111220 <__hexnan+0xe8>
 811117c:	9a04      	ldr	r2, [sp, #16]
 811117e:	9905      	ldr	r1, [sp, #20]
 8111180:	2a20      	cmp	r2, #32
 8111182:	d818      	bhi.n	81111b6 <__hexnan+0x7e>
 8111184:	9b02      	ldr	r3, [sp, #8]
 8111186:	459b      	cmp	fp, r3
 8111188:	dd13      	ble.n	81111b2 <__hexnan+0x7a>
 811118a:	454c      	cmp	r4, r9
 811118c:	d206      	bcs.n	811119c <__hexnan+0x64>
 811118e:	2d07      	cmp	r5, #7
 8111190:	dc04      	bgt.n	811119c <__hexnan+0x64>
 8111192:	462a      	mov	r2, r5
 8111194:	4649      	mov	r1, r9
 8111196:	4620      	mov	r0, r4
 8111198:	f7ff ffa8 	bl	81110ec <L_shift>
 811119c:	4544      	cmp	r4, r8
 811119e:	d952      	bls.n	8111246 <__hexnan+0x10e>
 81111a0:	2300      	movs	r3, #0
 81111a2:	f1a4 0904 	sub.w	r9, r4, #4
 81111a6:	f844 3c04 	str.w	r3, [r4, #-4]
 81111aa:	f8cd b008 	str.w	fp, [sp, #8]
 81111ae:	464c      	mov	r4, r9
 81111b0:	461d      	mov	r5, r3
 81111b2:	9903      	ldr	r1, [sp, #12]
 81111b4:	e7d7      	b.n	8111166 <__hexnan+0x2e>
 81111b6:	2a29      	cmp	r2, #41	@ 0x29
 81111b8:	d157      	bne.n	811126a <__hexnan+0x132>
 81111ba:	3102      	adds	r1, #2
 81111bc:	f8ca 1000 	str.w	r1, [sl]
 81111c0:	f1bb 0f00 	cmp.w	fp, #0
 81111c4:	d051      	beq.n	811126a <__hexnan+0x132>
 81111c6:	454c      	cmp	r4, r9
 81111c8:	d206      	bcs.n	81111d8 <__hexnan+0xa0>
 81111ca:	2d07      	cmp	r5, #7
 81111cc:	dc04      	bgt.n	81111d8 <__hexnan+0xa0>
 81111ce:	462a      	mov	r2, r5
 81111d0:	4649      	mov	r1, r9
 81111d2:	4620      	mov	r0, r4
 81111d4:	f7ff ff8a 	bl	81110ec <L_shift>
 81111d8:	4544      	cmp	r4, r8
 81111da:	d936      	bls.n	811124a <__hexnan+0x112>
 81111dc:	f1a8 0204 	sub.w	r2, r8, #4
 81111e0:	4623      	mov	r3, r4
 81111e2:	f853 1b04 	ldr.w	r1, [r3], #4
 81111e6:	f842 1f04 	str.w	r1, [r2, #4]!
 81111ea:	429f      	cmp	r7, r3
 81111ec:	d2f9      	bcs.n	81111e2 <__hexnan+0xaa>
 81111ee:	1b3b      	subs	r3, r7, r4
 81111f0:	f023 0303 	bic.w	r3, r3, #3
 81111f4:	3304      	adds	r3, #4
 81111f6:	3401      	adds	r4, #1
 81111f8:	3e03      	subs	r6, #3
 81111fa:	42b4      	cmp	r4, r6
 81111fc:	bf88      	it	hi
 81111fe:	2304      	movhi	r3, #4
 8111200:	4443      	add	r3, r8
 8111202:	2200      	movs	r2, #0
 8111204:	f843 2b04 	str.w	r2, [r3], #4
 8111208:	429f      	cmp	r7, r3
 811120a:	d2fb      	bcs.n	8111204 <__hexnan+0xcc>
 811120c:	683b      	ldr	r3, [r7, #0]
 811120e:	b91b      	cbnz	r3, 8111218 <__hexnan+0xe0>
 8111210:	4547      	cmp	r7, r8
 8111212:	d128      	bne.n	8111266 <__hexnan+0x12e>
 8111214:	2301      	movs	r3, #1
 8111216:	603b      	str	r3, [r7, #0]
 8111218:	2005      	movs	r0, #5
 811121a:	b007      	add	sp, #28
 811121c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8111220:	3501      	adds	r5, #1
 8111222:	2d08      	cmp	r5, #8
 8111224:	f10b 0b01 	add.w	fp, fp, #1
 8111228:	dd06      	ble.n	8111238 <__hexnan+0x100>
 811122a:	4544      	cmp	r4, r8
 811122c:	d9c1      	bls.n	81111b2 <__hexnan+0x7a>
 811122e:	2300      	movs	r3, #0
 8111230:	f844 3c04 	str.w	r3, [r4, #-4]
 8111234:	2501      	movs	r5, #1
 8111236:	3c04      	subs	r4, #4
 8111238:	6822      	ldr	r2, [r4, #0]
 811123a:	f000 000f 	and.w	r0, r0, #15
 811123e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8111242:	6020      	str	r0, [r4, #0]
 8111244:	e7b5      	b.n	81111b2 <__hexnan+0x7a>
 8111246:	2508      	movs	r5, #8
 8111248:	e7b3      	b.n	81111b2 <__hexnan+0x7a>
 811124a:	9b01      	ldr	r3, [sp, #4]
 811124c:	2b00      	cmp	r3, #0
 811124e:	d0dd      	beq.n	811120c <__hexnan+0xd4>
 8111250:	f1c3 0320 	rsb	r3, r3, #32
 8111254:	f04f 32ff 	mov.w	r2, #4294967295
 8111258:	40da      	lsrs	r2, r3
 811125a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 811125e:	4013      	ands	r3, r2
 8111260:	f846 3c04 	str.w	r3, [r6, #-4]
 8111264:	e7d2      	b.n	811120c <__hexnan+0xd4>
 8111266:	3f04      	subs	r7, #4
 8111268:	e7d0      	b.n	811120c <__hexnan+0xd4>
 811126a:	2004      	movs	r0, #4
 811126c:	e7d5      	b.n	811121a <__hexnan+0xe2>

0811126e <__ascii_mbtowc>:
 811126e:	b082      	sub	sp, #8
 8111270:	b901      	cbnz	r1, 8111274 <__ascii_mbtowc+0x6>
 8111272:	a901      	add	r1, sp, #4
 8111274:	b142      	cbz	r2, 8111288 <__ascii_mbtowc+0x1a>
 8111276:	b14b      	cbz	r3, 811128c <__ascii_mbtowc+0x1e>
 8111278:	7813      	ldrb	r3, [r2, #0]
 811127a:	600b      	str	r3, [r1, #0]
 811127c:	7812      	ldrb	r2, [r2, #0]
 811127e:	1e10      	subs	r0, r2, #0
 8111280:	bf18      	it	ne
 8111282:	2001      	movne	r0, #1
 8111284:	b002      	add	sp, #8
 8111286:	4770      	bx	lr
 8111288:	4610      	mov	r0, r2
 811128a:	e7fb      	b.n	8111284 <__ascii_mbtowc+0x16>
 811128c:	f06f 0001 	mvn.w	r0, #1
 8111290:	e7f8      	b.n	8111284 <__ascii_mbtowc+0x16>

08111292 <_realloc_r>:
 8111292:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8111296:	4680      	mov	r8, r0
 8111298:	4615      	mov	r5, r2
 811129a:	460c      	mov	r4, r1
 811129c:	b921      	cbnz	r1, 81112a8 <_realloc_r+0x16>
 811129e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 81112a2:	4611      	mov	r1, r2
 81112a4:	f7fd bcac 	b.w	810ec00 <_malloc_r>
 81112a8:	b92a      	cbnz	r2, 81112b6 <_realloc_r+0x24>
 81112aa:	f7fd fc35 	bl	810eb18 <_free_r>
 81112ae:	2400      	movs	r4, #0
 81112b0:	4620      	mov	r0, r4
 81112b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 81112b6:	f000 f86b 	bl	8111390 <_malloc_usable_size_r>
 81112ba:	4285      	cmp	r5, r0
 81112bc:	4606      	mov	r6, r0
 81112be:	d802      	bhi.n	81112c6 <_realloc_r+0x34>
 81112c0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 81112c4:	d8f4      	bhi.n	81112b0 <_realloc_r+0x1e>
 81112c6:	4629      	mov	r1, r5
 81112c8:	4640      	mov	r0, r8
 81112ca:	f7fd fc99 	bl	810ec00 <_malloc_r>
 81112ce:	4607      	mov	r7, r0
 81112d0:	2800      	cmp	r0, #0
 81112d2:	d0ec      	beq.n	81112ae <_realloc_r+0x1c>
 81112d4:	42b5      	cmp	r5, r6
 81112d6:	462a      	mov	r2, r5
 81112d8:	4621      	mov	r1, r4
 81112da:	bf28      	it	cs
 81112dc:	4632      	movcs	r2, r6
 81112de:	f7fc fd9a 	bl	810de16 <memcpy>
 81112e2:	4621      	mov	r1, r4
 81112e4:	4640      	mov	r0, r8
 81112e6:	f7fd fc17 	bl	810eb18 <_free_r>
 81112ea:	463c      	mov	r4, r7
 81112ec:	e7e0      	b.n	81112b0 <_realloc_r+0x1e>

081112ee <__ascii_wctomb>:
 81112ee:	4603      	mov	r3, r0
 81112f0:	4608      	mov	r0, r1
 81112f2:	b141      	cbz	r1, 8111306 <__ascii_wctomb+0x18>
 81112f4:	2aff      	cmp	r2, #255	@ 0xff
 81112f6:	d904      	bls.n	8111302 <__ascii_wctomb+0x14>
 81112f8:	228a      	movs	r2, #138	@ 0x8a
 81112fa:	601a      	str	r2, [r3, #0]
 81112fc:	f04f 30ff 	mov.w	r0, #4294967295
 8111300:	4770      	bx	lr
 8111302:	700a      	strb	r2, [r1, #0]
 8111304:	2001      	movs	r0, #1
 8111306:	4770      	bx	lr

08111308 <_raise_r>:
 8111308:	291f      	cmp	r1, #31
 811130a:	b538      	push	{r3, r4, r5, lr}
 811130c:	4605      	mov	r5, r0
 811130e:	460c      	mov	r4, r1
 8111310:	d904      	bls.n	811131c <_raise_r+0x14>
 8111312:	2316      	movs	r3, #22
 8111314:	6003      	str	r3, [r0, #0]
 8111316:	f04f 30ff 	mov.w	r0, #4294967295
 811131a:	bd38      	pop	{r3, r4, r5, pc}
 811131c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 811131e:	b112      	cbz	r2, 8111326 <_raise_r+0x1e>
 8111320:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8111324:	b94b      	cbnz	r3, 811133a <_raise_r+0x32>
 8111326:	4628      	mov	r0, r5
 8111328:	f000 f830 	bl	811138c <_getpid_r>
 811132c:	4622      	mov	r2, r4
 811132e:	4601      	mov	r1, r0
 8111330:	4628      	mov	r0, r5
 8111332:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8111336:	f000 b817 	b.w	8111368 <_kill_r>
 811133a:	2b01      	cmp	r3, #1
 811133c:	d00a      	beq.n	8111354 <_raise_r+0x4c>
 811133e:	1c59      	adds	r1, r3, #1
 8111340:	d103      	bne.n	811134a <_raise_r+0x42>
 8111342:	2316      	movs	r3, #22
 8111344:	6003      	str	r3, [r0, #0]
 8111346:	2001      	movs	r0, #1
 8111348:	e7e7      	b.n	811131a <_raise_r+0x12>
 811134a:	2100      	movs	r1, #0
 811134c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8111350:	4620      	mov	r0, r4
 8111352:	4798      	blx	r3
 8111354:	2000      	movs	r0, #0
 8111356:	e7e0      	b.n	811131a <_raise_r+0x12>

08111358 <raise>:
 8111358:	4b02      	ldr	r3, [pc, #8]	@ (8111364 <raise+0xc>)
 811135a:	4601      	mov	r1, r0
 811135c:	6818      	ldr	r0, [r3, #0]
 811135e:	f7ff bfd3 	b.w	8111308 <_raise_r>
 8111362:	bf00      	nop
 8111364:	100000b0 	.word	0x100000b0

08111368 <_kill_r>:
 8111368:	b538      	push	{r3, r4, r5, lr}
 811136a:	4d07      	ldr	r5, [pc, #28]	@ (8111388 <_kill_r+0x20>)
 811136c:	2300      	movs	r3, #0
 811136e:	4604      	mov	r4, r0
 8111370:	4608      	mov	r0, r1
 8111372:	4611      	mov	r1, r2
 8111374:	602b      	str	r3, [r5, #0]
 8111376:	f7f2 fbc7 	bl	8103b08 <_kill>
 811137a:	1c43      	adds	r3, r0, #1
 811137c:	d102      	bne.n	8111384 <_kill_r+0x1c>
 811137e:	682b      	ldr	r3, [r5, #0]
 8111380:	b103      	cbz	r3, 8111384 <_kill_r+0x1c>
 8111382:	6023      	str	r3, [r4, #0]
 8111384:	bd38      	pop	{r3, r4, r5, pc}
 8111386:	bf00      	nop
 8111388:	10000a2c 	.word	0x10000a2c

0811138c <_getpid_r>:
 811138c:	f7f2 bbb4 	b.w	8103af8 <_getpid>

08111390 <_malloc_usable_size_r>:
 8111390:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8111394:	1f18      	subs	r0, r3, #4
 8111396:	2b00      	cmp	r3, #0
 8111398:	bfbc      	itt	lt
 811139a:	580b      	ldrlt	r3, [r1, r0]
 811139c:	18c0      	addlt	r0, r0, r3
 811139e:	4770      	bx	lr

081113a0 <_init>:
 81113a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81113a2:	bf00      	nop
 81113a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 81113a6:	bc08      	pop	{r3}
 81113a8:	469e      	mov	lr, r3
 81113aa:	4770      	bx	lr

081113ac <_fini>:
 81113ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81113ae:	bf00      	nop
 81113b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 81113b2:	bc08      	pop	{r3}
 81113b4:	469e      	mov	lr, r3
 81113b6:	4770      	bx	lr
