#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed May 29 02:09:17 2019
# Process ID: 39758
# Current directory: /home/wenshuran/hdcourse/zynqnet-master
# Command line: vivado
# Log file: /home/wenshuran/hdcourse/zynqnet-master/vivado.log
# Journal file: /home/wenshuran/hdcourse/zynqnet-master/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/wenshuran/hdcourse/test_zynqnet/zynqnet_vivado/zynqnet_vivado.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx1/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'fpga_top_ap_fadd_3_full_dsp_32' is locked:
* Current project part 'xc7z020clg484-1' and the part 'xc7z010iclg225-1L' used to customize the IP 'fpga_top_ap_fadd_3_full_dsp_32' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'fpga_top_ap_fmul_2_max_dsp_32' is locked:
* Current project part 'xc7z020clg484-1' and the part 'xc7z010iclg225-1L' used to customize the IP 'fpga_top_ap_fmul_2_max_dsp_32' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'fpga_top_ap_fcmp_0_no_dsp_32' is locked:
* Current project part 'xc7z020clg484-1' and the part 'xc7z010iclg225-1L' used to customize the IP 'fpga_top_ap_fcmp_0_no_dsp_32' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_bd_design {/home/wenshuran/hdcourse/test_zynqnet/zynqnet_vivado/zynqnet_vivado.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:hls:fpga_top:1.0 - fpga_top_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <design_1> from BD file </home/wenshuran/hdcourse/test_zynqnet/zynqnet_vivado/zynqnet_vivado.srcs/sources_1/bd/design_1/design_1.bd>
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI]
connect_bd_intf_net [get_bd_intf_pins fpga_top_0/s_axi_axilite] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M00_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells processing_system7_0_axi_periph]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins fpga_top_0/s_axi_axilite] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M00_AXI]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI]'
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
endgroup
save_bd_design
Wrote  : </home/wenshuran/hdcourse/test_zynqnet/zynqnet_vivado/zynqnet_vivado.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 3
[Wed May 29 02:14:23 2019] Launched synth_1...
Run output will be captured here: /home/wenshuran/hdcourse/test_zynqnet/zynqnet_vivado/zynqnet_vivado.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
[Wed May 29 02:14:59 2019] Launched impl_1...
Run output will be captured here: /home/wenshuran/hdcourse/test_zynqnet/zynqnet_vivado/zynqnet_vivado.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Wed May 29 02:17:47 2019] Launched impl_1...
Run output will be captured here: /home/wenshuran/hdcourse/test_zynqnet/zynqnet_vivado/zynqnet_vivado.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 29 19:01:55 2019...
