<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Jun 26 21:57:09 2019" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="virtexuplus" BOARD="xilinx.com:au250:part0:1.0" DEVICE="xcu250" NAME="bd_d216" PACKAGE="figd2104" SPEEDGRADE="-2L"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="reset_psr_aclk_SLR1" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="reset_psr_aclk_SLR2" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="reset_psr_aclk_SLR3" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="reset_psr_aclk_SLR0" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="aclk"/>
        <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="aclk"/>
        <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="aclk"/>
        <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="aclk1"/>
        <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="aclk1"/>
        <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="aclk1"/>
        <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="aclk1"/>
        <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="aclk"/>
        <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="aclk"/>
        <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="aclk"/>
        <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="aclk"/>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="aclk"/>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="aclk"/>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="aclk"/>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="aclk"/>
        <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="aclk"/>
        <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="aclk"/>
        <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="aclk"/>
        <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="aclk"/>
        <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="aclk"/>
        <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="External_Ports_aclk1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="reset_psr_aclk1_SLR1" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="reset_psr_aclk1_SLR2" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="reset_psr_aclk1_SLR3" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="reset_psr_aclk1_SLR0" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="memory_psr_ctrl_interconnect" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="aclk"/>
        <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="aclk"/>
        <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="aclk"/>
        <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="aclk"/>
        <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="aclk"/>
        <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="reset_psr_aclk_SLR1" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="reset_psr_aclk_SLR2" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="reset_psr_aclk_SLR3" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="reset_psr_aclk1_SLR0" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="reset_psr_aclk1_SLR1" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="reset_psr_aclk1_SLR2" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="reset_psr_aclk1_SLR3" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="reset_psr_aclk_SLR0" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="memory_psr_ctrl_interconnect" PORT="ext_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="300000000" DIR="I" NAME="ddr4_mem01_clk" SIGIS="clk" SIGNAME="External_Ports_ddr4_mem01_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_sys_clk_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="300000000" DIR="O" NAME="ddr4_mem00_ui_clk" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_ddr4_ui_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_ui_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="300000000" DIR="O" NAME="ddr4_mem01_ui_clk" SIGIS="clk" SIGNAME="memory_ddr4_mem01_c0_ddr4_ui_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_ui_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="300000000" DIR="O" NAME="ddr4_mem02_ui_clk" SIGIS="clk" SIGNAME="memory_ddr4_mem02_c0_ddr4_ui_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_ui_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="300000000" DIR="O" NAME="ddr4_mem03_ui_clk" SIGIS="clk" SIGNAME="memory_ddr4_mem03_c0_ddr4_ui_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_ui_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ddr4_mem00_sys_rst" SIGIS="rst" SIGNAME="External_Ports_ddr4_mem00_sys_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="sys_rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ddr4_mem01_sys_rst" SIGIS="rst" SIGNAME="External_Ports_ddr4_mem01_sys_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="sys_rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ddr4_mem02_sys_rst" SIGIS="rst" SIGNAME="External_Ports_ddr4_mem02_sys_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="sys_rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ddr4_mem03_sys_rst" SIGIS="rst" SIGNAME="External_Ports_ddr4_mem03_sys_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="sys_rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr4_mem_calib_complete" SIGIS="data" SIGNAME="memory_calib_reduce_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_calib_reduce" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ddr4_mem_calib_vec" RIGHT="0" SIGIS="data" SIGNAME="memory_calib_vector_concat_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_calib_vector_concat" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM00_act_n" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="DDR4_MEM00_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM00_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM00_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="DDR4_MEM00_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_ddr4_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="DDR4_MEM00_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_ddr4_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="71" NAME="DDR4_MEM00_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM00_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM00_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM00_par" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_parity">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_parity"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM00_reset_n" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="DDR4_MEM00_DIFF_CLK_clk_n" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_sys_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_sys_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="DDR4_MEM00_DIFF_CLK_clk_p" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_sys_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_sys_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM01_act_n" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="DDR4_MEM01_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM01_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM01_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="DDR4_MEM01_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_ddr4_mem01_c0_ddr4_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="DDR4_MEM01_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_ddr4_mem01_c0_ddr4_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="71" NAME="DDR4_MEM01_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM01_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM01_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM01_par" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_parity">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_parity"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM01_reset_n" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM02_act_n" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="DDR4_MEM02_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM02_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM02_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="DDR4_MEM02_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_ddr4_mem02_c0_ddr4_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="DDR4_MEM02_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_ddr4_mem02_c0_ddr4_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="71" NAME="DDR4_MEM02_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM02_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM02_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM02_par" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_parity">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_parity"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM02_reset_n" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="DDR4_MEM02_DIFF_CLK_clk_n" SIGIS="clk" SIGNAME="memory_ddr4_mem02_c0_sys_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_sys_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="DDR4_MEM02_DIFF_CLK_clk_p" SIGIS="clk" SIGNAME="memory_ddr4_mem02_c0_sys_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_sys_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM03_act_n" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="DDR4_MEM03_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM03_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM03_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="DDR4_MEM03_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_ddr4_mem03_c0_ddr4_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="DDR4_MEM03_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_ddr4_mem03_c0_ddr4_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM03_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM03_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="71" NAME="DDR4_MEM03_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM03_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM03_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM03_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM03_par" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_parity">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_parity"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM03_reset_n" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="DDR4_MEM03_DIFF_CLK_clk_n" SIGIS="clk" SIGNAME="memory_ddr4_mem03_c0_sys_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_sys_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="DDR4_MEM03_DIFF_CLK_clk_p" SIGIS="clk" SIGNAME="memory_ddr4_mem03_c0_sys_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_sys_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S01_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S01_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S02_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S02_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S03_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S03_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="25" NAME="S_AXI_CTRL_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_CTRL_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_awready" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_CTRL_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_CTRL_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_wready" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_CTRL_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_bready" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="25" NAME="S_AXI_CTRL_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_CTRL_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_arready" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_CTRL_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_CTRL_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_rready" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="s_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="S02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="S02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="s_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S03_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S03_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="S03_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="S03_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="s_axi_rid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI_CTRL" DATAWIDTH="32" NAME="S_AXI_CTRL" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_CTRL_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_CTRL_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_CTRL_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_CTRL_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_CTRL_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_CTRL_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_CTRL_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_CTRL_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_CTRL_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_CTRL_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_CTRL_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_CTRL_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_CTRL_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_CTRL_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_CTRL_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_CTRL_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_CTRL_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_CTRL_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_CTRL_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_REG" BASENAME="C_BASEADDR" BASEVALUE="0x01000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0100FFFF" INSTANCE="memory_ddr4_mem00" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_CTRL" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="C0_DDR4_S_AXI_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="C0_REG" BASENAME="C_BASEADDR" BASEVALUE="0x01010000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0101FFFF" INSTANCE="memory_ddr4_mem01" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_CTRL" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="C0_DDR4_S_AXI_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="C0_REG" BASENAME="C_BASEADDR" BASEVALUE="0x01020000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0102FFFF" INSTANCE="memory_ddr4_mem02" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_CTRL" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="C0_DDR4_S_AXI_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="C0_REG" BASENAME="C_BASEADDR" BASEVALUE="0x01030000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0103FFFF" INSTANCE="memory_ddr4_mem03" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_CTRL" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="C0_DDR4_S_AXI_CTRL"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_ddr4_mem00"/>
        <PERIPHERAL INSTANCE="memory_ddr4_mem01"/>
        <PERIPHERAL INSTANCE="memory_ddr4_mem02"/>
        <PERIPHERAL INSTANCE="memory_ddr4_mem03"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S00_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x003000000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x00300001FFFF" INSTANCE="memory_plram_mem00" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S00_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x004000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0043FFFFFFFF" INSTANCE="memory_ddr4_mem00" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S00_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_plram_mem00"/>
        <PERIPHERAL INSTANCE="memory_ddr4_mem00"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S01_AXI" DATAWIDTH="512" NAME="S01_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="S01_AXI_arregion"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="S01_AXI_awregion"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x003000200000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x00300021FFFF" INSTANCE="memory_plram_mem01" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S01_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x005000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0053FFFFFFFF" INSTANCE="memory_ddr4_mem01" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S01_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_plram_mem01"/>
        <PERIPHERAL INSTANCE="memory_ddr4_mem01"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S02_AXI" DATAWIDTH="512" NAME="S02_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="S02_AXI_arregion"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="S02_AXI_awregion"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="S02_AXI_arid"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="S02_AXI_awid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="S02_AXI_bid"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="S02_AXI_rid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x003000400000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x00300041FFFF" INSTANCE="memory_plram_mem02" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S02_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x006000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0063FFFFFFFF" INSTANCE="memory_ddr4_mem02" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S02_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_plram_mem02"/>
        <PERIPHERAL INSTANCE="memory_ddr4_mem02"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S03_AXI" DATAWIDTH="512" NAME="S03_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="S03_AXI_arregion"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="S03_AXI_awregion"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="S03_AXI_arid"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="S03_AXI_awid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="S03_AXI_bid"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="S03_AXI_rid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x003000600000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x00300061FFFF" INSTANCE="memory_plram_mem03" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S03_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x007000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0073FFFFFFFF" INSTANCE="memory_ddr4_mem03" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S03_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_plram_mem03"/>
        <PERIPHERAL INSTANCE="memory_ddr4_mem03"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="memory_ddr4_mem00_C0_DDR4" DATAWIDTH="72" NAME="DDR4_MEM00" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
      <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="DDR4_MEM00_act_n"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="DDR4_MEM00_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR4_MEM00_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="DDR4_MEM00_bg"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="DDR4_MEM00_ck_c"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="DDR4_MEM00_ck_t"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR4_MEM00_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR4_MEM00_cs_n"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR4_MEM00_dq"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="DDR4_MEM00_dqs_c"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="DDR4_MEM00_dqs_t"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR4_MEM00_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="DDR4_MEM00_par"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR4_MEM00_reset_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="memory_ddr4_mem01_C0_DDR4" DATAWIDTH="72" NAME="DDR4_MEM01" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
      <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="DDR4_MEM01_act_n"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="DDR4_MEM01_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR4_MEM01_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="DDR4_MEM01_bg"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="DDR4_MEM01_ck_c"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="DDR4_MEM01_ck_t"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR4_MEM01_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR4_MEM01_cs_n"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR4_MEM01_dq"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="DDR4_MEM01_dqs_c"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="DDR4_MEM01_dqs_t"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR4_MEM01_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="DDR4_MEM01_par"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR4_MEM01_reset_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="memory_ddr4_mem02_C0_DDR4" DATAWIDTH="72" NAME="DDR4_MEM02" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
      <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="DDR4_MEM02_act_n"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="DDR4_MEM02_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR4_MEM02_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="DDR4_MEM02_bg"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="DDR4_MEM02_ck_c"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="DDR4_MEM02_ck_t"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR4_MEM02_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR4_MEM02_cs_n"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR4_MEM02_dq"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="DDR4_MEM02_dqs_c"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="DDR4_MEM02_dqs_t"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR4_MEM02_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="DDR4_MEM02_par"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR4_MEM02_reset_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="memory_ddr4_mem03_C0_DDR4" DATAWIDTH="72" NAME="DDR4_MEM03" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
      <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="DDR4_MEM03_act_n"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="DDR4_MEM03_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR4_MEM03_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="DDR4_MEM03_bg"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="DDR4_MEM03_ck_c"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="DDR4_MEM03_ck_t"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR4_MEM03_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR4_MEM03_cs_n"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR4_MEM03_dq"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="DDR4_MEM03_dqs_c"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="DDR4_MEM03_dqs_t"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR4_MEM03_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="DDR4_MEM03_par"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR4_MEM03_reset_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_DDR4_MEM00_DIFF_CLK" NAME="DDR4_MEM00_DIFF_CLK" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="DDR4_MEM00_DIFF_CLK_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="DDR4_MEM00_DIFF_CLK_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_DDR4_MEM02_DIFF_CLK" NAME="DDR4_MEM02_DIFF_CLK" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="DDR4_MEM02_DIFF_CLK_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="DDR4_MEM02_DIFF_CLK_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_DDR4_MEM03_DIFF_CLK" NAME="DDR4_MEM03_DIFF_CLK" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="DDR4_MEM03_DIFF_CLK_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="DDR4_MEM03_DIFF_CLK_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE BD="bd_d216_interconnect_DDR4_MEM00_0" BDTYPE="SBD" COREREVISION="10" DRIVERMODE="CORE" FULLNAME="/interconnect/interconnect_ddr4_mem00" HWVERSION="1.0" INSTANCE="interconnect_interconnect_ddr4_mem00" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="bd_d216_interconnect_DDR4_MEM00_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="2"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_interconnect_DDR4_MEM00_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem00_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem00" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="S00_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_s00_axi_M00_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S00_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_ddr4_mem00_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem00_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="bd_d216_interconnect_DDR4_MEM01_0" BDTYPE="SBD" COREREVISION="10" DRIVERMODE="CORE" FULLNAME="/interconnect/interconnect_ddr4_mem01" HWVERSION="1.0" INSTANCE="interconnect_interconnect_ddr4_mem01" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="bd_d216_interconnect_DDR4_MEM01_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="2"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_interconnect_DDR4_MEM01_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="memory_ddr4_mem01_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem01_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem01" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="S00_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_s01_axi_M00_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S00_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_ddr4_mem01_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem01_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="bd_d216_interconnect_DDR4_MEM02_0" BDTYPE="SBD" COREREVISION="10" DRIVERMODE="CORE" FULLNAME="/interconnect/interconnect_ddr4_mem02" HWVERSION="1.0" INSTANCE="interconnect_interconnect_ddr4_mem02" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="bd_d216_interconnect_DDR4_MEM02_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="2"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_interconnect_DDR4_MEM02_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="memory_ddr4_mem02_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem02_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem02" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="S00_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_s02_axi_M00_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S00_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_ddr4_mem02_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem02_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="bd_d216_interconnect_DDR4_MEM03_0" BDTYPE="SBD" COREREVISION="10" DRIVERMODE="CORE" FULLNAME="/interconnect/interconnect_ddr4_mem03" HWVERSION="1.0" INSTANCE="interconnect_interconnect_ddr4_mem03" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="bd_d216_interconnect_DDR4_MEM03_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="2"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_interconnect_DDR4_MEM03_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="memory_ddr4_mem03_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem03_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem03" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="S00_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_s03_axi_M00_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR3"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S00_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_ddr4_mem03_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem03_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="bd_d216_interconnect_PLRAM_MEM00_0" BDTYPE="SBD" COREREVISION="10" DRIVERMODE="CORE" FULLNAME="/interconnect/interconnect_plram_mem00" HWVERSION="1.0" INSTANCE="interconnect_interconnect_plram_mem00" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="bd_d216_interconnect_PLRAM_MEM00_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_interconnect_PLRAM_MEM00_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="S00_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_s00_axi_M01_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S00_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_plram_mem00_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="bd_d216_interconnect_PLRAM_MEM01_0" BDTYPE="SBD" COREREVISION="10" DRIVERMODE="CORE" FULLNAME="/interconnect/interconnect_plram_mem01" HWVERSION="1.0" INSTANCE="interconnect_interconnect_plram_mem01" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="bd_d216_interconnect_PLRAM_MEM01_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_interconnect_PLRAM_MEM01_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="S00_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_s01_axi_M01_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S00_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_plram_mem01_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="bd_d216_interconnect_PLRAM_MEM02_0" BDTYPE="SBD" COREREVISION="10" DRIVERMODE="CORE" FULLNAME="/interconnect/interconnect_plram_mem02" HWVERSION="1.0" INSTANCE="interconnect_interconnect_plram_mem02" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="bd_d216_interconnect_PLRAM_MEM02_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_interconnect_PLRAM_MEM02_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR2_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR2" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="S00_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_s02_axi_M01_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S00_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_plram_mem02_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="bd_d216_interconnect_PLRAM_MEM03_0" BDTYPE="SBD" COREREVISION="10" DRIVERMODE="CORE" FULLNAME="/interconnect/interconnect_plram_mem03" HWVERSION="1.0" INSTANCE="interconnect_interconnect_plram_mem03" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="bd_d216_interconnect_PLRAM_MEM03_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_interconnect_PLRAM_MEM03_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR3_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR3" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="S00_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_s03_axi_M01_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR3"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S00_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_plram_mem03_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="bd_d216_interconnect_S00_AXI_0" BDTYPE="SBD" COREREVISION="10" DRIVERMODE="CORE" FULLNAME="/interconnect/interconnect_s00_axi" HWVERSION="1.0" INSTANCE="interconnect_interconnect_s00_axi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="bd_d216_interconnect_S00_AXI_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="__view__ {functional {S00_Buffer {R_SIZE 512 W_SIZE 512} S00_Entry {PKT_R_THR 512 PKT_W_THR 64}}}"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_interconnect_S00_AXI_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="M00_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="M00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M01_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M01_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="M01_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M01_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="M01_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_vip_s00_axi_M_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_s00_axi_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="M00_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_s00_axi_M01_AXI" DATAWIDTH="512" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M01_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M01_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="M01_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M01_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M01_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="bd_d216_interconnect_S01_AXI_0" BDTYPE="SBD" COREREVISION="10" DRIVERMODE="CORE" FULLNAME="/interconnect/interconnect_s01_axi" HWVERSION="1.0" INSTANCE="interconnect_interconnect_s01_axi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="bd_d216_interconnect_S01_AXI_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="__view__ {functional {S00_Buffer {R_SIZE 512 W_SIZE 512} S00_Entry {PKT_R_THR 512 PKT_W_THR 64}}}"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_interconnect_S01_AXI_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="M00_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="M00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M01_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M01_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="M01_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M01_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="M01_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_vip_s01_axi_M_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_s01_axi_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="M00_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_s01_axi_M01_AXI" DATAWIDTH="512" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M01_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M01_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="M01_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M01_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M01_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="bd_d216_interconnect_S02_AXI_0" BDTYPE="SBD" COREREVISION="10" DRIVERMODE="CORE" FULLNAME="/interconnect/interconnect_s02_axi" HWVERSION="1.0" INSTANCE="interconnect_interconnect_s02_axi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="bd_d216_interconnect_S02_AXI_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="__view__ {functional {S00_Buffer {R_SIZE 512 W_SIZE 512} S00_Entry {PKT_R_THR 512 PKT_W_THR 64}}}"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_interconnect_S02_AXI_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR2_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR2" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="M00_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="M00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M01_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M01_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="M01_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M01_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="M01_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_vip_s02_axi_M_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_s02_axi_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="M00_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_s02_axi_M01_AXI" DATAWIDTH="512" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M01_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M01_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="M01_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M01_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M01_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="bd_d216_interconnect_S03_AXI_0" BDTYPE="SBD" COREREVISION="10" DRIVERMODE="CORE" FULLNAME="/interconnect/interconnect_s03_axi" HWVERSION="1.0" INSTANCE="interconnect_interconnect_s03_axi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="bd_d216_interconnect_S03_AXI_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="__view__ {functional {S00_Buffer {R_SIZE 512 W_SIZE 512} S00_Entry {PKT_R_THR 512 PKT_W_THR 64}}}"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_interconnect_S03_AXI_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR3_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR3" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="M00_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="M00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M01_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M01_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="M01_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M01_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="M01_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_vip_s03_axi_M_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_s03_axi_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR3"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="M00_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_s03_axi_M01_AXI" DATAWIDTH="512" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR3"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M01_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M01_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="M01_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M01_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M01_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interconnect/vip_s00_axi" HWVERSION="1.1" INSTANCE="interconnect_vip_s00_axi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_S00_AXI_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_s00_axi_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_vip_s00_axi_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S00_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interconnect/vip_s01_axi" HWVERSION="1.1" INSTANCE="interconnect_vip_s01_axi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_S01_AXI_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="interconnect_vip_s01_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_s01_axi_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_vip_s01_axi_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S01_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interconnect/vip_s02_axi" HWVERSION="1.1" INSTANCE="interconnect_vip_s02_axi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_S02_AXI_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR2_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR2" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="interconnect_vip_s02_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_s02_axi_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_vip_s02_axi_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S02_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interconnect/vip_s03_axi" HWVERSION="1.1" INSTANCE="interconnect_vip_s03_axi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_S03_AXI_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR3_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR3" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="interconnect_vip_s03_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_s03_axi_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_vip_s03_axi_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S03_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/memory/calib_concat" HWVERSION="2.1" INSTANCE="memory_calib_concat" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="4"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_calib_concat_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_init_calib_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_init_calib_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_init_calib_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_init_calib_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="memory_calib_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_calib_reduce" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/memory/calib_reduce" HWVERSION="2.0" INSTANCE="memory_calib_reduce" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_reduced_logic" VLNV="xilinx.com:ip:util_reduced_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_calib_reduce_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="memory_calib_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_calib_concat" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Res" SIGIS="undef" SIGNAME="memory_calib_reduce_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ddr4_mem_calib_complete"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/memory/calib_vector_concat" HWVERSION="2.1" INSTANCE="memory_calib_vector_concat" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="4"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_calib_vector_concat_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_init_calib_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_init_calib_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_init_calib_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_init_calib_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="memory_calib_vector_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ddr4_mem_calib_vec"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/memory/ddr4_mem00" HWVERSION="2.2" INSTANCE="memory_ddr4_mem00" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ddr4" VLNV="xilinx.com:ip:ddr4:2.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ddr4;v=v2_2;d=pg150-ultrascale-memory-ip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C0.ControllerType" VALUE="DDR4_SDRAM"/>
        <PARAMETER NAME="C0.APP_ADDR_WIDTH" VALUE="31"/>
        <PARAMETER NAME="C0.MEM_TYPE" VALUE="DDR4"/>
        <PARAMETER NAME="C0.BUFG_LOC_1" VALUE="X0Y70"/>
        <PARAMETER NAME="C0.BUFG_LOC_2" VALUE="X0Y11"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_1" VALUE="X0Y11"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_2" VALUE="X0Y10"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.MMCM_IDX_BANK" VALUE="1"/>
        <PARAMETER NAME="C0.CENTER_BANK_CLOCK_REGION" VALUE="0"/>
        <PARAMETER NAME="C0.CENTER_BANK_MMCME3_ADV_SITE" VALUE="0"/>
        <PARAMETER NAME="C0.SYSCLK_CENTER_INFO" VALUE="FALSE"/>
        <PARAMETER NAME="PING_PONG_PHY" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CS_ADDR" VALUE="31"/>
        <PARAMETER NAME="C0.DDR4_VrefVoltage" VALUE="0.84"/>
        <PARAMETER NAME="C0.DDR4_AL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DQ_WIDTH" VALUE="72"/>
        <PARAMETER NAME="C0.DDR4_nCK_PER_CLK" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_DM_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C0.DDR4_DQS_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0.DDR4_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_MEM_DEVICE_WIDTH" VALUE="72"/>
        <PARAMETER NAME="C0.DDR4_USE_DM_PORT" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_ROW_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.DDR4_BANK_GROUP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_MEMORY_TYPE" VALUE="RDIMMs"/>
        <PARAMETER NAME="C0.DDR4_MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
        <PARAMETER NAME="C0.DDR4_DATA_MASK" VALUE="18"/>
        <PARAMETER NAME="C0.DDR4_COLUMN_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_SPEED_GRADE" VALUE="083"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY" VALUE="16GB"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY_MB" VALUE="8192"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY_GB" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_COMP_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="C0.DDR4_MEM_COMP_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_DATABITS_PER_STROBE" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_MODEL_SPEED_GRADE" VALUE="DDR4_833_Timing"/>
        <PARAMETER NAME="C0.DDR4_RANK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_IO_VOLTAGE" VALUE="1.2V"/>
        <PARAMETER NAME="C0.DDR4_MIN_PERIOD" VALUE="833"/>
        <PARAMETER NAME="C0.DDR4_MAX_PERIOD" VALUE="1600"/>
        <PARAMETER NAME="C0.DDR4_MR0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_MR2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nAL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BURST_MODE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BURST_TYPE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CWL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_OUTPUT_DRV" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_RTT_NOM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_RTT_WR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_MEM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DBAW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tCK" VALUE="833"/>
        <PARAMETER NAME="C0.DDR4_Configuration" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tCKE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tFAW" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_tFAW_dlr" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_tMRD" VALUE="2"/>
        <PARAMETER NAME="C0.DDR4_tRAS" VALUE="39"/>
        <PARAMETER NAME="C0.DDR4_tRCD" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_tREFI" VALUE="9363"/>
        <PARAMETER NAME="C0.DDR4_tRFC" VALUE="421"/>
        <PARAMETER NAME="C0.DDR4_tRFC_dlr" VALUE="145"/>
        <PARAMETER NAME="C0.DDR4_tRP" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_tWR" VALUE="19"/>
        <PARAMETER NAME="C0.DDR4_tRRD"/>
        <PARAMETER NAME="C0.DDR4_tRTP" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_tRRD_S" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tRRD_L" VALUE="6"/>
        <PARAMETER NAME="C0.DDR4_tRRD_dlr" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tWTR"/>
        <PARAMETER NAME="C0.DDR4_tWTR_S" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tWTR_L" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_tXPR" VALUE="109"/>
        <PARAMETER NAME="C0.DDR4_tZQI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tZQCS" VALUE="128"/>
        <PARAMETER NAME="C0.DDR4_tZQINIT" VALUE="256"/>
        <PARAMETER NAME="C0.DDR4_tCCD_3ds" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_CLKOUTPHY_MODE" VALUE="VCO_2X"/>
        <PARAMETER NAME="C0.DDR4_CLKOUT0_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_CLKOUT1_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CLKFBOUT_MULT" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="CAL_INPUT_CLK_PERIOD" VALUE="3332"/>
        <PARAMETER NAME="C0.DDR4_CLKIN_PERIOD" VALUE="3332"/>
        <PARAMETER NAME="C0.DDR4_HR_MIN_FREQ" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DCI_CASCADE_CUTOFF" VALUE="938"/>
        <PARAMETER NAME="C0.DDR4_IS_FASTER_SPEED_RAM" VALUE="No"/>
        <PARAMETER NAME="C0.DDR4_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_AXI_ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="C0.DDR4_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_MEM_SIZE" VALUE="17179869184"/>
        <PARAMETER NAME="C0.DDR4_UI_CLOCK" VALUE="300000000"/>
        <PARAMETER NAME="C0.DDR4_CA_MIRROR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_IS_CUSTOM" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AUTO_AP_COL_A3" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_MCS_ECC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_Slot" VALUE="1"/>
        <PARAMETER NAME="C0.APP_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.APP_MASK_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C0.DDR4_StackHeight" VALUE="1"/>
        <PARAMETER NAME="CUSTOM_PART_ATTRIBUTES" VALUE="NONE"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="100"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT0_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT1_DIVIDE" VALUE="15"/>
        <PARAMETER NAME="CLKOUT2_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT3_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT4_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT6_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="Debug_Signal" VALUE="Disable"/>
        <PARAMETER NAME="Simulation_Mode" VALUE="0"/>
        <PARAMETER NAME="IOPowerReduction" VALUE="OFF"/>
        <PARAMETER NAME="Enable_SysPorts" VALUE="true"/>
        <PARAMETER NAME="Phy_Only" VALUE="Complete_Memory_Controller"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="C0_CLOCK_BOARD_INTERFACE" VALUE="default_300mhz_clk0"/>
        <PARAMETER NAME="IS_FROM_PHY" VALUE="1"/>
        <PARAMETER NAME="RECONFIG_XSDB_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="AL_SEL" VALUE="0"/>
        <PARAMETER NAME="Example_TG" VALUE="SIMPLE_TG"/>
        <PARAMETER NAME="C0.DDR4_Clamshell" VALUE="false"/>
        <PARAMETER NAME="C0.MIGRATION" VALUE="false"/>
        <PARAMETER NAME="TIMING_OP1" VALUE="false"/>
        <PARAMETER NAME="TIMING_OP2" VALUE="false"/>
        <PARAMETER NAME="TIMING_3DS" VALUE="false"/>
        <PARAMETER NAME="SET_DW_TO_40" VALUE="false"/>
        <PARAMETER NAME="DIFF_TERM_SYSCLK" VALUE="false"/>
        <PARAMETER NAME="C0_DDR4_BOARD_INTERFACE" VALUE="ddr4_sdram_c0"/>
        <PARAMETER NAME="C0.DDR4_TimePeriod" VALUE="833"/>
        <PARAMETER NAME="C0.DDR4_InputClockPeriod" VALUE="3332"/>
        <PARAMETER NAME="C0.DDR4_Specify_MandD" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_PhyClockRatio" VALUE="4:1"/>
        <PARAMETER NAME="C0.DDR4_MemoryType" VALUE="RDIMMs"/>
        <PARAMETER NAME="C0.DDR4_MemoryPart" VALUE="MTA18ASF2G72PZ-2G3"/>
        <PARAMETER NAME="C0.DDR4_MemoryVoltage" VALUE="1.2V"/>
        <PARAMETER NAME="C0.DDR4_DataWidth" VALUE="72"/>
        <PARAMETER NAME="C0.DDR4_DataMask" VALUE="NONE"/>
        <PARAMETER NAME="C0.DDR4_Ecc" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_AxiSelection" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_Ordering" VALUE="Normal"/>
        <PARAMETER NAME="C0.DDR4_BurstLength" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_BurstType" VALUE="Sequential"/>
        <PARAMETER NAME="C0.DDR4_OutputDriverImpedenceControl" VALUE="RZQ/7"/>
        <PARAMETER NAME="C0.DDR4_OnDieTermination" VALUE="RZQ/6"/>
        <PARAMETER NAME="C0.DDR4_CasLatency" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_CasWriteLatency" VALUE="12"/>
        <PARAMETER NAME="C0.DDR4_ChipSelect" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_isCKEShared" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AxiDataWidth" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_AxiArbitrationScheme" VALUE="RD_PRI_REG"/>
        <PARAMETER NAME="C0.DDR4_AxiNarrowBurst" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AxiAddressWidth" VALUE="34"/>
        <PARAMETER NAME="C0.DDR4_AxiIDWidth" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_Capacity" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_Mem_Add_Map" VALUE="ROW_COLUMN_BANK_INTLV"/>
        <PARAMETER NAME="C0.DDR4_MemoryName" VALUE="MainMemory"/>
        <PARAMETER NAME="C0.DDR4_AutoPrecharge" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_UserRefresh_ZQCS" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_CustomParts" VALUE="no_file_loaded"/>
        <PARAMETER NAME="C0.DDR4_isCustom" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_SELF_REFRESH" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="100"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="CLKOUT6" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_ddr4_mem00_0"/>
        <PARAMETER NAME="No_Controller" VALUE="1"/>
        <PARAMETER NAME="System_Clock" VALUE="Differential"/>
        <PARAMETER NAME="Reference_Clock" VALUE="Differential"/>
        <PARAMETER NAME="IO_Power_Reduction" VALUE="false"/>
        <PARAMETER NAME="DCI_Cascade" VALUE="false"/>
        <PARAMETER NAME="Default_Bank_Selections" VALUE="false"/>
        <PARAMETER NAME="PARTIAL_RECONFIG_FLOW_MIG" VALUE="false"/>
        <PARAMETER NAME="MCS_DBG_EN" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TREFI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TRFC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TXPR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TREFI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TRFC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TXPR" VALUE="5"/>
        <PARAMETER NAME="C0.ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.BANK_GROUP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.StackHeight" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x004000000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0043FFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="c0_init_calib_complete" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_calib_concat" PORT="In0"/>
            <CONNECTION INSTANCE="memory_calib_vector_concat" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dbg_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="c0_sys_clk_p" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_sys_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_DIFF_CLK_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_sys_clk_n" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_sys_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_DIFF_CLK_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="dbg_bus" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="16" NAME="c0_ddr4_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="71" NAME="c0_ddr4_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="c0_ddr4_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="c0_ddr4_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_parity" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_parity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_par"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_reset_n" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_act_n" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_ddr4_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_ddr4_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="c0_ddr4_ui_clk" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ddr4_mem00_ui_clk"/>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="aclk"/>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem00" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_aclk"/>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_ui_clk_sync_rst" SIGIS="rst" SIGNAME="memory_ddr4_mem00_c0_ddr4_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem00" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_aresetn" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem00_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem00" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_ctrl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_ctrl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_interrupt" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="33" NAME="c0_ddr4_s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr4_s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr4_s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="c0_ddr4_s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="c0_ddr4_s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_wlast" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_s_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="33" NAME="c0_ddr4_s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr4_s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr4_s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_rlast" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_s_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="511" NAME="c0_ddr4_s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="addn_ui_clkout1" SIGIS="clk"/>
        <PORT DIR="I" NAME="sys_rst" SIGIS="rst" SIGNAME="External_Ports_ddr4_mem00_sys_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ddr4_mem00_sys_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_DDR4_MEM00_DIFF_CLK" NAME="C0_SYS_CLK" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="c0_sys_clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="c0_sys_clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_ddr4_mem00_C0_DDR4" DATAWIDTH="72" NAME="C0_DDR4" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
          <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="c0_ddr4_act_n"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="c0_ddr4_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="c0_ddr4_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="c0_ddr4_bg"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="c0_ddr4_ck_c"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="c0_ddr4_ck_t"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="c0_ddr4_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="c0_ddr4_cs_n"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="c0_ddr4_dq"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="c0_ddr4_dqs_c"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="c0_ddr4_dqs_t"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="c0_ddr4_odt"/>
            <PORTMAP LOGICAL="PAR" PHYSICAL="c0_ddr4_parity"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="c0_ddr4_reset_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_ddr4_mem00_ctrl_cc_M_AXI" DATAWIDTH="32" NAME="C0_DDR4_S_AXI_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem00_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c0_ddr4_s_axi_ctrl_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c0_ddr4_s_axi_ctrl_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c0_ddr4_s_axi_ctrl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c0_ddr4_s_axi_ctrl_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c0_ddr4_s_axi_ctrl_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c0_ddr4_s_axi_ctrl_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_vip_DDR4_MEM00_M_AXI" DATAWIDTH="512" NAME="C0_DDR4_S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem00_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c0_ddr4_s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="c0_ddr4_s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="c0_ddr4_s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="c0_ddr4_s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="c0_ddr4_s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="c0_ddr4_s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="c0_ddr4_s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="c0_ddr4_s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c0_ddr4_s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="c0_ddr4_s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c0_ddr4_s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c0_ddr4_s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="c0_ddr4_s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="c0_ddr4_s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="c0_ddr4_s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="c0_ddr4_s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="c0_ddr4_s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="c0_ddr4_s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="c0_ddr4_s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c0_ddr4_s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="c0_ddr4_s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c0_ddr4_s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="c0_ddr4_s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c0_ddr4_s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c0_ddr4_s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c0_ddr4_s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c0_ddr4_s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="c0_ddr4_s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="c0_ddr4_s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c0_ddr4_s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c0_ddr4_s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c0_ddr4_s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c0_ddr4_s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="c0_ddr4_s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c0_ddr4_s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="c0_ddr4_s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c0_ddr4_s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/memory/ddr4_mem00_ctrl_cc" HWVERSION="2.1" INSTANCE="memory_ddr4_mem00_ctrl_cc" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_ddr4_mem00_ctrl_cc_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="memory_psr_ctrl_interconnect_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ctrl_interconnect" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem00_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem00" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_ctrl_DDR4_MEM00_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_ddr4_mem00_ctrl_cc_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem00_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/memory/ddr4_mem01" HWVERSION="2.2" INSTANCE="memory_ddr4_mem01" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ddr4" VLNV="xilinx.com:ip:ddr4:2.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ddr4;v=v2_2;d=pg150-ultrascale-memory-ip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C0.ControllerType" VALUE="DDR4_SDRAM"/>
        <PARAMETER NAME="C0.APP_ADDR_WIDTH" VALUE="31"/>
        <PARAMETER NAME="C0.MEM_TYPE" VALUE="DDR4"/>
        <PARAMETER NAME="C0.BUFG_LOC_1" VALUE="X0Y70"/>
        <PARAMETER NAME="C0.BUFG_LOC_2" VALUE="X0Y11"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_1" VALUE="X0Y11"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_2" VALUE="X0Y10"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.MMCM_IDX_BANK" VALUE="1"/>
        <PARAMETER NAME="C0.CENTER_BANK_CLOCK_REGION" VALUE="0"/>
        <PARAMETER NAME="C0.CENTER_BANK_MMCME3_ADV_SITE" VALUE="0"/>
        <PARAMETER NAME="C0.SYSCLK_CENTER_INFO" VALUE="FALSE"/>
        <PARAMETER NAME="PING_PONG_PHY" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CS_ADDR" VALUE="31"/>
        <PARAMETER NAME="C0.DDR4_VrefVoltage" VALUE="0.84"/>
        <PARAMETER NAME="C0.DDR4_AL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DQ_WIDTH" VALUE="72"/>
        <PARAMETER NAME="C0.DDR4_nCK_PER_CLK" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_DM_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C0.DDR4_DQS_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0.DDR4_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_MEM_DEVICE_WIDTH" VALUE="72"/>
        <PARAMETER NAME="C0.DDR4_USE_DM_PORT" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_ROW_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.DDR4_BANK_GROUP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_MEMORY_TYPE" VALUE="RDIMMs"/>
        <PARAMETER NAME="C0.DDR4_MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
        <PARAMETER NAME="C0.DDR4_DATA_MASK" VALUE="18"/>
        <PARAMETER NAME="C0.DDR4_COLUMN_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_SPEED_GRADE" VALUE="083"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY" VALUE="16GB"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY_MB" VALUE="8192"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY_GB" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_COMP_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="C0.DDR4_MEM_COMP_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_DATABITS_PER_STROBE" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_MODEL_SPEED_GRADE" VALUE="DDR4_833_Timing"/>
        <PARAMETER NAME="C0.DDR4_RANK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_IO_VOLTAGE" VALUE="1.2V"/>
        <PARAMETER NAME="C0.DDR4_MIN_PERIOD" VALUE="833"/>
        <PARAMETER NAME="C0.DDR4_MAX_PERIOD" VALUE="1600"/>
        <PARAMETER NAME="C0.DDR4_MR0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_MR2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nAL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BURST_MODE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BURST_TYPE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CWL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_OUTPUT_DRV" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_RTT_NOM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_RTT_WR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_MEM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DBAW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tCK" VALUE="833"/>
        <PARAMETER NAME="C0.DDR4_Configuration" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tCKE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tFAW" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_tFAW_dlr" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_tMRD" VALUE="2"/>
        <PARAMETER NAME="C0.DDR4_tRAS" VALUE="39"/>
        <PARAMETER NAME="C0.DDR4_tRCD" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_tREFI" VALUE="9363"/>
        <PARAMETER NAME="C0.DDR4_tRFC" VALUE="421"/>
        <PARAMETER NAME="C0.DDR4_tRFC_dlr" VALUE="145"/>
        <PARAMETER NAME="C0.DDR4_tRP" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_tWR" VALUE="19"/>
        <PARAMETER NAME="C0.DDR4_tRRD"/>
        <PARAMETER NAME="C0.DDR4_tRTP" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_tRRD_S" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tRRD_L" VALUE="6"/>
        <PARAMETER NAME="C0.DDR4_tRRD_dlr" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tWTR"/>
        <PARAMETER NAME="C0.DDR4_tWTR_S" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tWTR_L" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_tXPR" VALUE="109"/>
        <PARAMETER NAME="C0.DDR4_tZQI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tZQCS" VALUE="128"/>
        <PARAMETER NAME="C0.DDR4_tZQINIT" VALUE="256"/>
        <PARAMETER NAME="C0.DDR4_tCCD_3ds" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_CLKOUTPHY_MODE" VALUE="VCO_2X"/>
        <PARAMETER NAME="C0.DDR4_CLKOUT0_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_CLKOUT1_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CLKFBOUT_MULT" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="CAL_INPUT_CLK_PERIOD" VALUE="3332"/>
        <PARAMETER NAME="C0.DDR4_CLKIN_PERIOD" VALUE="3332"/>
        <PARAMETER NAME="C0.DDR4_HR_MIN_FREQ" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DCI_CASCADE_CUTOFF" VALUE="938"/>
        <PARAMETER NAME="C0.DDR4_IS_FASTER_SPEED_RAM" VALUE="No"/>
        <PARAMETER NAME="C0.DDR4_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_AXI_ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="C0.DDR4_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_MEM_SIZE" VALUE="17179869184"/>
        <PARAMETER NAME="C0.DDR4_UI_CLOCK" VALUE="300000000"/>
        <PARAMETER NAME="C0.DDR4_CA_MIRROR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_IS_CUSTOM" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AUTO_AP_COL_A3" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_MCS_ECC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_Slot" VALUE="1"/>
        <PARAMETER NAME="C0.APP_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.APP_MASK_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C0.DDR4_StackHeight" VALUE="1"/>
        <PARAMETER NAME="CUSTOM_PART_ATTRIBUTES" VALUE="NONE"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="100"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT0_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT1_DIVIDE" VALUE="15"/>
        <PARAMETER NAME="CLKOUT2_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT3_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT4_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT6_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="Debug_Signal" VALUE="Disable"/>
        <PARAMETER NAME="Simulation_Mode" VALUE="0"/>
        <PARAMETER NAME="IOPowerReduction" VALUE="OFF"/>
        <PARAMETER NAME="Enable_SysPorts" VALUE="true"/>
        <PARAMETER NAME="Phy_Only" VALUE="Complete_Memory_Controller"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="C0_CLOCK_BOARD_INTERFACE" VALUE="default_300mhz_clk1"/>
        <PARAMETER NAME="IS_FROM_PHY" VALUE="1"/>
        <PARAMETER NAME="RECONFIG_XSDB_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="AL_SEL" VALUE="0"/>
        <PARAMETER NAME="Example_TG" VALUE="SIMPLE_TG"/>
        <PARAMETER NAME="C0.DDR4_Clamshell" VALUE="false"/>
        <PARAMETER NAME="C0.MIGRATION" VALUE="false"/>
        <PARAMETER NAME="TIMING_OP1" VALUE="false"/>
        <PARAMETER NAME="TIMING_OP2" VALUE="false"/>
        <PARAMETER NAME="TIMING_3DS" VALUE="false"/>
        <PARAMETER NAME="SET_DW_TO_40" VALUE="false"/>
        <PARAMETER NAME="DIFF_TERM_SYSCLK" VALUE="false"/>
        <PARAMETER NAME="C0_DDR4_BOARD_INTERFACE" VALUE="ddr4_sdram_c1"/>
        <PARAMETER NAME="C0.DDR4_TimePeriod" VALUE="833"/>
        <PARAMETER NAME="C0.DDR4_InputClockPeriod" VALUE="3332"/>
        <PARAMETER NAME="C0.DDR4_Specify_MandD" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_PhyClockRatio" VALUE="4:1"/>
        <PARAMETER NAME="C0.DDR4_MemoryType" VALUE="RDIMMs"/>
        <PARAMETER NAME="C0.DDR4_MemoryPart" VALUE="MTA18ASF2G72PZ-2G3"/>
        <PARAMETER NAME="C0.DDR4_MemoryVoltage" VALUE="1.2V"/>
        <PARAMETER NAME="C0.DDR4_DataWidth" VALUE="72"/>
        <PARAMETER NAME="C0.DDR4_DataMask" VALUE="NONE"/>
        <PARAMETER NAME="C0.DDR4_Ecc" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_AxiSelection" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_Ordering" VALUE="Normal"/>
        <PARAMETER NAME="C0.DDR4_BurstLength" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_BurstType" VALUE="Sequential"/>
        <PARAMETER NAME="C0.DDR4_OutputDriverImpedenceControl" VALUE="RZQ/7"/>
        <PARAMETER NAME="C0.DDR4_OnDieTermination" VALUE="RZQ/6"/>
        <PARAMETER NAME="C0.DDR4_CasLatency" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_CasWriteLatency" VALUE="12"/>
        <PARAMETER NAME="C0.DDR4_ChipSelect" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_isCKEShared" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AxiDataWidth" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_AxiArbitrationScheme" VALUE="RD_PRI_REG"/>
        <PARAMETER NAME="C0.DDR4_AxiNarrowBurst" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AxiAddressWidth" VALUE="34"/>
        <PARAMETER NAME="C0.DDR4_AxiIDWidth" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_Capacity" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_Mem_Add_Map" VALUE="ROW_COLUMN_BANK_INTLV"/>
        <PARAMETER NAME="C0.DDR4_MemoryName" VALUE="MainMemory"/>
        <PARAMETER NAME="C0.DDR4_AutoPrecharge" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_UserRefresh_ZQCS" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_CustomParts" VALUE="no_file_loaded"/>
        <PARAMETER NAME="C0.DDR4_isCustom" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_SELF_REFRESH" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="100"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="CLKOUT6" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_ddr4_mem01_0"/>
        <PARAMETER NAME="No_Controller" VALUE="1"/>
        <PARAMETER NAME="System_Clock" VALUE="No_Buffer"/>
        <PARAMETER NAME="Reference_Clock" VALUE="Differential"/>
        <PARAMETER NAME="IO_Power_Reduction" VALUE="false"/>
        <PARAMETER NAME="DCI_Cascade" VALUE="false"/>
        <PARAMETER NAME="Default_Bank_Selections" VALUE="false"/>
        <PARAMETER NAME="PARTIAL_RECONFIG_FLOW_MIG" VALUE="false"/>
        <PARAMETER NAME="MCS_DBG_EN" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TREFI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TRFC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TXPR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TREFI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TRFC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TXPR" VALUE="5"/>
        <PARAMETER NAME="C0.ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.BANK_GROUP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.StackHeight" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x005000000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0053FFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="c0_init_calib_complete" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_calib_concat" PORT="In1"/>
            <CONNECTION INSTANCE="memory_calib_vector_concat" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dbg_clk" SIGIS="undef"/>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="c0_sys_clk_i" SIGIS="clk" SIGNAME="External_Ports_ddr4_mem01_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ddr4_mem01_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="dbg_bus" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="16" NAME="c0_ddr4_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM01_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM01_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM01_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM01_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="71" NAME="c0_ddr4_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM01_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="c0_ddr4_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM01_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="c0_ddr4_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM01_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM01_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_parity" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_parity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM01_par"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM01_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_reset_n" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM01_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_act_n" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM01_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_ddr4_mem01_c0_ddr4_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM01_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_ddr4_mem01_c0_ddr4_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM01_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="c0_ddr4_ui_clk" SIGIS="clk" SIGNAME="memory_ddr4_mem01_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ddr4_mem01_ui_clk"/>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="aclk"/>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem01" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="m_axi_aclk"/>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_ui_clk_sync_rst" SIGIS="rst" SIGNAME="memory_ddr4_mem01_c0_ddr4_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem01" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_aresetn" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem01_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem01" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_ctrl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_ctrl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_interrupt" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="33" NAME="c0_ddr4_s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr4_s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr4_s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="c0_ddr4_s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="c0_ddr4_s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_wlast" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_s_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="33" NAME="c0_ddr4_s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr4_s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr4_s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_rlast" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_s_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="511" NAME="c0_ddr4_s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="addn_ui_clkout1" SIGIS="clk"/>
        <PORT DIR="I" NAME="sys_rst" SIGIS="rst" SIGNAME="External_Ports_ddr4_mem01_sys_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ddr4_mem01_sys_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_ddr4_mem01_C0_DDR4" DATAWIDTH="72" NAME="C0_DDR4" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
          <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="c0_ddr4_act_n"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="c0_ddr4_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="c0_ddr4_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="c0_ddr4_bg"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="c0_ddr4_ck_c"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="c0_ddr4_ck_t"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="c0_ddr4_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="c0_ddr4_cs_n"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="c0_ddr4_dq"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="c0_ddr4_dqs_c"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="c0_ddr4_dqs_t"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="c0_ddr4_odt"/>
            <PORTMAP LOGICAL="PAR" PHYSICAL="c0_ddr4_parity"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="c0_ddr4_reset_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_ddr4_mem01_ctrl_cc_M_AXI" DATAWIDTH="32" NAME="C0_DDR4_S_AXI_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem01_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c0_ddr4_s_axi_ctrl_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c0_ddr4_s_axi_ctrl_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c0_ddr4_s_axi_ctrl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c0_ddr4_s_axi_ctrl_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c0_ddr4_s_axi_ctrl_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c0_ddr4_s_axi_ctrl_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_vip_DDR4_MEM01_M_AXI" DATAWIDTH="512" NAME="C0_DDR4_S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem01_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c0_ddr4_s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="c0_ddr4_s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="c0_ddr4_s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="c0_ddr4_s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="c0_ddr4_s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="c0_ddr4_s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="c0_ddr4_s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="c0_ddr4_s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c0_ddr4_s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="c0_ddr4_s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c0_ddr4_s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c0_ddr4_s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="c0_ddr4_s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="c0_ddr4_s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="c0_ddr4_s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="c0_ddr4_s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="c0_ddr4_s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="c0_ddr4_s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="c0_ddr4_s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c0_ddr4_s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="c0_ddr4_s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c0_ddr4_s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="c0_ddr4_s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c0_ddr4_s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c0_ddr4_s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c0_ddr4_s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c0_ddr4_s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="c0_ddr4_s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="c0_ddr4_s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c0_ddr4_s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c0_ddr4_s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c0_ddr4_s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c0_ddr4_s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="c0_ddr4_s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c0_ddr4_s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="c0_ddr4_s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c0_ddr4_s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/memory/ddr4_mem01_ctrl_cc" HWVERSION="2.1" INSTANCE="memory_ddr4_mem01_ctrl_cc" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_ddr4_mem01_ctrl_cc_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="memory_psr_ctrl_interconnect_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ctrl_interconnect" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="memory_ddr4_mem01_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem01_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem01" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_ctrl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_ctrl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_ctrl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_ctrl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_ctrl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_ctrl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_ctrl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_ctrl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_ctrl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_ctrl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_ctrl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_ctrl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_ctrl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_ctrl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_ctrl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_ctrl_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_ctrl_DDR4_MEM01_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_ddr4_mem01_ctrl_cc_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem01_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/memory/ddr4_mem02" HWVERSION="2.2" INSTANCE="memory_ddr4_mem02" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ddr4" VLNV="xilinx.com:ip:ddr4:2.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ddr4;v=v2_2;d=pg150-ultrascale-memory-ip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C0.ControllerType" VALUE="DDR4_SDRAM"/>
        <PARAMETER NAME="C0.APP_ADDR_WIDTH" VALUE="31"/>
        <PARAMETER NAME="C0.MEM_TYPE" VALUE="DDR4"/>
        <PARAMETER NAME="C0.BUFG_LOC_1" VALUE="X0Y70"/>
        <PARAMETER NAME="C0.BUFG_LOC_2" VALUE="X0Y11"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_1" VALUE="X0Y11"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_2" VALUE="X0Y10"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.MMCM_IDX_BANK" VALUE="1"/>
        <PARAMETER NAME="C0.CENTER_BANK_CLOCK_REGION" VALUE="0"/>
        <PARAMETER NAME="C0.CENTER_BANK_MMCME3_ADV_SITE" VALUE="0"/>
        <PARAMETER NAME="C0.SYSCLK_CENTER_INFO" VALUE="FALSE"/>
        <PARAMETER NAME="PING_PONG_PHY" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CS_ADDR" VALUE="31"/>
        <PARAMETER NAME="C0.DDR4_VrefVoltage" VALUE="0.84"/>
        <PARAMETER NAME="C0.DDR4_AL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DQ_WIDTH" VALUE="72"/>
        <PARAMETER NAME="C0.DDR4_nCK_PER_CLK" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_DM_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C0.DDR4_DQS_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0.DDR4_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_MEM_DEVICE_WIDTH" VALUE="72"/>
        <PARAMETER NAME="C0.DDR4_USE_DM_PORT" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_ROW_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.DDR4_BANK_GROUP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_MEMORY_TYPE" VALUE="RDIMMs"/>
        <PARAMETER NAME="C0.DDR4_MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
        <PARAMETER NAME="C0.DDR4_DATA_MASK" VALUE="18"/>
        <PARAMETER NAME="C0.DDR4_COLUMN_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_SPEED_GRADE" VALUE="083"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY" VALUE="16GB"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY_MB" VALUE="8192"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY_GB" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_COMP_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="C0.DDR4_MEM_COMP_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_DATABITS_PER_STROBE" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_MODEL_SPEED_GRADE" VALUE="DDR4_833_Timing"/>
        <PARAMETER NAME="C0.DDR4_RANK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_IO_VOLTAGE" VALUE="1.2V"/>
        <PARAMETER NAME="C0.DDR4_MIN_PERIOD" VALUE="833"/>
        <PARAMETER NAME="C0.DDR4_MAX_PERIOD" VALUE="1600"/>
        <PARAMETER NAME="C0.DDR4_MR0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_MR2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nAL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BURST_MODE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BURST_TYPE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CWL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_OUTPUT_DRV" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_RTT_NOM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_RTT_WR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_MEM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DBAW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tCK" VALUE="833"/>
        <PARAMETER NAME="C0.DDR4_Configuration" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tCKE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tFAW" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_tFAW_dlr" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_tMRD" VALUE="2"/>
        <PARAMETER NAME="C0.DDR4_tRAS" VALUE="39"/>
        <PARAMETER NAME="C0.DDR4_tRCD" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_tREFI" VALUE="9363"/>
        <PARAMETER NAME="C0.DDR4_tRFC" VALUE="421"/>
        <PARAMETER NAME="C0.DDR4_tRFC_dlr" VALUE="145"/>
        <PARAMETER NAME="C0.DDR4_tRP" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_tWR" VALUE="19"/>
        <PARAMETER NAME="C0.DDR4_tRRD"/>
        <PARAMETER NAME="C0.DDR4_tRTP" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_tRRD_S" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tRRD_L" VALUE="6"/>
        <PARAMETER NAME="C0.DDR4_tRRD_dlr" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tWTR"/>
        <PARAMETER NAME="C0.DDR4_tWTR_S" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tWTR_L" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_tXPR" VALUE="109"/>
        <PARAMETER NAME="C0.DDR4_tZQI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tZQCS" VALUE="128"/>
        <PARAMETER NAME="C0.DDR4_tZQINIT" VALUE="256"/>
        <PARAMETER NAME="C0.DDR4_tCCD_3ds" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_CLKOUTPHY_MODE" VALUE="VCO_2X"/>
        <PARAMETER NAME="C0.DDR4_CLKOUT0_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_CLKOUT1_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CLKFBOUT_MULT" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="CAL_INPUT_CLK_PERIOD" VALUE="3332"/>
        <PARAMETER NAME="C0.DDR4_CLKIN_PERIOD" VALUE="3332"/>
        <PARAMETER NAME="C0.DDR4_HR_MIN_FREQ" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DCI_CASCADE_CUTOFF" VALUE="938"/>
        <PARAMETER NAME="C0.DDR4_IS_FASTER_SPEED_RAM" VALUE="No"/>
        <PARAMETER NAME="C0.DDR4_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_AXI_ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="C0.DDR4_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_MEM_SIZE" VALUE="17179869184"/>
        <PARAMETER NAME="C0.DDR4_UI_CLOCK" VALUE="300000000"/>
        <PARAMETER NAME="C0.DDR4_CA_MIRROR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_IS_CUSTOM" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AUTO_AP_COL_A3" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_MCS_ECC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_Slot" VALUE="1"/>
        <PARAMETER NAME="C0.APP_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.APP_MASK_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C0.DDR4_StackHeight" VALUE="1"/>
        <PARAMETER NAME="CUSTOM_PART_ATTRIBUTES" VALUE="NONE"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="100"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT0_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT1_DIVIDE" VALUE="15"/>
        <PARAMETER NAME="CLKOUT2_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT3_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT4_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT6_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="Debug_Signal" VALUE="Disable"/>
        <PARAMETER NAME="Simulation_Mode" VALUE="0"/>
        <PARAMETER NAME="IOPowerReduction" VALUE="OFF"/>
        <PARAMETER NAME="Enable_SysPorts" VALUE="true"/>
        <PARAMETER NAME="Phy_Only" VALUE="Complete_Memory_Controller"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="C0_CLOCK_BOARD_INTERFACE" VALUE="default_300mhz_clk2"/>
        <PARAMETER NAME="IS_FROM_PHY" VALUE="1"/>
        <PARAMETER NAME="RECONFIG_XSDB_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="AL_SEL" VALUE="0"/>
        <PARAMETER NAME="Example_TG" VALUE="SIMPLE_TG"/>
        <PARAMETER NAME="C0.DDR4_Clamshell" VALUE="false"/>
        <PARAMETER NAME="C0.MIGRATION" VALUE="false"/>
        <PARAMETER NAME="TIMING_OP1" VALUE="false"/>
        <PARAMETER NAME="TIMING_OP2" VALUE="false"/>
        <PARAMETER NAME="TIMING_3DS" VALUE="false"/>
        <PARAMETER NAME="SET_DW_TO_40" VALUE="false"/>
        <PARAMETER NAME="DIFF_TERM_SYSCLK" VALUE="false"/>
        <PARAMETER NAME="C0_DDR4_BOARD_INTERFACE" VALUE="ddr4_sdram_c2"/>
        <PARAMETER NAME="C0.DDR4_TimePeriod" VALUE="833"/>
        <PARAMETER NAME="C0.DDR4_InputClockPeriod" VALUE="3332"/>
        <PARAMETER NAME="C0.DDR4_Specify_MandD" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_PhyClockRatio" VALUE="4:1"/>
        <PARAMETER NAME="C0.DDR4_MemoryType" VALUE="RDIMMs"/>
        <PARAMETER NAME="C0.DDR4_MemoryPart" VALUE="MTA18ASF2G72PZ-2G3"/>
        <PARAMETER NAME="C0.DDR4_MemoryVoltage" VALUE="1.2V"/>
        <PARAMETER NAME="C0.DDR4_DataWidth" VALUE="72"/>
        <PARAMETER NAME="C0.DDR4_DataMask" VALUE="NONE"/>
        <PARAMETER NAME="C0.DDR4_Ecc" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_AxiSelection" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_Ordering" VALUE="Normal"/>
        <PARAMETER NAME="C0.DDR4_BurstLength" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_BurstType" VALUE="Sequential"/>
        <PARAMETER NAME="C0.DDR4_OutputDriverImpedenceControl" VALUE="RZQ/7"/>
        <PARAMETER NAME="C0.DDR4_OnDieTermination" VALUE="RZQ/6"/>
        <PARAMETER NAME="C0.DDR4_CasLatency" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_CasWriteLatency" VALUE="12"/>
        <PARAMETER NAME="C0.DDR4_ChipSelect" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_isCKEShared" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AxiDataWidth" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_AxiArbitrationScheme" VALUE="RD_PRI_REG"/>
        <PARAMETER NAME="C0.DDR4_AxiNarrowBurst" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AxiAddressWidth" VALUE="34"/>
        <PARAMETER NAME="C0.DDR4_AxiIDWidth" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_Capacity" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_Mem_Add_Map" VALUE="ROW_COLUMN_BANK_INTLV"/>
        <PARAMETER NAME="C0.DDR4_MemoryName" VALUE="MainMemory"/>
        <PARAMETER NAME="C0.DDR4_AutoPrecharge" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_UserRefresh_ZQCS" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_CustomParts" VALUE="no_file_loaded"/>
        <PARAMETER NAME="C0.DDR4_isCustom" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_SELF_REFRESH" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="100"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="CLKOUT6" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_ddr4_mem02_0"/>
        <PARAMETER NAME="No_Controller" VALUE="1"/>
        <PARAMETER NAME="System_Clock" VALUE="Differential"/>
        <PARAMETER NAME="Reference_Clock" VALUE="Differential"/>
        <PARAMETER NAME="IO_Power_Reduction" VALUE="false"/>
        <PARAMETER NAME="DCI_Cascade" VALUE="false"/>
        <PARAMETER NAME="Default_Bank_Selections" VALUE="false"/>
        <PARAMETER NAME="PARTIAL_RECONFIG_FLOW_MIG" VALUE="false"/>
        <PARAMETER NAME="MCS_DBG_EN" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TREFI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TRFC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TXPR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TREFI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TRFC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TXPR" VALUE="5"/>
        <PARAMETER NAME="C0.ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.BANK_GROUP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.StackHeight" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x006000000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0063FFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="c0_init_calib_complete" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_calib_concat" PORT="In2"/>
            <CONNECTION INSTANCE="memory_calib_vector_concat" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dbg_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="c0_sys_clk_p" SIGIS="clk" SIGNAME="memory_ddr4_mem02_c0_sys_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM02_DIFF_CLK_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_sys_clk_n" SIGIS="clk" SIGNAME="memory_ddr4_mem02_c0_sys_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM02_DIFF_CLK_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="dbg_bus" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="16" NAME="c0_ddr4_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM02_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM02_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM02_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM02_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="71" NAME="c0_ddr4_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM02_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="c0_ddr4_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM02_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="c0_ddr4_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM02_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM02_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_parity" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_parity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM02_par"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM02_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_reset_n" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM02_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_act_n" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM02_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_ddr4_mem02_c0_ddr4_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM02_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_ddr4_mem02_c0_ddr4_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM02_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="c0_ddr4_ui_clk" SIGIS="clk" SIGNAME="memory_ddr4_mem02_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ddr4_mem02_ui_clk"/>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="aclk"/>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem02" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="m_axi_aclk"/>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_ui_clk_sync_rst" SIGIS="rst" SIGNAME="memory_ddr4_mem02_c0_ddr4_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem02" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_aresetn" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem02_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem02" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_ctrl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_ctrl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_interrupt" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="33" NAME="c0_ddr4_s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr4_s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr4_s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="c0_ddr4_s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="c0_ddr4_s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_wlast" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_s_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="33" NAME="c0_ddr4_s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr4_s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr4_s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_rlast" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_s_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="511" NAME="c0_ddr4_s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="addn_ui_clkout1" SIGIS="clk"/>
        <PORT DIR="I" NAME="sys_rst" SIGIS="rst" SIGNAME="External_Ports_ddr4_mem02_sys_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ddr4_mem02_sys_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_DDR4_MEM02_DIFF_CLK" NAME="C0_SYS_CLK" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="c0_sys_clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="c0_sys_clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_ddr4_mem02_C0_DDR4" DATAWIDTH="72" NAME="C0_DDR4" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
          <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="c0_ddr4_act_n"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="c0_ddr4_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="c0_ddr4_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="c0_ddr4_bg"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="c0_ddr4_ck_c"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="c0_ddr4_ck_t"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="c0_ddr4_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="c0_ddr4_cs_n"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="c0_ddr4_dq"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="c0_ddr4_dqs_c"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="c0_ddr4_dqs_t"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="c0_ddr4_odt"/>
            <PORTMAP LOGICAL="PAR" PHYSICAL="c0_ddr4_parity"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="c0_ddr4_reset_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_ddr4_mem02_ctrl_cc_M_AXI" DATAWIDTH="32" NAME="C0_DDR4_S_AXI_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem02_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c0_ddr4_s_axi_ctrl_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c0_ddr4_s_axi_ctrl_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c0_ddr4_s_axi_ctrl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c0_ddr4_s_axi_ctrl_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c0_ddr4_s_axi_ctrl_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c0_ddr4_s_axi_ctrl_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_vip_DDR4_MEM02_M_AXI" DATAWIDTH="512" NAME="C0_DDR4_S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem02_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c0_ddr4_s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="c0_ddr4_s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="c0_ddr4_s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="c0_ddr4_s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="c0_ddr4_s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="c0_ddr4_s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="c0_ddr4_s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="c0_ddr4_s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c0_ddr4_s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="c0_ddr4_s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c0_ddr4_s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c0_ddr4_s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="c0_ddr4_s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="c0_ddr4_s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="c0_ddr4_s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="c0_ddr4_s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="c0_ddr4_s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="c0_ddr4_s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="c0_ddr4_s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c0_ddr4_s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="c0_ddr4_s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c0_ddr4_s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="c0_ddr4_s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c0_ddr4_s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c0_ddr4_s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c0_ddr4_s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c0_ddr4_s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="c0_ddr4_s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="c0_ddr4_s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c0_ddr4_s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c0_ddr4_s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c0_ddr4_s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c0_ddr4_s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="c0_ddr4_s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c0_ddr4_s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="c0_ddr4_s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c0_ddr4_s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/memory/ddr4_mem02_ctrl_cc" HWVERSION="2.1" INSTANCE="memory_ddr4_mem02_ctrl_cc" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_ddr4_mem02_ctrl_cc_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="memory_psr_ctrl_interconnect_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ctrl_interconnect" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="memory_ddr4_mem02_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem02_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem02" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_ctrl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_ctrl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_ctrl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_ctrl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_ctrl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_ctrl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_ctrl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_ctrl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_ctrl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_ctrl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_ctrl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_ctrl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_ctrl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_ctrl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_ctrl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_ctrl_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_ctrl_DDR4_MEM02_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_ddr4_mem02_ctrl_cc_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem02_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/memory/ddr4_mem03" HWVERSION="2.2" INSTANCE="memory_ddr4_mem03" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ddr4" VLNV="xilinx.com:ip:ddr4:2.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ddr4;v=v2_2;d=pg150-ultrascale-memory-ip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C0.ControllerType" VALUE="DDR4_SDRAM"/>
        <PARAMETER NAME="C0.APP_ADDR_WIDTH" VALUE="31"/>
        <PARAMETER NAME="C0.MEM_TYPE" VALUE="DDR4"/>
        <PARAMETER NAME="C0.BUFG_LOC_1" VALUE="X0Y70"/>
        <PARAMETER NAME="C0.BUFG_LOC_2" VALUE="X0Y11"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_1" VALUE="X0Y11"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_2" VALUE="X0Y10"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.MMCM_IDX_BANK" VALUE="1"/>
        <PARAMETER NAME="C0.CENTER_BANK_CLOCK_REGION" VALUE="0"/>
        <PARAMETER NAME="C0.CENTER_BANK_MMCME3_ADV_SITE" VALUE="0"/>
        <PARAMETER NAME="C0.SYSCLK_CENTER_INFO" VALUE="FALSE"/>
        <PARAMETER NAME="PING_PONG_PHY" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CS_ADDR" VALUE="31"/>
        <PARAMETER NAME="C0.DDR4_VrefVoltage" VALUE="0.84"/>
        <PARAMETER NAME="C0.DDR4_AL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DQ_WIDTH" VALUE="72"/>
        <PARAMETER NAME="C0.DDR4_nCK_PER_CLK" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_DM_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C0.DDR4_DQS_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0.DDR4_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_MEM_DEVICE_WIDTH" VALUE="72"/>
        <PARAMETER NAME="C0.DDR4_USE_DM_PORT" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_ROW_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.DDR4_BANK_GROUP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_MEMORY_TYPE" VALUE="RDIMMs"/>
        <PARAMETER NAME="C0.DDR4_MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
        <PARAMETER NAME="C0.DDR4_DATA_MASK" VALUE="18"/>
        <PARAMETER NAME="C0.DDR4_COLUMN_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_SPEED_GRADE" VALUE="083"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY" VALUE="16GB"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY_MB" VALUE="8192"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY_GB" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_COMP_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="C0.DDR4_MEM_COMP_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_DATABITS_PER_STROBE" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_MODEL_SPEED_GRADE" VALUE="DDR4_833_Timing"/>
        <PARAMETER NAME="C0.DDR4_RANK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_IO_VOLTAGE" VALUE="1.2V"/>
        <PARAMETER NAME="C0.DDR4_MIN_PERIOD" VALUE="833"/>
        <PARAMETER NAME="C0.DDR4_MAX_PERIOD" VALUE="1600"/>
        <PARAMETER NAME="C0.DDR4_MR0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_MR2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nAL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BURST_MODE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BURST_TYPE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CWL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_OUTPUT_DRV" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_RTT_NOM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_RTT_WR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_MEM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DBAW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tCK" VALUE="833"/>
        <PARAMETER NAME="C0.DDR4_Configuration" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tCKE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tFAW" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_tFAW_dlr" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_tMRD" VALUE="2"/>
        <PARAMETER NAME="C0.DDR4_tRAS" VALUE="39"/>
        <PARAMETER NAME="C0.DDR4_tRCD" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_tREFI" VALUE="9363"/>
        <PARAMETER NAME="C0.DDR4_tRFC" VALUE="421"/>
        <PARAMETER NAME="C0.DDR4_tRFC_dlr" VALUE="145"/>
        <PARAMETER NAME="C0.DDR4_tRP" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_tWR" VALUE="19"/>
        <PARAMETER NAME="C0.DDR4_tRRD"/>
        <PARAMETER NAME="C0.DDR4_tRTP" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_tRRD_S" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tRRD_L" VALUE="6"/>
        <PARAMETER NAME="C0.DDR4_tRRD_dlr" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tWTR"/>
        <PARAMETER NAME="C0.DDR4_tWTR_S" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tWTR_L" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_tXPR" VALUE="109"/>
        <PARAMETER NAME="C0.DDR4_tZQI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tZQCS" VALUE="128"/>
        <PARAMETER NAME="C0.DDR4_tZQINIT" VALUE="256"/>
        <PARAMETER NAME="C0.DDR4_tCCD_3ds" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_CLKOUTPHY_MODE" VALUE="VCO_2X"/>
        <PARAMETER NAME="C0.DDR4_CLKOUT0_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_CLKOUT1_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CLKFBOUT_MULT" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="CAL_INPUT_CLK_PERIOD" VALUE="3332"/>
        <PARAMETER NAME="C0.DDR4_CLKIN_PERIOD" VALUE="3332"/>
        <PARAMETER NAME="C0.DDR4_HR_MIN_FREQ" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DCI_CASCADE_CUTOFF" VALUE="938"/>
        <PARAMETER NAME="C0.DDR4_IS_FASTER_SPEED_RAM" VALUE="No"/>
        <PARAMETER NAME="C0.DDR4_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_AXI_ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="C0.DDR4_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_MEM_SIZE" VALUE="17179869184"/>
        <PARAMETER NAME="C0.DDR4_UI_CLOCK" VALUE="300000000"/>
        <PARAMETER NAME="C0.DDR4_CA_MIRROR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_IS_CUSTOM" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AUTO_AP_COL_A3" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_MCS_ECC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_Slot" VALUE="1"/>
        <PARAMETER NAME="C0.APP_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.APP_MASK_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C0.DDR4_StackHeight" VALUE="1"/>
        <PARAMETER NAME="CUSTOM_PART_ATTRIBUTES" VALUE="NONE"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="100"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT0_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT1_DIVIDE" VALUE="15"/>
        <PARAMETER NAME="CLKOUT2_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT3_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT4_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT6_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="Debug_Signal" VALUE="Disable"/>
        <PARAMETER NAME="Simulation_Mode" VALUE="0"/>
        <PARAMETER NAME="IOPowerReduction" VALUE="OFF"/>
        <PARAMETER NAME="Enable_SysPorts" VALUE="true"/>
        <PARAMETER NAME="Phy_Only" VALUE="Complete_Memory_Controller"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="C0_CLOCK_BOARD_INTERFACE" VALUE="default_300mhz_clk3"/>
        <PARAMETER NAME="IS_FROM_PHY" VALUE="1"/>
        <PARAMETER NAME="RECONFIG_XSDB_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="AL_SEL" VALUE="0"/>
        <PARAMETER NAME="Example_TG" VALUE="SIMPLE_TG"/>
        <PARAMETER NAME="C0.DDR4_Clamshell" VALUE="false"/>
        <PARAMETER NAME="C0.MIGRATION" VALUE="false"/>
        <PARAMETER NAME="TIMING_OP1" VALUE="false"/>
        <PARAMETER NAME="TIMING_OP2" VALUE="false"/>
        <PARAMETER NAME="TIMING_3DS" VALUE="false"/>
        <PARAMETER NAME="SET_DW_TO_40" VALUE="false"/>
        <PARAMETER NAME="DIFF_TERM_SYSCLK" VALUE="false"/>
        <PARAMETER NAME="C0_DDR4_BOARD_INTERFACE" VALUE="ddr4_sdram_c3"/>
        <PARAMETER NAME="C0.DDR4_TimePeriod" VALUE="833"/>
        <PARAMETER NAME="C0.DDR4_InputClockPeriod" VALUE="3332"/>
        <PARAMETER NAME="C0.DDR4_Specify_MandD" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_PhyClockRatio" VALUE="4:1"/>
        <PARAMETER NAME="C0.DDR4_MemoryType" VALUE="RDIMMs"/>
        <PARAMETER NAME="C0.DDR4_MemoryPart" VALUE="MTA18ASF2G72PZ-2G3"/>
        <PARAMETER NAME="C0.DDR4_MemoryVoltage" VALUE="1.2V"/>
        <PARAMETER NAME="C0.DDR4_DataWidth" VALUE="72"/>
        <PARAMETER NAME="C0.DDR4_DataMask" VALUE="NONE"/>
        <PARAMETER NAME="C0.DDR4_Ecc" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_AxiSelection" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_Ordering" VALUE="Normal"/>
        <PARAMETER NAME="C0.DDR4_BurstLength" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_BurstType" VALUE="Sequential"/>
        <PARAMETER NAME="C0.DDR4_OutputDriverImpedenceControl" VALUE="RZQ/7"/>
        <PARAMETER NAME="C0.DDR4_OnDieTermination" VALUE="RZQ/6"/>
        <PARAMETER NAME="C0.DDR4_CasLatency" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_CasWriteLatency" VALUE="12"/>
        <PARAMETER NAME="C0.DDR4_ChipSelect" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_isCKEShared" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AxiDataWidth" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_AxiArbitrationScheme" VALUE="RD_PRI_REG"/>
        <PARAMETER NAME="C0.DDR4_AxiNarrowBurst" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AxiAddressWidth" VALUE="34"/>
        <PARAMETER NAME="C0.DDR4_AxiIDWidth" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_Capacity" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_Mem_Add_Map" VALUE="ROW_COLUMN_BANK_INTLV"/>
        <PARAMETER NAME="C0.DDR4_MemoryName" VALUE="MainMemory"/>
        <PARAMETER NAME="C0.DDR4_AutoPrecharge" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_UserRefresh_ZQCS" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_CustomParts" VALUE="no_file_loaded"/>
        <PARAMETER NAME="C0.DDR4_isCustom" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_SELF_REFRESH" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="100"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="CLKOUT6" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_ddr4_mem03_0"/>
        <PARAMETER NAME="No_Controller" VALUE="1"/>
        <PARAMETER NAME="System_Clock" VALUE="Differential"/>
        <PARAMETER NAME="Reference_Clock" VALUE="Differential"/>
        <PARAMETER NAME="IO_Power_Reduction" VALUE="false"/>
        <PARAMETER NAME="DCI_Cascade" VALUE="false"/>
        <PARAMETER NAME="Default_Bank_Selections" VALUE="false"/>
        <PARAMETER NAME="PARTIAL_RECONFIG_FLOW_MIG" VALUE="false"/>
        <PARAMETER NAME="MCS_DBG_EN" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TREFI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TRFC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TXPR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TREFI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TRFC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TXPR" VALUE="5"/>
        <PARAMETER NAME="C0.ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.BANK_GROUP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.StackHeight" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x007000000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0073FFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="c0_init_calib_complete" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_calib_concat" PORT="In3"/>
            <CONNECTION INSTANCE="memory_calib_vector_concat" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dbg_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="c0_sys_clk_p" SIGIS="clk" SIGNAME="memory_ddr4_mem03_c0_sys_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM03_DIFF_CLK_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_sys_clk_n" SIGIS="clk" SIGNAME="memory_ddr4_mem03_c0_sys_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM03_DIFF_CLK_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="dbg_bus" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="16" NAME="c0_ddr4_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM03_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM03_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM03_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM03_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="71" NAME="c0_ddr4_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM03_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="c0_ddr4_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM03_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="c0_ddr4_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM03_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM03_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_parity" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_parity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM03_par"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM03_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_reset_n" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM03_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_act_n" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM03_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_ddr4_mem03_c0_ddr4_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM03_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_ddr4_mem03_c0_ddr4_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM03_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="c0_ddr4_ui_clk" SIGIS="clk" SIGNAME="memory_ddr4_mem03_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ddr4_mem03_ui_clk"/>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="aclk"/>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem03" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="m_axi_aclk"/>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_ui_clk_sync_rst" SIGIS="rst" SIGNAME="memory_ddr4_mem03_c0_ddr4_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem03" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_aresetn" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem03_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem03" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_ctrl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_ctrl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_interrupt" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="33" NAME="c0_ddr4_s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr4_s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr4_s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="c0_ddr4_s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="c0_ddr4_s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_wlast" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_s_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="33" NAME="c0_ddr4_s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr4_s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr4_s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_rlast" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_s_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="511" NAME="c0_ddr4_s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="addn_ui_clkout1" SIGIS="clk"/>
        <PORT DIR="I" NAME="sys_rst" SIGIS="rst" SIGNAME="External_Ports_ddr4_mem03_sys_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ddr4_mem03_sys_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_DDR4_MEM03_DIFF_CLK" NAME="C0_SYS_CLK" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="c0_sys_clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="c0_sys_clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_ddr4_mem03_C0_DDR4" DATAWIDTH="72" NAME="C0_DDR4" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
          <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="c0_ddr4_act_n"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="c0_ddr4_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="c0_ddr4_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="c0_ddr4_bg"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="c0_ddr4_ck_c"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="c0_ddr4_ck_t"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="c0_ddr4_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="c0_ddr4_cs_n"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="c0_ddr4_dq"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="c0_ddr4_dqs_c"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="c0_ddr4_dqs_t"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="c0_ddr4_odt"/>
            <PORTMAP LOGICAL="PAR" PHYSICAL="c0_ddr4_parity"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="c0_ddr4_reset_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_ddr4_mem03_ctrl_cc_M_AXI" DATAWIDTH="32" NAME="C0_DDR4_S_AXI_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem03_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c0_ddr4_s_axi_ctrl_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c0_ddr4_s_axi_ctrl_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c0_ddr4_s_axi_ctrl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c0_ddr4_s_axi_ctrl_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c0_ddr4_s_axi_ctrl_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c0_ddr4_s_axi_ctrl_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_vip_DDR4_MEM03_M_AXI" DATAWIDTH="512" NAME="C0_DDR4_S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem03_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c0_ddr4_s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="c0_ddr4_s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="c0_ddr4_s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="c0_ddr4_s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="c0_ddr4_s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="c0_ddr4_s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="c0_ddr4_s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="c0_ddr4_s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c0_ddr4_s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="c0_ddr4_s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c0_ddr4_s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c0_ddr4_s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="c0_ddr4_s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="c0_ddr4_s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="c0_ddr4_s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="c0_ddr4_s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="c0_ddr4_s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="c0_ddr4_s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="c0_ddr4_s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c0_ddr4_s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="c0_ddr4_s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c0_ddr4_s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="c0_ddr4_s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c0_ddr4_s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c0_ddr4_s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c0_ddr4_s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c0_ddr4_s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="c0_ddr4_s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="c0_ddr4_s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c0_ddr4_s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c0_ddr4_s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c0_ddr4_s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c0_ddr4_s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="c0_ddr4_s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c0_ddr4_s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="c0_ddr4_s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c0_ddr4_s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/memory/ddr4_mem03_ctrl_cc" HWVERSION="2.1" INSTANCE="memory_ddr4_mem03_ctrl_cc" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_ddr4_mem03_ctrl_cc_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="memory_psr_ctrl_interconnect_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ctrl_interconnect" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="memory_ddr4_mem03_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem03_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem03" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_ctrl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_ctrl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_ctrl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_ctrl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_ctrl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_ctrl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_ctrl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_ctrl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_ctrl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_ctrl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_ctrl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_ctrl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_ctrl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_ctrl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_ctrl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_ctrl_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_ctrl_DDR4_MEM03_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_ddr4_mem03_ctrl_cc_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem03_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/memory/interconnect_ddrmem_ctrl" HWVERSION="2.1" INSTANCE="memory_interconnect_ddrmem_ctrl" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_crossbar" VLNV="xilinx.com:ip:axi_crossbar:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_NUM_SLAVE_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_MASTER_SLOTS" VALUE="4"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="26"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_NUM_ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BASE_ADDR" VALUE="0x0000000001030000000000000102000000000000010100000000000001000000"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="0x00000010000000100000001000000010"/>
        <PARAMETER NAME="C_S_AXI_BASE_ID" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_THREAD_ID_WIDTH" VALUE="0x00000000"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_WRITE_CONNECTIVITY" VALUE="0x00000001000000010000000100000001"/>
        <PARAMETER NAME="C_M_AXI_READ_CONNECTIVITY" VALUE="0x00000001000000010000000100000001"/>
        <PARAMETER NAME="C_R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_SINGLE_THREAD" VALUE="0x00000001"/>
        <PARAMETER NAME="C_S_AXI_WRITE_ACCEPTANCE" VALUE="0x00000001"/>
        <PARAMETER NAME="C_S_AXI_READ_ACCEPTANCE" VALUE="0x00000001"/>
        <PARAMETER NAME="C_M_AXI_WRITE_ISSUING" VALUE="0x00000001000000010000000100000001"/>
        <PARAMETER NAME="C_M_AXI_READ_ISSUING" VALUE="0x00000001000000010000000100000001"/>
        <PARAMETER NAME="C_S_AXI_ARB_PRIORITY" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_SECURE" VALUE="0x00000000000000000000000000000000"/>
        <PARAMETER NAME="C_CONNECTIVITY_MODE" VALUE="0"/>
        <PARAMETER NAME="ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="4"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
        <PARAMETER NAME="STRATEGY" VALUE="1"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONNECTIVITY_MODE" VALUE="SASD"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="M00_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="S00_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S01_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S02_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S03_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S04_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S05_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S06_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S07_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S08_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S09_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S10_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S11_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S12_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S13_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S14_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S15_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S00_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S01_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S02_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S03_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S04_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S05_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S06_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S07_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S08_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S09_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S10_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S11_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S12_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S13_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S14_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S15_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S00_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S01_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S02_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S03_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S04_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S05_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S06_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S07_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S08_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S09_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S10_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S11_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S12_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S13_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S14_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S15_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="M00_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M01_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M02_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M03_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M04_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M05_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M06_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M07_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M08_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M09_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M10_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M11_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M12_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M13_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M14_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M15_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M00_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M01_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M02_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M03_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M04_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M05_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M06_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M07_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M08_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M09_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M10_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M11_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M12_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M13_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M14_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M15_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="M00_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M01_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M02_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M03_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M04_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M05_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M06_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M07_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M08_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M09_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M10_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M11_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M12_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M13_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M14_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M15_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="S00_SINGLE_THREAD" VALUE="1"/>
        <PARAMETER NAME="S01_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S02_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S03_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S04_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S05_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S06_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S07_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S08_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S09_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S10_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S11_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S12_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S13_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S14_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S15_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_BASE_ID" VALUE="0x00000000"/>
        <PARAMETER NAME="S01_BASE_ID" VALUE="0x00000001"/>
        <PARAMETER NAME="S02_BASE_ID" VALUE="0x00000002"/>
        <PARAMETER NAME="S03_BASE_ID" VALUE="0x00000003"/>
        <PARAMETER NAME="S04_BASE_ID" VALUE="0x00000004"/>
        <PARAMETER NAME="S05_BASE_ID" VALUE="0x00000005"/>
        <PARAMETER NAME="S06_BASE_ID" VALUE="0x00000006"/>
        <PARAMETER NAME="S07_BASE_ID" VALUE="0x00000007"/>
        <PARAMETER NAME="S08_BASE_ID" VALUE="0x00000008"/>
        <PARAMETER NAME="S09_BASE_ID" VALUE="0x00000009"/>
        <PARAMETER NAME="S10_BASE_ID" VALUE="0x0000000a"/>
        <PARAMETER NAME="S11_BASE_ID" VALUE="0x0000000b"/>
        <PARAMETER NAME="S12_BASE_ID" VALUE="0x0000000c"/>
        <PARAMETER NAME="S13_BASE_ID" VALUE="0x0000000d"/>
        <PARAMETER NAME="S14_BASE_ID" VALUE="0x0000000e"/>
        <PARAMETER NAME="S15_BASE_ID" VALUE="0x0000000f"/>
        <PARAMETER NAME="M00_A00_BASE_ADDR" VALUE="0x0000000001000000"/>
        <PARAMETER NAME="M00_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A00_BASE_ADDR" VALUE="0x0000000001010000"/>
        <PARAMETER NAME="M01_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A00_BASE_ADDR" VALUE="0x0000000001020000"/>
        <PARAMETER NAME="M02_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A00_BASE_ADDR" VALUE="0x0000000001030000"/>
        <PARAMETER NAME="M03_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A00_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="M00_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A00_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="M01_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A00_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="M02_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A00_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="M03_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_interconnect_ddrmem_ctrl_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="memory_psr_ctrl_interconnect_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ctrl_interconnect" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="103" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_awprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="s_axi_awprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="s_axi_awprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="s_axi_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="s_axi_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="s_axi_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="s_axi_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="s_axi_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="s_axi_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="s_axi_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="s_axi_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="s_axi_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="s_axi_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="103" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="s_axi_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="s_axi_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_arprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="s_axi_arprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="s_axi_arprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="s_axi_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="s_axi_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="s_axi_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="s_axi_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="s_axi_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="s_axi_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="s_axi_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="s_axi_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI_CTRL" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_interconnect_ddrmem_ctrl_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_interconnect_ddrmem_ctrl_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_interconnect_ddrmem_ctrl_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_interconnect_ddrmem_ctrl_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/memory/plram_mem00" HWVERSION="4.1" INSTANCE="memory_plram_mem00" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_1;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="0"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_plram_mem00_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x003000000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x00300001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="rst" SIGNAME="memory_plram_mem00_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="clk" SIGNAME="memory_plram_mem00_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="memory_plram_mem00_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_b" SIGIS="rst" SIGNAME="memory_plram_mem00_bram_rst_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00_bram" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_b" SIGIS="clk" SIGNAME="memory_plram_mem00_bram_clk_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00_bram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_b" SIGIS="undef" SIGNAME="memory_plram_mem00_bram_en_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00_bram" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="bram_we_b" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_bram_we_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00_bram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="bram_addr_b" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_bram_addr_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00_bram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="bram_wrdata_b" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_bram_wrdata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00_bram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="bram_rddata_b" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_bram_rddata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00_bram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_PLRAM_MEM00_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_plram_mem00_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_a"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_a"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_a"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_a"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_a"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_a"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_plram_mem00_BRAM_PORTB" NAME="BRAM_PORTB" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_b"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_b"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_b"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_b"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_b"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_b"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_b"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/memory/plram_mem00_bram" HWVERSION="8.4" INSTANCE="memory_plram_mem00_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="512"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="512"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="512"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="512"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="1"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="32"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     123.75144 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_plram_mem00_bram_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="512"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="2048"/>
        <PARAMETER NAME="Read_Width_A" VALUE="512"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="512"/>
        <PARAMETER NAME="Read_Width_B" VALUE="512"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="true"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="memory_plram_mem00_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="rst" SIGNAME="memory_plram_mem00_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="memory_plram_mem00_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="memory_plram_mem00_bram_clk_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="bram_clk_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="rst" SIGNAME="memory_plram_mem00_bram_rst_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="bram_rst_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="memory_plram_mem00_bram_en_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="bram_en_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_bram_we_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="bram_we_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_bram_addr_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="bram_addr_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_bram_wrdata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="bram_wrdata_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_bram_rddata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="bram_rddata_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rsta_busy" SIGIS="undef"/>
        <PORT DIR="O" NAME="rstb_busy" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_plram_mem00_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_plram_mem00_BRAM_PORTB" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rstb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/memory/plram_mem01" HWVERSION="4.1" INSTANCE="memory_plram_mem01" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_1;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="0"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_plram_mem01_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x003000200000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x00300021FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="rst" SIGNAME="memory_plram_mem01_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="clk" SIGNAME="memory_plram_mem01_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="memory_plram_mem01_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_b" SIGIS="rst" SIGNAME="memory_plram_mem01_bram_rst_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01_bram" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_b" SIGIS="clk" SIGNAME="memory_plram_mem01_bram_clk_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01_bram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_b" SIGIS="undef" SIGNAME="memory_plram_mem01_bram_en_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01_bram" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="bram_we_b" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_bram_we_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01_bram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="bram_addr_b" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_bram_addr_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01_bram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="bram_wrdata_b" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_bram_wrdata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01_bram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="bram_rddata_b" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_bram_rddata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01_bram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_PLRAM_MEM01_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_plram_mem01_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_a"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_a"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_a"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_a"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_a"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_a"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_plram_mem01_BRAM_PORTB" NAME="BRAM_PORTB" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_b"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_b"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_b"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_b"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_b"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_b"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_b"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/memory/plram_mem01_bram" HWVERSION="8.4" INSTANCE="memory_plram_mem01_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="512"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="512"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="512"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="512"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="1"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="32"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     123.75144 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_plram_mem01_bram_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="512"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="2048"/>
        <PARAMETER NAME="Read_Width_A" VALUE="512"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="512"/>
        <PARAMETER NAME="Read_Width_B" VALUE="512"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="true"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="memory_plram_mem01_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="rst" SIGNAME="memory_plram_mem01_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="memory_plram_mem01_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="memory_plram_mem01_bram_clk_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="bram_clk_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="rst" SIGNAME="memory_plram_mem01_bram_rst_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="bram_rst_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="memory_plram_mem01_bram_en_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="bram_en_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_bram_we_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="bram_we_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_bram_addr_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="bram_addr_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_bram_wrdata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="bram_wrdata_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_bram_rddata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="bram_rddata_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rsta_busy" SIGIS="undef"/>
        <PORT DIR="O" NAME="rstb_busy" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_plram_mem01_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_plram_mem01_BRAM_PORTB" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rstb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/memory/plram_mem02" HWVERSION="4.1" INSTANCE="memory_plram_mem02" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_1;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="0"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_plram_mem02_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x003000400000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x00300041FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR2_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR2" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="rst" SIGNAME="memory_plram_mem02_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="clk" SIGNAME="memory_plram_mem02_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="memory_plram_mem02_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_b" SIGIS="rst" SIGNAME="memory_plram_mem02_bram_rst_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02_bram" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_b" SIGIS="clk" SIGNAME="memory_plram_mem02_bram_clk_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02_bram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_b" SIGIS="undef" SIGNAME="memory_plram_mem02_bram_en_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02_bram" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="bram_we_b" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_bram_we_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02_bram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="bram_addr_b" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_bram_addr_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02_bram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="bram_wrdata_b" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_bram_wrdata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02_bram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="bram_rddata_b" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_bram_rddata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02_bram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_PLRAM_MEM02_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_plram_mem02_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_a"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_a"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_a"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_a"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_a"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_a"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_plram_mem02_BRAM_PORTB" NAME="BRAM_PORTB" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_b"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_b"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_b"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_b"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_b"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_b"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_b"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/memory/plram_mem02_bram" HWVERSION="8.4" INSTANCE="memory_plram_mem02_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="512"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="512"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="512"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="512"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="1"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="32"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     123.75144 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_plram_mem02_bram_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="512"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="2048"/>
        <PARAMETER NAME="Read_Width_A" VALUE="512"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="512"/>
        <PARAMETER NAME="Read_Width_B" VALUE="512"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="true"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="memory_plram_mem02_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="rst" SIGNAME="memory_plram_mem02_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="memory_plram_mem02_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="memory_plram_mem02_bram_clk_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="bram_clk_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="rst" SIGNAME="memory_plram_mem02_bram_rst_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="bram_rst_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="memory_plram_mem02_bram_en_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="bram_en_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_bram_we_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="bram_we_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_bram_addr_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="bram_addr_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_bram_wrdata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="bram_wrdata_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_bram_rddata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="bram_rddata_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rsta_busy" SIGIS="undef"/>
        <PORT DIR="O" NAME="rstb_busy" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_plram_mem02_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_plram_mem02_BRAM_PORTB" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rstb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/memory/plram_mem03" HWVERSION="4.1" INSTANCE="memory_plram_mem03" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_1;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="0"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_plram_mem03_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x003000600000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x00300061FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR3_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR3" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="rst" SIGNAME="memory_plram_mem03_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="clk" SIGNAME="memory_plram_mem03_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="memory_plram_mem03_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_b" SIGIS="rst" SIGNAME="memory_plram_mem03_bram_rst_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03_bram" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_b" SIGIS="clk" SIGNAME="memory_plram_mem03_bram_clk_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03_bram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_b" SIGIS="undef" SIGNAME="memory_plram_mem03_bram_en_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03_bram" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="bram_we_b" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_bram_we_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03_bram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="bram_addr_b" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_bram_addr_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03_bram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="bram_wrdata_b" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_bram_wrdata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03_bram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="bram_rddata_b" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_bram_rddata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03_bram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_PLRAM_MEM03_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR3"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_plram_mem03_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_a"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_a"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_a"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_a"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_a"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_a"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_plram_mem03_BRAM_PORTB" NAME="BRAM_PORTB" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_b"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_b"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_b"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_b"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_b"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_b"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_b"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/memory/plram_mem03_bram" HWVERSION="8.4" INSTANCE="memory_plram_mem03_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="512"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="512"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="512"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="512"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="1"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="32"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     123.75144 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_plram_mem03_bram_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="512"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="2048"/>
        <PARAMETER NAME="Read_Width_A" VALUE="512"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="512"/>
        <PARAMETER NAME="Read_Width_B" VALUE="512"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="true"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="memory_plram_mem03_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="rst" SIGNAME="memory_plram_mem03_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="memory_plram_mem03_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="memory_plram_mem03_bram_clk_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="bram_clk_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="rst" SIGNAME="memory_plram_mem03_bram_rst_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="bram_rst_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="memory_plram_mem03_bram_en_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="bram_en_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_bram_we_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="bram_we_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_bram_addr_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="bram_addr_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_bram_wrdata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="bram_wrdata_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_bram_rddata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="bram_rddata_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rsta_busy" SIGIS="undef"/>
        <PORT DIR="O" NAME="rstb_busy" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_plram_mem03_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_plram_mem03_BRAM_PORTB" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rstb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/memory/psr_ctrl_interconnect" HWVERSION="5.0" INSTANCE="memory_psr_ctrl_interconnect" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_psr_ctrl_interconnect_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_aclk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="memory_psr_ctrl_interconnect_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM01" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM02" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM03" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/memory/psr_ddr4_mem00" HWVERSION="5.0" INSTANCE="memory_psr_ddr4_mem00" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_psr_ddr4_mem00_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="memory_ddr4_mem00_c0_ddr4_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem00_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_aresetn"/>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/memory/psr_ddr4_mem01" HWVERSION="5.0" INSTANCE="memory_psr_ddr4_mem01" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_psr_ddr4_mem01_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="memory_ddr4_mem01_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="memory_ddr4_mem01_c0_ddr4_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem01_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="m_axi_aresetn"/>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM01" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/memory/psr_ddr4_mem02" HWVERSION="5.0" INSTANCE="memory_psr_ddr4_mem02" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_psr_ddr4_mem02_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="memory_ddr4_mem02_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="memory_ddr4_mem02_c0_ddr4_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem02_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="m_axi_aresetn"/>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM02" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/memory/psr_ddr4_mem03" HWVERSION="5.0" INSTANCE="memory_psr_ddr4_mem03" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_psr_ddr4_mem03_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="memory_ddr4_mem03_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="memory_ddr4_mem03_c0_ddr4_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem03_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="m_axi_aresetn"/>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM03" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/memory/vip_DDR4_MEM00" HWVERSION="1.1" INSTANCE="memory_vip_DDR4_MEM00" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_DDR4_MEM00_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem00_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem00" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_DDR4_MEM00_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem00_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_ddr4_mem00_M00_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem00_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_ddr4_mem00"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/memory/vip_DDR4_MEM01" HWVERSION="1.1" INSTANCE="memory_vip_DDR4_MEM01" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_DDR4_MEM01_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="memory_ddr4_mem01_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem01_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem01" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem01_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem01" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_c0_ddr4_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01" PORT="c0_ddr4_s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_DDR4_MEM01_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem01_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_ddr4_mem01_M00_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem01_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_ddr4_mem01"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/memory/vip_DDR4_MEM02" HWVERSION="1.1" INSTANCE="memory_vip_DDR4_MEM02" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_DDR4_MEM02_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="memory_ddr4_mem02_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem02_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem02" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem02_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem02" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_c0_ddr4_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02" PORT="c0_ddr4_s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_DDR4_MEM02_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem02_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_ddr4_mem02_M00_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem02_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_ddr4_mem02"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/memory/vip_DDR4_MEM03" HWVERSION="1.1" INSTANCE="memory_vip_DDR4_MEM03" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_DDR4_MEM03_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="memory_ddr4_mem03_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem03_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem03" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem03_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem03" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_c0_ddr4_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03" PORT="c0_ddr4_s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_DDR4_MEM03_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem03_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_ddr4_mem03_M00_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem03_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_ddr4_mem03"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/memory/vip_PLRAM_MEM00" HWVERSION="1.1" INSTANCE="memory_vip_PLRAM_MEM00" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_PLRAM_MEM00_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem00_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_plram_mem00_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_PLRAM_MEM00_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_plram_mem00_M00_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_plram_mem00"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/memory/vip_PLRAM_MEM01" HWVERSION="1.1" INSTANCE="memory_vip_PLRAM_MEM01" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_PLRAM_MEM01_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem01_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_plram_mem01_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_PLRAM_MEM01_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_plram_mem01_M00_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_plram_mem01"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/memory/vip_PLRAM_MEM02" HWVERSION="1.1" INSTANCE="memory_vip_PLRAM_MEM02" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_PLRAM_MEM02_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR2_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR2" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem02_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_plram_mem02_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_PLRAM_MEM02_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_plram_mem02_M00_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_plram_mem02"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/memory/vip_PLRAM_MEM03" HWVERSION="1.1" INSTANCE="memory_vip_PLRAM_MEM03" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_PLRAM_MEM03_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR3_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR3" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_plram_mem03_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_plram_mem03_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_PLRAM_MEM03_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_plram_mem03_M00_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_plram_mem03"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/memory/vip_ctrl_DDR4_MEM00" HWVERSION="1.1" INSTANCE="memory_vip_ctrl_DDR4_MEM00" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_ctrl_DDR4_MEM00_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="memory_psr_ctrl_interconnect_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ctrl_interconnect" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_ctrl_DDR4_MEM00_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_interconnect_ddrmem_ctrl_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/memory/vip_ctrl_DDR4_MEM01" HWVERSION="1.1" INSTANCE="memory_vip_ctrl_DDR4_MEM01" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_ctrl_DDR4_MEM01_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="memory_psr_ctrl_interconnect_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ctrl_interconnect" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem01_ctrl_cc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem01_ctrl_cc" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_ctrl_DDR4_MEM01_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_interconnect_ddrmem_ctrl_M01_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/memory/vip_ctrl_DDR4_MEM02" HWVERSION="1.1" INSTANCE="memory_vip_ctrl_DDR4_MEM02" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_ctrl_DDR4_MEM02_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="memory_psr_ctrl_interconnect_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ctrl_interconnect" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem02_ctrl_cc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem02_ctrl_cc" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_ctrl_DDR4_MEM02_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_interconnect_ddrmem_ctrl_M02_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/memory/vip_ctrl_DDR4_MEM03" HWVERSION="1.1" INSTANCE="memory_vip_ctrl_DDR4_MEM03" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_ctrl_DDR4_MEM03_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="memory_psr_ctrl_interconnect_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ctrl_interconnect" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem03_ctrl_cc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem03_ctrl_cc" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_ctrl_DDR4_MEM03_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_interconnect_ddrmem_ctrl_M03_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/reset/psr_aclk1_SLR0" HWVERSION="5.0" INSTANCE="reset_psr_aclk1_SLR0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_psr_aclk1_SLR0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_aclk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/reset/psr_aclk1_SLR1" HWVERSION="5.0" INSTANCE="reset_psr_aclk1_SLR1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_psr_aclk1_SLR1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_aclk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/reset/psr_aclk1_SLR2" HWVERSION="5.0" INSTANCE="reset_psr_aclk1_SLR2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_psr_aclk1_SLR2_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_aclk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/reset/psr_aclk1_SLR3" HWVERSION="5.0" INSTANCE="reset_psr_aclk1_SLR3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_psr_aclk1_SLR3_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_aclk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/reset/psr_aclk_SLR0" HWVERSION="5.0" INSTANCE="reset_psr_aclk_SLR0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_psr_aclk_SLR0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem00" PORT="aresetn"/>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="aresetn"/>
            <CONNECTION INSTANCE="interconnect_interconnect_s00_axi" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM00" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_plram_mem00" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/reset/psr_aclk_SLR1" HWVERSION="5.0" INSTANCE="reset_psr_aclk_SLR1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_psr_aclk_SLR1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem01" PORT="aresetn"/>
            <CONNECTION INSTANCE="interconnect_vip_s01_axi" PORT="aresetn"/>
            <CONNECTION INSTANCE="interconnect_interconnect_s01_axi" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM01" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_plram_mem01" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/reset/psr_aclk_SLR2" HWVERSION="5.0" INSTANCE="reset_psr_aclk_SLR2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_psr_aclk_SLR2_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR2_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem02" PORT="aresetn"/>
            <CONNECTION INSTANCE="interconnect_vip_s02_axi" PORT="aresetn"/>
            <CONNECTION INSTANCE="interconnect_interconnect_s02_axi" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM02" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_plram_mem02" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/reset/psr_aclk_SLR3" HWVERSION="5.0" INSTANCE="reset_psr_aclk_SLR3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_psr_aclk_SLR3_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR3_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_plram_mem03" PORT="aresetn"/>
            <CONNECTION INSTANCE="interconnect_vip_s03_axi" PORT="aresetn"/>
            <CONNECTION INSTANCE="interconnect_interconnect_s03_axi" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_vip_PLRAM_MEM03" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_plram_mem03" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
