Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "D:/Nexys2_Lcd_Controll_Prj_using_EPC/blaze/hdl/blaze.v" in library work
Module <blaze> compiled
Module <blaze_microblaze_0_wrapper> compiled
Module <blaze_mb_plb_wrapper> compiled
Module <blaze_ilmb_wrapper> compiled
Module <blaze_dlmb_wrapper> compiled
Module <blaze_dlmb_cntlr_wrapper> compiled
Module <blaze_ilmb_cntlr_wrapper> compiled
Module <blaze_lmb_bram_wrapper> compiled
Module <blaze_dip_switches_wrapper> compiled
Module <blaze_leds_wrapper> compiled
Module <blaze_rs232_wrapper> compiled
Module <blaze_clock_generator_0_wrapper> compiled
Module <blaze_mdm_0_wrapper> compiled
Module <blaze_proc_sys_reset_0_wrapper> compiled
Compiling verilog file "SevenSegment.v" in library work
Module <blaze_xps_epc_0_wrapper> compiled
Module <SevenSegment> compiled
Module <SegmentDecoder> compiled
Compiling verilog file "Lcd_Controller.v" in library work
Module <CounterRefresh> compiled
Compiling verilog file "top.v" in library work
Module <Lcd_Controller> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work> with parameters.
	LCD_CONTROL_ADDR = "100100"
	LCD_DATA_ADDR = "100000"

Analyzing hierarchy for module <Lcd_Controller> in library <work> with parameters.
	stCheckBusy = "0111"
	stClearEn = "0110"
	stElevenDelay = "0101"
	stIdle = "0000"
	stOneDelay = "1001"
	stRead = "0001"
	stSetEn = "0100"
	stTwoDelay = "0011"
	stWaitBusyClear = "1000"
	stWrite = "0010"

Analyzing hierarchy for module <SevenSegment> in library <work>.

Analyzing hierarchy for module <SegmentDecoder> in library <work> with parameters.
	BLANK = "1111111"
	EIGHT = "0000000"
	ELEVEN = "1100000"
	FIFTEEN = "0111000"
	FIVE = "0100100"
	FOUR = "1001100"
	FOURTEEN = "0110000"
	NINE = "0000100"
	ONE = "1001111"
	SEVEN = "0001111"
	SIX = "0100000"
	TEN = "0001000"
	THIRTEEN = "1000010"
	THREE = "0000110"
	TWELVE = "0110001"
	TWO = "0010010"
	ZERO = "0000001"

Analyzing hierarchy for module <CounterRefresh> in library <work> with parameters.
	DESIRED_FREQ = "00000000000000000000000011110000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
	LCD_CONTROL_ADDR = 6'b100100
	LCD_DATA_ADDR = 6'b100000
Module <top> is correct for synthesis.
 
    Set property "BOX_TYPE = user_black_box" for instance <blaze> in unit <top>.
Analyzing module <Lcd_Controller> in library <work>.
	stCheckBusy = 4'b0111
	stClearEn = 4'b0110
	stElevenDelay = 4'b0101
	stIdle = 4'b0000
	stOneDelay = 4'b1001
	stRead = 4'b0001
	stSetEn = 4'b0100
	stTwoDelay = 4'b0011
	stWaitBusyClear = 4'b1000
	stWrite = 4'b0010
Module <Lcd_Controller> is correct for synthesis.
 
Analyzing module <SevenSegment> in library <work>.
Module <SevenSegment> is correct for synthesis.
 
Analyzing module <SegmentDecoder> in library <work>.
	BLANK = 7'b1111111
	EIGHT = 7'b0000000
	ELEVEN = 7'b1100000
	FIFTEEN = 7'b0111000
	FIVE = 7'b0100100
	FOUR = 7'b1001100
	FOURTEEN = 7'b0110000
	NINE = 7'b0000100
	ONE = 7'b1001111
	SEVEN = 7'b0001111
	SIX = 7'b0100000
	TEN = 7'b0001000
	THIRTEEN = 7'b1000010
	THREE = 7'b0000110
	TWELVE = 7'b0110001
	TWO = 7'b0010010
	ZERO = 7'b0000001
Module <SegmentDecoder> is correct for synthesis.
 
Analyzing module <CounterRefresh> in library <work>.
	DESIRED_FREQ = 32'sb00000000000000000000000011110000
Module <CounterRefresh> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Lcd_Controller>.
    Related source file is "Lcd_Controller.v".
    Using one-hot encoding for signal <stCur>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <stCur> of Case statement line 66 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <stCur> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 1-bit register for signal <o_RS>.
    Found 1-bit register for signal <EN>.
    Found 1-bit register for signal <RW>.
    Found 1-bit register for signal <RDY>.
    Found 6-bit up counter for signal <count>.
    Found 10-bit register for signal <stCur>.
    Found 10-bit register for signal <stNext>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <Lcd_Controller> synthesized.


Synthesizing Unit <SegmentDecoder>.
    Related source file is "SevenSegment.v".
    Found 16x7-bit ROM for signal <Display>.
    Summary:
	inferred   1 ROM(s).
Unit <SegmentDecoder> synthesized.


Synthesizing Unit <CounterRefresh>.
    Related source file is "SevenSegment.v".
    Found 1-bit register for signal <OutClk>.
    Found 20-bit comparator greater for signal <OutClk$cmp_gt0000> created at line 140.
    Found 20-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <CounterRefresh> synthesized.


Synthesizing Unit <SevenSegment>.
    Related source file is "SevenSegment.v".
    Found finite state machine <FSM_0> for signal <TmpCnt>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | DownClk                   (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <o_ControlLed>.
    Found 4-bit register for signal <Value>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <SevenSegment> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
WARNING:Xst:646 - Signal <nBE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit tristate buffer for signal <JA>.
    Found 8-bit register for signal <Led>.
    Found 3-bit adder for signal <$add0000> created at line 112.
    Found 3-bit adder for signal <$add0001> created at line 117.
    Found 8-bit tristate buffer for signal <BlazeDataIn>.
    Found 6-bit register for signal <count>.
    Found 16-bit register for signal <Digit>.
    Summary:
	inferred  30 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  16 Tristate(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 2
# Counters                                             : 2
 20-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Registers                                            : 39
 1-bit register                                        : 35
 10-bit register                                       : 2
 4-bit register                                        : 2
# Comparators                                          : 1
 20-bit comparator greater                             : 1
# Tristates                                            : 2
 8-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <SevenSegment/TmpCnt/FSM> on signal <TmpCnt[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
Reading core <blaze.ngc>.
Reading core <blaze_microblaze_0_wrapper.ngc>.
Reading core <blaze_mb_plb_wrapper.ngc>.
Reading core <blaze_ilmb_wrapper.ngc>.
Reading core <blaze_dlmb_wrapper.ngc>.
Reading core <blaze_dlmb_cntlr_wrapper.ngc>.
Reading core <blaze_ilmb_cntlr_wrapper.ngc>.
Reading core <blaze_lmb_bram_wrapper.ngc>.
Reading core <blaze_dip_switches_wrapper.ngc>.
Reading core <blaze_leds_wrapper.ngc>.
Reading core <blaze_rs232_wrapper.ngc>.
Reading core <blaze_clock_generator_0_wrapper.ngc>.
Reading core <blaze_mdm_0_wrapper.ngc>.
Reading core <blaze_proc_sys_reset_0_wrapper.ngc>.
Reading core <blaze_xps_epc_0_wrapper.ngc>.
Loading core <blaze_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <blaze_mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <blaze_ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <blaze_dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <blaze_dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <blaze_ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <blaze_lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <blaze_dip_switches_wrapper> for timing and area information for instance <DIP_Switches>.
Loading core <blaze_leds_wrapper> for timing and area information for instance <LEDS>.
Loading core <blaze_rs232_wrapper> for timing and area information for instance <RS232>.
Loading core <blaze_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <blaze_mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <blaze_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <blaze_xps_epc_0_wrapper> for timing and area information for instance <xps_epc_0>.
Loading core <blaze> for timing and area information for instance <blaze>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 2
# Counters                                             : 2
 20-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Registers                                            : 63
 Flip-Flops                                            : 63
# Comparators                                          : 1
 20-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit top: 8 internal tristates are replaced by logic (pull-up yes): BlazeDataIn<0>, BlazeDataIn<1>, BlazeDataIn<2>, BlazeDataIn<3>, BlazeDataIn<4>, BlazeDataIn<5>, BlazeDataIn<6>, BlazeDataIn<7>.

Optimizing unit <top> ...

Optimizing unit <Lcd_Controller> ...

Optimizing unit <SevenSegment> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 24.
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_Instr_0> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_Instr_0_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 7 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_Instr_0> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_Instr_0_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 7 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 93
 Flip-Flops                                            : 93

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 43

Cell Usage :
# BELS                             : 3663
#      GND                         : 16
#      INV                         : 54
#      LUT1                        : 65
#      LUT2                        : 311
#      LUT2_D                      : 15
#      LUT2_L                      : 13
#      LUT3                        : 750
#      LUT3_D                      : 54
#      LUT3_L                      : 18
#      LUT4                        : 1298
#      LUT4_D                      : 22
#      LUT4_L                      : 47
#      MULT_AND                    : 71
#      MUXCY                       : 219
#      MUXCY_L                     : 136
#      MUXF5                       : 364
#      MUXF6                       : 6
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 10
#      XORCY                       : 191
# FlipFlops/Latches                : 2490
#      FD                          : 318
#      FDC                         : 35
#      FDC_1                       : 5
#      FDCE                        : 19
#      FDE                         : 282
#      FDE_1                       : 8
#      FDP                         : 10
#      FDR                         : 1141
#      FDRE                        : 457
#      FDRE_1                      : 1
#      FDRS                        : 31
#      FDRSE                       : 13
#      FDS                         : 101
#      FDSE                        : 69
# RAMS                             : 144
#      RAM16X1D                    : 128
#      RAMB16_S2_S2                : 16
# Shift Registers                  : 148
#      SRL16                       : 23
#      SRL16E                      : 117
#      SRLC16E                     : 8
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 43
#      IBUF                        : 10
#      IBUFG                       : 1
#      IOBUF                       : 8
#      OBUF                        : 24
# DCMs                             : 1
#      DCM_SP                      : 1
# MULTs                            : 3
#      MULT18X18SIO                : 3
# Others                           : 1
#      BSCAN_SPARTAN3              : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                     2083  out of   8672    24%  
 Number of Slice Flip Flops:           2484  out of  17344    14%  
 Number of 4 input LUTs:               3051  out of  17344    17%  
    Number used as logic:              2647
    Number used as Shift registers:     148
    Number used as RAMs:                256
 Number of IOs:                          43
 Number of bonded IOBs:                  43  out of    250    17%  
    IOB Flip Flops:                       6
 Number of BRAMs:                        16  out of     28    57%  
 Number of MULT18X18SIOs:                 3  out of     28    10%  
 Number of GCLKs:                         7  out of     24    29%  
 Number of DCMs:                          1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+-------------------------------------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)                                 | Load  |
---------------------------------------------+-------------------------------------------------------+-------+
clk                                          | clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST:CLK0| 2496  |
blaze/mdm_0/mdm_0/drck_i                     | BUFG                                                  | 212   |
blaze/mdm_0/mdm_0/update1                    | BUFG                                                  | 43    |
blaze/xps_epc_0/PRH_Wr_n                     | NONE(Digit_5)                                         | 11    |
blaze/xps_epc_0/PRH_Rd_n                     | NONE(count_4)                                         | 11    |
SevenSegment/divide_Clk_50Mhz_To_240hz/OutClk| NONE(SevenSegment/TmpCnt_FSM_FFd1)                    | 12    |
---------------------------------------------+-------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                | Buffer(FF name)                                                                                                                 | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
blaze/mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(blaze/mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                 | NONE(blaze/mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                | 23    |
btn<0>                                                                                                                                                                                                                                        | IBUF                                                                                                                            | 20    |
blaze/mdm_0/mdm_0/MDM_Core_I1/SEL_inv(blaze/mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                         | NONE(blaze/mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                             | 12    |
blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear:Q)| NONE(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_0)         | 2     |
blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv(blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                                                                                 | NONE(blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                      | 1     |
blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3(blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                                                                          | NONE(blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                        | 1     |
blaze/mdm_0/mdm_0/update1(blaze/mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:UPDATE)                                                                                                                                                             | BUFG(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/running_clock)         | 1     |
blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk:Q)| NONE(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_TClk)| 1     |
blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd1:O)     | NONE(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_TClk)       | 1     |
blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/no_sleeping(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/no_sleeping1_INV_0:O)     | NONE(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_wakeup_i)          | 1     |
blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd1:O)   | NONE(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_TClk)      | 1     |
blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step:Q)| NONE(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_TClk)      | 1     |
blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/async_cycle_bit_rst<0>(blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/async_cycle_bit_rst_0_or00001:O)                                                                                   | NONE(blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/async_cycle_bit_0)                                                       | 1     |
blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/async_cycle_bit_rst<1>(blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/async_cycle_bit_rst_1_or00001:O)                                                                                   | NONE(blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/async_cycle_bit_1)                                                       | 1     |
blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/async_cycle_bit_rst<2>(blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/async_cycle_bit_rst_2_or00001:O)                                                                                   | NONE(blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/async_cycle_bit_2)                                                       | 1     |
blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/async_cycle_bit_rst<3>(blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/async_cycle_bit_rst_3_or00001:O)                                                                                   | NONE(blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ASYNC_CNTL_I/async_cycle_bit_3)                                                       | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 16.050ns (Maximum Frequency: 62.305MHz)
   Minimum input arrival time before clock: 4.704ns
   Maximum output required time after clock: 12.965ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.524ns (frequency: 79.845MHz)
  Total number of paths / destination ports: 180696 / 7058
-------------------------------------------------------------------------
Delay:               12.524ns (Levels of Logic = 39)
  Source:            blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (FF)
  Destination:       blaze/lmb_bram/lmb_bram/ramb16_s2_s2_0 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I to blaze/lmb_bram/lmb_bram/ramb16_s2_s2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             67   0.591   1.448  microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (microblaze_0/MicroBlaze_Core_I/buffer_Addr<1>)
     LUT3_L:I0->LO         1   0.704   0.179  microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PC_Incr_0_and0000_SW0 (N239)
     LUT4:I1->O            1   0.704   0.595  microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PC_Incr_0_and0000 (microblaze_0/MicroBlaze_Core_I/pc_Incr)
     LUT4:I0->O            1   0.704   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[29].PC_Bit_I/SUM_I (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[29].PC_Bit_I/xor_Sum)
     MUXCY_L:S->LO         1   0.464   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[29].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<29>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[28].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<28>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[27].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<27>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<26>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[25].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<25>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[24].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<24>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<23>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<22>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[21].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<21>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[20].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<20>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[19].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<19>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[18].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<18>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<17>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[16].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<16>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[15].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<15>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[14].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<14>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[13].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<13>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[12].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<12>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[11].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<11>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<10>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<9>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[8].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<8>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[7].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<7>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[6].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<6>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[5].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<5>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[4].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<4>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[3].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<3>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[2].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<2>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<1>)
     XORCY:CI->O           1   0.804   0.595  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[0].PC_Bit_I/XOR_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[0].PC_Bit_I/pc_Sum)
     LUT4:I0->O            8   0.704   0.836  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[0].PC_Bit_I/NewPC_Mux (INSTR_ADDR<0>)
     end scope: 'microblaze_0'
     begin scope: 'ilmb'
     end scope: 'ilmb'
     begin scope: 'ilmb_cntlr'
     LUT3:I1->O            4   0.704   0.587  ilmb_cntlr/lmb_we_3_and00001 (BRAM_WEN_A<3>)
     end scope: 'ilmb_cntlr'
     begin scope: 'lmb_bram'
     begin scope: 'lmb_bram'
     RAMB16_S2_S2:WEA          1.253          ramb16_s2_s2_12
    ----------------------------------------
    Total                     12.524ns (8.284ns logic, 4.240ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'blaze/mdm_0/mdm_0/drck_i'
  Clock period: 12.228ns (frequency: 81.780MHz)
  Total number of paths / destination ports: 320 / 260
-------------------------------------------------------------------------
Delay:               6.114ns (Levels of Logic = 5)
  Source:            blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7 (FF)
  Source Clock:      blaze/mdm_0/mdm_0/drck_i falling
  Destination Clock: blaze/mdm_0/mdm_0/drck_i rising

  Data Path: blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.591   0.499  JTAG_CONTROL_I/SYNC_FDRE (JTAG_CONTROL_I/sync)
     LUT3:I1->O            1   0.704   0.424  JTAG_CONTROL_I/shifting_Data_SW0 (N34)
     LUT4:I3->O            9   0.704   0.820  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_9)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.704   0.757  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Shift_inv)
     FDR:R                     0.911          microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_0
    ----------------------------------------
    Total                      6.114ns (3.614ns logic, 2.500ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'blaze/mdm_0/mdm_0/update1'
  Clock period: 16.050ns (frequency: 62.305MHz)
  Total number of paths / destination ports: 345 / 51
-------------------------------------------------------------------------
Delay:               8.025ns (Levels of Logic = 6)
  Source:            blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_0 (FF)
  Source Clock:      blaze/mdm_0/mdm_0/update1 falling
  Destination Clock: blaze/mdm_0/mdm_0/update1 rising

  Data Path: blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.591   1.175  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.704   0.622  JTAG_CONTROL_I/Dbg_Reg_En_I<1>1 (Dbg_Reg_En_0<1>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            4   0.704   0.762  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/N4)
     LUT3:I0->O            2   0.704   0.622  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/N16)
     LUT3:I0->O           10   0.704   0.882  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En_cmp_eq00001 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En)
     FDCE:CE                   0.555          microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_wakeup_i
    ----------------------------------------
    Total                      8.025ns (3.962ns logic, 4.063ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'blaze/xps_epc_0/PRH_Rd_n'
  Clock period: 2.309ns (frequency: 433.088MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.309ns (Levels of Logic = 1)
  Source:            count_4 (FF)
  Destination:       count_4 (FF)
  Source Clock:      blaze/xps_epc_0/PRH_Rd_n rising
  Destination Clock: blaze/xps_epc_0/PRH_Rd_n rising

  Data Path: count_4 to count_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.591   0.706  count_4 (count_4)
     LUT2:I0->O            1   0.704   0.000  Madd__add0000_xor<1>11 (_add0000<1>)
     FD:D                      0.308          count_4
    ----------------------------------------
    Total                      2.309ns (1.603ns logic, 0.706ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'blaze/xps_epc_0/PRH_Wr_n'
  Clock period: 2.309ns (frequency: 433.088MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.309ns (Levels of Logic = 1)
  Source:            count_1 (FF)
  Destination:       count_1 (FF)
  Source Clock:      blaze/xps_epc_0/PRH_Wr_n rising
  Destination Clock: blaze/xps_epc_0/PRH_Wr_n rising

  Data Path: count_1 to count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.591   0.706  count_1 (count_1)
     LUT2:I0->O            1   0.704   0.000  Madd__add0001_xor<1>11 (_add0001<1>)
     FD:D                      0.308          count_1
    ----------------------------------------
    Total                      2.309ns (1.603ns logic, 0.706ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SevenSegment/divide_Clk_50Mhz_To_240hz/OutClk'
  Clock period: 3.470ns (frequency: 288.184MHz)
  Total number of paths / destination ports: 24 / 16
-------------------------------------------------------------------------
Delay:               3.470ns (Levels of Logic = 1)
  Source:            SevenSegment/TmpCnt_FSM_FFd1 (FF)
  Destination:       SevenSegment/Value_3 (FF)
  Source Clock:      SevenSegment/divide_Clk_50Mhz_To_240hz/OutClk rising
  Destination Clock: SevenSegment/divide_Clk_50Mhz_To_240hz/OutClk rising

  Data Path: SevenSegment/TmpCnt_FSM_FFd1 to SevenSegment/Value_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.591   0.844  SevenSegment/TmpCnt_FSM_FFd1 (SevenSegment/TmpCnt_FSM_FFd1)
     LUT4:I0->O            1   0.704   0.420  SevenSegment/Value_mux0000<3>4 (SevenSegment/Value_mux0000<3>4)
     FDS:S                     0.911          SevenSegment/Value_3
    ----------------------------------------
    Total                      3.470ns (2.206ns logic, 1.264ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'blaze/mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 123 / 99
-------------------------------------------------------------------------
Offset:              4.704ns (Levels of Logic = 4)
  Source:            blaze/mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SHIFT (PAD)
  Destination:       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7 (FF)
  Destination Clock: blaze/mdm_0/mdm_0/drck_i rising

  Data Path: blaze/mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SHIFT to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3:SHIFT    5   0.000   0.000  mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I (mdm_0/shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I0->O            9   0.704   0.820  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_9)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.704   0.757  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Shift_inv)
     FDR:R                     0.911          microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_0
    ----------------------------------------
    Total                      4.704ns (3.127ns logic, 1.577ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 45 / 45
-------------------------------------------------------------------------
Offset:              4.337ns (Levels of Logic = 4)
  Source:            JA<7> (PAD)
  Destination:       blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/DEV_DWIDTH_MATCH_GEN.SOME_DEV_ASYNC_GEN.ASYNC_RDREG_PLBWIDTH_GEN[3].ASYNC_RDREG_PRHWIDTH_GEN[0].ASYNC_RDREG_BYTE_GEN[0].ASYNC_RDREG_BIT (FF)
  Destination Clock: clk rising

  Data Path: JA<7> to blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/DEV_DWIDTH_MATCH_GEN.SOME_DEV_ASYNC_GEN.ASYNC_RDREG_PLBWIDTH_GEN[3].ASYNC_RDREG_PRHWIDTH_GEN[0].ASYNC_RDREG_BYTE_GEN[0].ASYNC_RDREG_BIT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           5   1.218   0.808  JA_7_IOBUF (N36)
     LUT2:I0->O            1   0.704   0.595  BlazeDataIn<7>LogicTrst1 (BlazeDataIn<7>)
     begin scope: 'blaze'
     begin scope: 'xps_epc_0'
     LUT2:I0->O            4   0.704   0.000  xps_epc_0/EPC_CORE_I/DATA_STEER_I/data_in<0>1 (xps_epc_0/EPC_CORE_I/DATA_STEER_I/data_in<0>)
     FDRE:D                    0.308          xps_epc_0/EPC_CORE_I/DATA_STEER_I/DEV_DWIDTH_MATCH_GEN.SOME_DEV_ASYNC_GEN.ASYNC_RDREG_PLBWIDTH_GEN[0].ASYNC_RDREG_PRHWIDTH_GEN[0].ASYNC_RDREG_BYTE_GEN[0].ASYNC_RDREG_BIT
    ----------------------------------------
    Total                      4.337ns (2.934ns logic, 1.403ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'blaze/mdm_0/mdm_0/update1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              4.085ns (Levels of Logic = 3)
  Source:            blaze/mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SEL2 (PAD)
  Destination:       blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_0 (FF)
  Destination Clock: blaze/mdm_0/mdm_0/update1 falling

  Data Path: blaze/mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SEL2 to blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3:SEL2    2   0.000   0.000  mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT3:I0->O            7   0.704   0.743  Ext_JTAG_SEL11 (N2)
     LUT3:I2->O            8   0.704   0.757  Old_MDM_SEL1 (Old_MDM_SEL)
     FDE_1:CE                  0.555          JTAG_CONTROL_I/command_7
    ----------------------------------------
    Total                      4.085ns (2.585ns logic, 1.500ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'blaze/xps_epc_0/PRH_Rd_n'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.159ns (Levels of Logic = 1)
  Source:            JA<7> (PAD)
  Destination:       Digit_15 (FF)
  Destination Clock: blaze/xps_epc_0/PRH_Rd_n rising

  Data Path: JA<7> to Digit_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           5   1.218   0.633  JA_7_IOBUF (N36)
     FD:D                      0.308          Digit_15
    ----------------------------------------
    Total                      2.159ns (1.526ns logic, 0.633ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 28 / 20
-------------------------------------------------------------------------
Offset:              5.065ns (Levels of Logic = 2)
  Source:            blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Wr_n (FF)
  Destination:       JA<7> (PAD)
  Source Clock:      clk rising

  Data Path: blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Wr_n to JA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              23   0.591   1.202  xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Wr_n (PRH_Wr_n)
     end scope: 'xps_epc_0'
     end scope: 'blaze'
     IOBUF:T->IO               3.272          JA_7_IOBUF (JA<7>)
    ----------------------------------------
    Total                      5.065ns (3.863ns logic, 1.202ns route)
                                       (76.3% logic, 23.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SevenSegment/divide_Clk_50Mhz_To_240hz/OutClk'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              5.870ns (Levels of Logic = 2)
  Source:            SevenSegment/Value_1 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      SevenSegment/divide_Clk_50Mhz_To_240hz/OutClk rising

  Data Path: SevenSegment/Value_1 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              7   0.591   0.883  SevenSegment/Value_1 (SevenSegment/Value_1)
     LUT4:I0->O            1   0.704   0.420  SevenSegment/SegmentDecoder/Mrom_Display41 (seg_2_OBUF)
     OBUF:I->O                 3.272          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      5.870ns (4.567ns logic, 1.303ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'blaze/mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 134 / 1
-------------------------------------------------------------------------
Offset:              12.965ns (Levels of Logic = 11)
  Source:            blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_7/Use_unisim.MB_SRL16E_I1 (FF)
  Destination:       blaze/mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2 (PAD)
  Source Clock:      blaze/mdm_0/mdm_0/drck_i rising

  Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_7/Use_unisim.MB_SRL16E_I1 to blaze/mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         2   3.706   0.622  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_7/Use_unisim.MB_SRL16E_I1 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/tdo_config_word1<14>)
     LUT4:I0->O            1   0.704   0.000  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO162 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO162)
     MUXF5:I0->O           1   0.321   0.424  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO16_f5 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO16)
     LUT4:I3->O            1   0.704   0.455  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO30 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO30)
     LUT3:I2->O            1   0.704   0.000  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO84_G (N393)
     MUXF5:I1->O           1   0.321   0.499  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO84 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO84)
     LUT4:I1->O            1   0.704   0.595  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO138_SW0 (N294)
     LUT4:I0->O            1   0.704   0.499  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO138 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I1->O            1   0.704   0.595  TDO_i81 (TDO_i81)
     LUT4:I0->O            0   0.704   0.000  TDO_i217 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_SPARTAN3:TDO2        0.000          mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I
    ----------------------------------------
    Total                     12.965ns (9.276ns logic, 3.689ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'blaze/mdm_0/mdm_0/update1'
  Total number of paths / destination ports: 54 / 1
-------------------------------------------------------------------------
Offset:              8.921ns (Levels of Logic = 10)
  Source:            blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       blaze/mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2 (PAD)
  Source Clock:      blaze/mdm_0/mdm_0/update1 falling

  Data Path: blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to blaze/mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.591   1.175  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            7   0.704   0.708  JTAG_CONTROL_I/Dbg_Reg_En_I<7>1 (Dbg_Reg_En_0<7>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     MUXF5:S->O            1   0.739   0.499  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO84 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO84)
     LUT4:I1->O            1   0.704   0.595  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO138_SW0 (N294)
     LUT4:I0->O            1   0.704   0.499  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO138 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I1->O            1   0.704   0.595  TDO_i81 (TDO_i81)
     LUT4:I0->O            0   0.704   0.000  TDO_i217 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_SPARTAN3:TDO2        0.000          mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I
    ----------------------------------------
    Total                      8.921ns (4.850ns logic, 4.071ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 32.37 secs
 
--> 

Total memory usage is 406104 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :   12 (   0 filtered)

