{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692181823537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692181823537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 16 17:00:23 2023 " "Processing started: Wed Aug 16 17:00:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692181823537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1692181823537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu_deca -c cpu_deca " "Command: quartus_sta cpu_deca -c cpu_deca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1692181823537 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1692181823587 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1692181823860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1692181823860 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692181823909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692181823909 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8152 " "The Timing Analyzer is analyzing 8152 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1692181824570 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu_deca.SDC " "Synopsys Design Constraints File file not found: 'cpu_deca.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1692181824824 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1692181824825 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MAX10_CLK1_50 MAX10_CLK1_50 " "create_clock -period 1.000 -name MAX10_CLK1_50 MAX10_CLK1_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1692181824911 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " "create_clock -period 1.000 -name cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1692181824911 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:clk_divider_u\|clk_buf clk_divider:clk_divider_u\|clk_buf " "create_clock -period 1.000 -name clk_divider:clk_divider_u\|clk_buf clk_divider:clk_divider_u\|clk_buf" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1692181824911 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch " "create_clock -period 1.000 -name cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1692181824911 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " "create_clock -period 1.000 -name cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1692181824911 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " "create_clock -period 1.000 -name io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1692181824911 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] " "create_clock -period 1.000 -name cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1692181824911 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692181824911 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1692181825109 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692181825113 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1692181825150 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1692181825166 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1692181825390 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1692181825596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.115 " "Worst-case setup slack is -21.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.115          -15300.206 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "  -21.115          -15300.206 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.931             -84.479 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "  -19.931             -84.479 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.573           -1608.172 clk_divider:clk_divider_u\|clk_buf  " "  -17.573           -1608.172 clk_divider:clk_divider_u\|clk_buf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.613            -126.608 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch  " "   -9.613            -126.608 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.487            -521.488 MAX10_CLK1_50  " "   -4.487            -521.488 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.579             -77.884 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk  " "   -2.579             -77.884 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.520              -1.520 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\]  " "   -1.520              -1.520 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692181825597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.281 " "Worst-case hold slack is -0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281              -1.199 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "   -0.281              -1.199 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 clk_divider:clk_divider_u\|clk_buf  " "    0.164               0.000 clk_divider:clk_divider_u\|clk_buf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "    0.301               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 MAX10_CLK1_50  " "    0.312               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk  " "    0.325               0.000 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch  " "    0.658               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.444               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\]  " "    1.444               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692181825801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.296 " "Worst-case recovery slack is -5.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.296              -5.296 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "   -5.296              -5.296 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.112              -4.112 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "   -4.112              -4.112 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692181825887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.951 " "Worst-case removal slack is 0.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.951               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "    0.951               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.049               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "    3.049               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692181825965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -218.072 MAX10_CLK1_50  " "   -3.000            -218.072 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222            -545.012 clk_divider:clk_divider_u\|clk_buf  " "   -1.222            -545.012 clk_divider:clk_divider_u\|clk_buf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -58.656 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk  " "   -1.222             -58.656 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -10.998 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch  " "   -1.222             -10.998 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "    0.053               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "    0.301               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\]  " "    0.373               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181825984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692181825984 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1692181826380 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692181826380 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1692181826398 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1692181826462 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1692181826462 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1692181832471 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692181832948 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1692181833400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.167 " "Worst-case setup slack is -19.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.167          -13858.123 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "  -19.167          -13858.123 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.162             -76.367 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "  -18.162             -76.367 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.877           -1431.959 clk_divider:clk_divider_u\|clk_buf  " "  -15.877           -1431.959 clk_divider:clk_divider_u\|clk_buf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.786            -115.318 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch  " "   -8.786            -115.318 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.031            -463.219 MAX10_CLK1_50  " "   -4.031            -463.219 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.240             -67.417 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk  " "   -2.240             -67.417 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.354              -1.354 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\]  " "   -1.354              -1.354 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692181833401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.129 " "Worst-case hold slack is -0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.129              -0.337 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "   -0.129              -0.337 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clk_divider:clk_divider_u\|clk_buf  " "    0.145               0.000 clk_divider:clk_divider_u\|clk_buf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 MAX10_CLK1_50  " "    0.283               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk  " "    0.294               0.000 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "    0.296               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.592               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch  " "    0.592               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.376               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\]  " "    1.376               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692181833616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.842 " "Worst-case recovery slack is -4.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.842              -4.842 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "   -4.842              -4.842 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.837              -3.837 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "   -3.837              -3.837 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692181833677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.991 " "Worst-case removal slack is 0.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.991               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "    0.991               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.887               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "    2.887               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692181833737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -218.072 MAX10_CLK1_50  " "   -3.000            -218.072 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222            -545.012 clk_divider:clk_divider_u\|clk_buf  " "   -1.222            -545.012 clk_divider:clk_divider_u\|clk_buf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -58.656 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk  " "   -1.222             -58.656 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -10.998 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch  " "   -1.222             -10.998 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "    0.209               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\]  " "    0.382               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "    0.399               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181833757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692181833757 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1692181834098 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692181834098 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1692181834119 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692181834544 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1692181834757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.704 " "Worst-case setup slack is -9.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181834759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181834759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.704           -5765.816 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "   -9.704           -5765.816 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181834759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.295             -38.266 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "   -9.295             -38.266 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181834759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.056            -618.585 clk_divider:clk_divider_u\|clk_buf  " "   -8.056            -618.585 clk_divider:clk_divider_u\|clk_buf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181834759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.460             -56.140 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch  " "   -4.460             -56.140 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181834759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.683            -158.448 MAX10_CLK1_50  " "   -1.683            -158.448 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181834759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.015             -18.953 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk  " "   -1.015             -18.953 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181834759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.470              -0.470 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\]  " "   -0.470              -0.470 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181834759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692181834759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.049 " "Worst-case hold slack is -0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181834976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181834976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.049 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "   -0.049              -0.049 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181834976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027              -0.040 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "   -0.027              -0.040 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181834976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 clk_divider:clk_divider_u\|clk_buf  " "    0.111               0.000 clk_divider:clk_divider_u\|clk_buf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181834976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 MAX10_CLK1_50  " "    0.143               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181834976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk  " "    0.148               0.000 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181834976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch  " "    0.297               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181834976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.945               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\]  " "    0.945               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181834976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692181834976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.068 " "Worst-case recovery slack is -2.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181835048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181835048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.068              -2.068 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "   -2.068              -2.068 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181835048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.659              -1.659 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "   -1.659              -1.659 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181835048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692181835048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.312 " "Worst-case removal slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181835112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181835112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "    0.312               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181835112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.409               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "    1.409               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181835112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692181835112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181835124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181835124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -183.858 MAX10_CLK1_50  " "   -3.000            -183.858 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181835124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -446.000 clk_divider:clk_divider_u\|clk_buf  " "   -1.000            -446.000 clk_divider:clk_divider_u\|clk_buf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181835124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -48.000 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk  " "   -1.000             -48.000 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181835124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch  " "   -1.000              -9.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181835124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "    0.085               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181835124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "    0.222               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181835124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\]  " "    0.439               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692181835124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692181835124 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1692181835479 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692181835479 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1692181836375 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1692181836407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "667 " "Peak virtual memory: 667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692181836549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 16 17:00:36 2023 " "Processing ended: Wed Aug 16 17:00:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692181836549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692181836549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692181836549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1692181836549 ""}
