// Seed: 1601973884
module module_0 (
    input tri1 id_0
);
  wire id_2;
  module_2();
endmodule
module module_1 (
    input  wor  id_0,
    input  tri  id_1,
    output tri1 id_2
);
  wire id_4;
  module_0(
      id_1
  );
endmodule
module module_2;
  always @*
    if (1) @(posedge id_1);
    else @(posedge 1) id_1 = 1;
endmodule
module module_3 #(
    parameter id_2 = 32'd32,
    parameter id_3 = 32'd61
) (
    id_1
);
  inout wire id_1;
  defparam id_2.id_3 = (id_1[1]); module_2();
endmodule
