// Seed: 875773385
module module_0 (
    input logic id_0,
    input id_1
);
  reg   id_2;
  logic id_3;
  assign id_3 = 1;
  reg id_4 = id_2;
  reg id_5;
  reg id_6 = id_4;
  reg id_7;
  assign id_5 = id_2;
  initial begin
    id_7 = 1'd0;
    id_7 <= 1;
  end
  assign id_7 = 1 ? 1 : id_2;
endmodule
