<dec f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='102' type='IndexedMap&lt;std::pair&lt;Register, SmallVector&lt;Register, 4&gt; &gt;, llvm::VirtReg2IndexFunctor&gt;'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='767' u='m' c='_ZN4llvm19MachineRegisterInfo20setRegAllocationHintENS_8RegisterEjS1_'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='768' u='m' c='_ZN4llvm19MachineRegisterInfo20setRegAllocationHintENS_8RegisterEjS1_'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='769' u='m' c='_ZN4llvm19MachineRegisterInfo20setRegAllocationHintENS_8RegisterEjS1_'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='776' u='m' c='_ZN4llvm19MachineRegisterInfo20addRegAllocationHintENS_8RegisterES1_'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='788' u='m' c='_ZN4llvm19MachineRegisterInfo15clearSimpleHintENS_8RegisterE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='797' u='m' c='_ZNK4llvm19MachineRegisterInfo20getRegAllocationHintENS_8RegisterE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='798' u='m' c='_ZNK4llvm19MachineRegisterInfo20getRegAllocationHintENS_8RegisterE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='799' u='m' c='_ZNK4llvm19MachineRegisterInfo20getRegAllocationHintENS_8RegisterE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='816' u='m' c='_ZNK4llvm19MachineRegisterInfo21getRegAllocationHintsENS_8RegisterE'/>
<offset>1728</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='94'>/// RegAllocHints - This vector records register allocation hints for
  /// virtual registers. For each virtual register, it keeps a pair of hint
  /// type and hints vector making up the allocation hints. Only the first
  /// hint may be target specific, and in that case this is reflected by the
  /// first member of the pair being non-zero. If the hinted register is
  /// virtual, it means the allocator should prefer the physical register
  /// allocated to it if any.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='50' u='m' c='_ZN4llvm19MachineRegisterInfoC1EPNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='149' u='m' c='_ZN4llvm19MachineRegisterInfo31createIncompleteVirtualRegisterENS_9StringRefE'/>
