

================================================================
== Vivado HLS Report for 'CMFteste1'
================================================================
* Date:           Mon Aug 17 15:01:49 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CMFteste1
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.70>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%Entrada2_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Entrada2_V)" [CMFteste1.cpp:4]   --->   Operation 3 'read' 'Entrada2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%lhs_V = sext i32 %Entrada2_V_read to i33" [CMFteste1.cpp:9]   --->   Operation 4 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (2.70ns)   --->   "%ret_V = add nsw i33 %lhs_V, 25501368" [CMFteste1.cpp:9]   --->   Operation 5 'add' 'ret_V' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.47>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %Entrada1_V), !map !67"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %Entrada2_V), !map !73"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Saida1_V), !map !77"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Saida2_V), !map !83"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @CMFteste1_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%Entrada1_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Entrada1_V)" [CMFteste1.cpp:4]   --->   Operation 11 'read' 'Entrada1_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%r_V_cast = sext i32 %Entrada1_V_read to i56" [CMFteste1.cpp:8]   --->   Operation 12 'sext' 'r_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_cast = sext i32 %Entrada2_V_read to i56" [CMFteste1.cpp:8]   --->   Operation 13 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (8.47ns)   --->   "%r_V = mul i56 %tmp_cast, %r_V_cast" [CMFteste1.cpp:8]   --->   Operation 14 'mul' 'r_V' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 @_ssdm_op_PartSelect.i32.i56.i32.i32(i56 %r_V, i32 24, i32 55)" [CMFteste1.cpp:8]   --->   Operation 15 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %Saida1_V, i32 %tmp_2)" [CMFteste1.cpp:8]   --->   Operation 16 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_6_cast = sext i33 %ret_V to i56" [CMFteste1.cpp:9]   --->   Operation 17 'sext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (8.46ns)   --->   "%r_V_1 = mul i56 %tmp_6_cast, %tmp_cast" [CMFteste1.cpp:9]   --->   Operation 18 'mul' 'r_V_1' <Predicate = true> <Delay = 8.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i56.i32.i32(i56 %r_V_1, i32 24, i32 55)" [CMFteste1.cpp:9]   --->   Operation 19 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %Saida2_V, i32 %tmp_9)" [CMFteste1.cpp:9]   --->   Operation 20 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [CMFteste1.cpp:13]   --->   Operation 21 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Entrada1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Entrada2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Saida1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ Saida2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Entrada2_V_read (read         ) [ 001]
lhs_V           (sext         ) [ 000]
ret_V           (add          ) [ 001]
StgValue_6      (specbitsmap  ) [ 000]
StgValue_7      (specbitsmap  ) [ 000]
StgValue_8      (specbitsmap  ) [ 000]
StgValue_9      (specbitsmap  ) [ 000]
StgValue_10     (spectopmodule) [ 000]
Entrada1_V_read (read         ) [ 000]
r_V_cast        (sext         ) [ 000]
tmp_cast        (sext         ) [ 000]
r_V             (mul          ) [ 000]
tmp_2           (partselect   ) [ 000]
StgValue_16     (write        ) [ 000]
tmp_6_cast      (sext         ) [ 000]
r_V_1           (mul          ) [ 000]
tmp_9           (partselect   ) [ 000]
StgValue_20     (write        ) [ 000]
StgValue_21     (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Entrada1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Entrada1_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Entrada2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Entrada2_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Saida1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Saida1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Saida2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Saida2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CMFteste1_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="Entrada2_V_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Entrada2_V_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="Entrada1_V_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Entrada1_V_read/2 "/>
</bind>
</comp>

<comp id="38" class="1004" name="StgValue_16_write_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="0" index="2" bw="32" slack="0"/>
<pin id="42" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_16/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="StgValue_20_write_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="0" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="0"/>
<pin id="48" dir="0" index="2" bw="32" slack="0"/>
<pin id="49" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_20/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="lhs_V_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="ret_V_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="26" slack="0"/>
<pin id="59" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="r_V_cast_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_cast_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="1"/>
<pin id="68" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="r_V_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="tmp_2_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="56" slack="0"/>
<pin id="78" dir="0" index="2" bw="6" slack="0"/>
<pin id="79" dir="0" index="3" bw="7" slack="0"/>
<pin id="80" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_6_cast_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="33" slack="1"/>
<pin id="88" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_cast/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="r_V_1_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="33" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_9_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="56" slack="0"/>
<pin id="98" dir="0" index="2" bw="6" slack="0"/>
<pin id="99" dir="0" index="3" bw="7" slack="0"/>
<pin id="100" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="Entrada2_V_read_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Entrada2_V_read "/>
</bind>
</comp>

<comp id="111" class="1005" name="ret_V_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="33" slack="1"/>
<pin id="113" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="8" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="2" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="24" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="24" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="55"><net_src comp="26" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="52" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="65"><net_src comp="32" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="66" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="62" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="82"><net_src comp="69" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="75" pin=3"/></net>

<net id="85"><net_src comp="75" pin="4"/><net_sink comp="38" pin=2"/></net>

<net id="93"><net_src comp="86" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="66" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="89" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="95" pin=3"/></net>

<net id="105"><net_src comp="95" pin="4"/><net_sink comp="45" pin=2"/></net>

<net id="109"><net_src comp="26" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="114"><net_src comp="56" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="86" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Saida1_V | {2 }
	Port: Saida2_V | {2 }
 - Input state : 
	Port: CMFteste1 : Entrada1_V | {2 }
	Port: CMFteste1 : Entrada2_V | {1 }
  - Chain level:
	State 1
		ret_V : 1
	State 2
		r_V : 1
		tmp_2 : 2
		StgValue_16 : 3
		r_V_1 : 1
		tmp_9 : 2
		StgValue_20 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    mul   |          r_V_fu_69         |    4    |    0    |    21   |
|          |         r_V_1_fu_89        |    4    |    0    |    22   |
|----------|----------------------------|---------|---------|---------|
|    add   |         ret_V_fu_56        |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|   read   | Entrada2_V_read_read_fu_26 |    0    |    0    |    0    |
|          | Entrada1_V_read_read_fu_32 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |   StgValue_16_write_fu_38  |    0    |    0    |    0    |
|          |   StgValue_20_write_fu_45  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         lhs_V_fu_52        |    0    |    0    |    0    |
|   sext   |       r_V_cast_fu_62       |    0    |    0    |    0    |
|          |       tmp_cast_fu_66       |    0    |    0    |    0    |
|          |      tmp_6_cast_fu_86      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|         tmp_2_fu_75        |    0    |    0    |    0    |
|          |         tmp_9_fu_95        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    8    |    0    |    82   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|Entrada2_V_read_reg_106|   32   |
|     ret_V_reg_111     |   33   |
+-----------------------+--------+
|         Total         |   65   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    8   |    0   |   82   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   65   |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   65   |   82   |
+-----------+--------+--------+--------+
