// Seed: 275363123
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  timeprecision 1ps;
endmodule
module module_1 #(
    parameter id_7 = 32'd83
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_6 = 1 + -1;
  parameter id_7 = -1'd0;
  assign id_5 = id_5[id_7];
  assign id_5 = ~|{id_6, id_6, 1};
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_3,
      id_6
  );
endmodule
