ORAN.WG7.OMC-HRD.07-2-v02.00
Technical Specification
O-RAN White Box Hardware Working Group
Hardware Reference Design Specification for Outdoor Micro Cell
with Split Architecture Option 7.2
This is a re-published version of the attached final specification.
For this re-published version, the prior versions of the IPR Policy will apply, except that the previous requirement
for Adopters (as defined in the earlier IPR Policy) to agree to an O-RAN Adopter License Agreement to access
and use Final Specifications shall no longer apply or be required for these Final Specifications after 1st July 2022.
The copying or incorporation into any other work of part or all of the material available in this specification in any
form without the prior written permission of O-RAN ALLIANCE e.V.  is prohibited, save that you may print or
download extracts of the material on this site for your personal use, or copy the material on this site for the
purpose of sending to individual third parties for their information provided that you acknowledge O-RAN
ALLIANCE as the source of the material and that you inform the third party that these conditions apply to them
and that they must comply with them.

                ORAN.WG7.OMC-HRD.07-2-v02.00
 Technical Specification
O-RAN White Box Hardware Working Group
Hardware Reference Design Specification for Outdoor Micro Cell
with Split Architecture Option 7.2

Copyright © 2021 by O-RAN ALLIANCE e.V.
By using, accessing, or downloading any part of this O-RAN specification document, including by copying, saving,
distributing, displaying, or preparing derivatives of, you agree to be and are bound to the terms of the O-RAN Adopter License
Agreement contained in the Annex ZZZ of this specification. All other rights reserved.
O-RAN ALLIANCE e.V.
Buschkauler Weg 27, 53347 Alfter, Germany
Register of Associations, Bonn VR 11238
VAT ID DE321720189
Copyright © 2021 O-RAN Alliance  All Rights Reserved 1

 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 2

Revision History   1
Date Revision Author Description
02/03/2021 v01.00 WG7 First Published Version
07/20/2021 v02.00 WG7 2nd Published Version
 2
  3
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 3

Contents   1
Revision History ......................................................................................................................................... 2 2
Tables ......................................................................................................................................................... 7 3
Figures ........................................................................................................................................................ 8 4
Chapter 1 Introductory Material ........................................................................................................... 10 5
1.1 Scope ....................................................................................................................................................... 10 6
1.2 References ............................................................................................................................................... 10 7
1.3 Definitions and Abbreviations ................................................................................................................. 11 8
1.3.1 Definitions .......................................................................................................................................... 11 9
1.3.2 Abbreviations ..................................................................................................................................... 11 10
Chapter 2 Hardware Reference Design 1 ............................................................................................. 16 11
2.1 O-CU Hardware Reference Design ......................................................................................................... 16 12
2.2 O-DU7-2 Hardware Reference Design ...................................................................................................... 17 13
2.2.1 O-DU7-2 High-Level Functional Block Diagram................................................................................ 17 14
2.2.2 O-DU7-2 Hardware Design Description .............................................................................................. 18 15
2.2.3 O-DU7-2 Hardware Components ........................................................................................................ 19 16
2.2.3.1 Digital Processing Unit ................................................................................................................. 19 17
2.2.3.1.1 Digital Processing Unit Requirements .................................................................................... 19 18
2.2.3.1.1.1 Interfaces ........................................................................................................................... 19 19
2.2.3.1.1.1.1 Memory Channel Interfaces ........................................................................................ 19 20
2.2.3.1.1.1.2 PCIe ............................................................................................................................. 20 21
2.2.3.1.1.1.3 Ethernet........................................................................................................................ 20 22
2.2.3.1.2 Digital Processing Unit Design ............................................................................................... 20 23
2.2.3.2 Hardware Accelerator ................................................................................................................... 20 24
2.2.3.2.1 Accelerator Design Solution 1 ................................................................................................ 20 25
2.2.3.2.1.1 Accelerator Requirements .................................................................................................  21 26
2.2.3.2.1.2 Accelerator Design ............................................................................................................ 22 27
2.2.3.2.2 Accelerator Design Solution 2 ................................................................................................ 23 28
2.2.3.2.2.1 Accelerator Requirement ................................................................................................... 23 29
2.2.3.2.2.2 Accelerator Design ............................................................................................................ 24 30
2.2.3.2.3 Accelerator Design Solution 3 ................................................................................................ 24 31
2.2.3.2.3.1 Accelerator Hardware Features ......................................................................................... 25 32
2.2.3.2.3.2 Hardware Accelerator Firmware Features ......................................................................... 26 33
2.2.3.2.4 Accelerator Design Solution 4 ................................................................................................ 27 34
2.2.3.2.4.1 Accelerator Hardware Features ......................................................................................... 27 35
2.2.3.2.4.2 Hardware Accelerator Firmware Features ......................................................................... 28 36
2.2.3.2.5 Accelerator Design Solution 5 ................................................................................................ 28 37
2.2.3.2.5.1 Accelerator Requirements .................................................................................................  29 38
2.2.3.2.5.2 Accelerator Design ............................................................................................................ 29 39
2.2.3.3 Baseboard Management Controller .............................................................................................. 30 40
2.2.4 Synchronization and Timing .............................................................................................................. 31 41
2.2.4.1 Synchronization and Timing Design 1 ......................................................................................... 31 42
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 4

2.2.4.2 Hardware Requirements ............................................................................................................... 31 1
2.2.4.3 Hardware Design .......................................................................................................................... 31 2
2.2.5 External Interface Ports ...................................................................................................................... 31 3
2.2.5.1 Hardware Requirements ............................................................................................................... 31 4
2.2.5.2 Hardware Design .......................................................................................................................... 32 5
2.2.6 O-DU Firmware .................................................................................................................................  32 6
2.2.7 Mechanical ......................................................................................................................................... 32 7
2.2.7.1 Mother Board ............................................................................................................................... 32 8
2.2.7.2 Chassis .......................................................................................................................................... 33 9
2.2.7.3 Cooling ......................................................................................................................................... 34 10
2.2.8 Power Unit ......................................................................................................................................... 34 11
2.2.8.1 Hardware Requirements ............................................................................................................... 34 12
2.2.8.2 Hardware Design .......................................................................................................................... 35 13
2.2.9 Thermal .............................................................................................................................................. 35 14
2.2.10 Environmental and Regulations ......................................................................................................... 35 15
2.3 O-RU7-2 Hardware Reference Design ...................................................................................................... 36 16
2.3.1 O-RU7-2 High-Level Functional Block Diagram ................................................................................ 36 17
2.3.2 O-RU7-2 Hardware Components ......................................................................................................... 36 18
2.3.2.1 Digital Processing Unit ................................................................................................................. 39 19
2.3.2.1.1 FPGA/ASIC Solution ............................................................................................................. 39 20
2.3.2.1.1.1 FPGA Specifications ......................................................................................................... 40 21
2.3.2.1.1.2 FPGA Design .................................................................................................................... 40 22
2.3.2.2 RF Processing Unit ....................................................................................................................... 41 23
2.3.2.2.1 Transceiver Reference Design ................................................................................................ 41 24
2.3.2.2.1.1 Hardware Specifications ................................................................................................... 41 25
2.3.2.2.1.1.1 Interface ....................................................................................................................... 41 26
2.3.2.2.1.1.2 Algorithm .................................................................................................................... 43 27
2.3.2.2.1.1.3 Device Configuration .................................................................................................. 43 28
2.3.2.2.1.1.4 Power Dissipation ........................................................................................................ 43 29
2.3.2.2.1.1.5 RF Specifications ......................................................................................................... 43 30
2.3.2.2.1.2 Hardware Design ............................................................................................................... 46 31
2.3.2.2.2 Power Amplifier (PA) Reference Design ............................................................................... 48 32
2.3.2.2.2.1 Hardware Specifications ................................................................................................... 48 33
2.3.2.2.2.1.1 Interface ....................................................................................................................... 48 34
2.3.2.2.2.1.2 Power Specifications ................................................................................................... 48 35
2.3.2.2.2.1.3 RF Specifications ......................................................................................................... 48 36
2.3.2.2.2.2 Hardware Design ............................................................................................................... 48 37
2.3.2.2.3 Low Noise Amplifier (LNA) Reference Design ..................................................................... 49 38
2.3.2.2.3.1.1 Interface ....................................................................................................................... 49 39
2.3.2.2.3.1.2 Power Specifications ................................................................................................... 49 40
2.3.2.2.3.1.3 RF Performance Specifications ................................................................................... 50 41
2.3.2.2.3.2 Hardware Design ............................................................................................................... 50 42
2.3.2.2.4 Circulator Reference Design ................................................................................................... 50 43
2.3.2.2.4.1 Hardware Specifications ................................................................................................... 50 44
2.3.2.2.4.1.1 Interface ....................................................................................................................... 50 45
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 5

2.3.2.2.4.1.2 RF Specifications ......................................................................................................... 51 1
2.3.2.2.4.2 Hardware Design ............................................................................................................... 51 2
2.3.2.2.5 Antenna / Phased Array Reference Design ............................................................................. 51 3
2.3.2.2.5.1 Hardware Specifications for Omnidirectional Antenna .................................................... 51 4
2.3.2.2.5.2 Hardware Design Omnidirectional Antenna ..................................................................... 52 5
2.3.2.2.5.3 Hardware Specifications for Omnidirectional Antenna .................................................... 52 6
2.3.2.2.5.4 Hardware Design Directional Antenna ............................................................................. 53 7
2.3.3 Synchronization and Timing .............................................................................................................. 53 8
2.3.3.1 Hardware Specifications ............................................................................................................... 54 9
2.3.3.1.1 Interface .................................................................................................................................. 54 10
2.3.3.1.2 Performance Specifications .................................................................................................... 54 11
2.3.3.1.3 Synchronizer ........................................................................................................................... 55 12
2.3.3.1.3.1 Hardware Specifications ................................................................................................... 55 13
2.3.3.1.3.1.1 Interface ....................................................................................................................... 55 14
2.3.3.1.3.1.2 Performance Specifications ......................................................................................... 55 15
2.3.3.1.3.2 Hardware Design ............................................................................................................... 56 16
2.3.3.1.4 Reference Synthesizer ............................................................................................................. 56 17
2.3.3.1.4.1 Hardware Specifications ................................................................................................... 57 18
2.3.3.1.4.1.1 Interface ....................................................................................................................... 57 19
2.3.3.1.4.1.2 Performance Specifications ......................................................................................... 57 20
2.3.3.1.4.2 Hardware Design ............................................................................................................... 58 21
2.3.3.2 Hardware Design .......................................................................................................................... 58 22
2.3.4 External Interface Ports ...................................................................................................................... 58 23
2.3.4.1 Hardware Specifications ............................................................................................................... 58 24
2.3.4.2 Hardware Design .......................................................................................................................... 59 25
2.3.4.2.1 Fronthaul Interface .................................................................................................................. 59 26
2.3.4.2.2 Debug Interface....................................................................................................................... 59 27
2.3.4.2.3 Power Interface ....................................................................................................................... 59 28
2.3.4.2.4 RF Interface ............................................................................................................................ 59 29
2.3.5 Mechanical ......................................................................................................................................... 60 30
2.3.6 Power Unit ......................................................................................................................................... 61 31
2.3.6.1 Hardware Specifications ............................................................................................................... 61 32
2.3.6.2 Hardware Design .......................................................................................................................... 61 33
2.3.7 Thermal .............................................................................................................................................. 62 34
2.3.8 Environmental and Regulations ......................................................................................................... 62 35
2.4 Integrated O-DU & O-RU (gNB-DU) Reference Design ........................................................................ 63 36
2.4.1 O-DU Portion of Integrated Reference Design .................................................................................. 63 37
2.4.1.1 O-DU High-Level Functional Block Diagram ............................................................................. 63 38
2.4.1.2 O-DU Hardware Components ...................................................................................................... 63 39
2.4.1.2.1 Digital Processing Unit ........................................................................................................... 63 40
2.4.1.2.2 Hardware Accelerator (if required by design) ........................................................................ 63 41
2.4.1.2.2.1 Accelerator Design 1 ......................................................................................................... 63 42
2.4.1.2.2.2 Accelerator Design 2 ......................................................................................................... 63 43
2.4.1.3 Synchronization and Timing ........................................................................................................ 63 44
2.4.2 O-RU Portion of Integrated Reference Design .................................................................................. 63 45
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 6

2.4.2.1 O-RU High-Level Functional Block Diagram.............................................................................. 63 1
2.4.2.2 O-RU Hardware Components ...................................................................................................... 63 2
2.4.2.2.1 Digital Processing Unit ........................................................................................................... 63 3
2.4.2.2.2 RF Processing Unit ................................................................................................................. 63 4
2.4.2.2.2.1 Transceiver Reference Design........................................................................................... 63 5
2.4.2.2.2.2 Power Amplifier (PA) Reference Design .......................................................................... 63 6
2.4.2.2.2.3 Low Noise Amplifier (LNA) Reference Design ............................................................... 63 7
2.4.2.2.2.4 RF Switch Reference Design ............................................................................................ 63 8
2.4.2.2.2.5 Antenna / Phased Array Reference Design ....................................................................... 63 9
2.4.2.2.3 Synchronization and Timing ................................................................................................... 63 10
2.4.3 External Interface Ports ...................................................................................................................... 63 11
2.4.4 O-DU/O-RU Firmware (if required by design) .................................................................................. 63 12
2.4.5 Mechanical ......................................................................................................................................... 63 13
2.4.6 Power Unit ......................................................................................................................................... 63 14
2.4.7 Thermal .............................................................................................................................................. 64 15
2.4.8 Environmental and Regulations ......................................................................................................... 64 16
2.5 Integrated O-CU & O-DU Reference Design .......................................................................................... 64 17
2.5.1 O-CU Portion of Integrated Reference Design .................................................................................. 64 18
2.5.1.1 Integrated O-CU High-Level Functional Block Diagram ............................................................ 64 19
2.5.1.2 O-CU Hardware Components ...................................................................................................... 64 20
2.5.1.2.1 Digital Processing Unit ........................................................................................................... 64 21
2.5.1.2.2 Hardware Accelerator (if required by design) ........................................................................ 64 22
2.5.1.2.2.1 Accelerator Design 1 ......................................................................................................... 64 23
2.5.1.2.2.2 Accelerator Design 2 ......................................................................................................... 64 24
2.5.1.3 Synchronization and Timing ........................................................................................................ 64 25
2.5.1.4 O-CU Firmware (if required by design) ....................................................................................... 64 26
2.5.2 O-DU Portion of Hardware Reference Design ................................................................................... 64 27
2.5.2.1 O-DU High-Level Functional Block Diagram ............................................................................. 64 28
2.5.2.2 O-DU Hardware Components ...................................................................................................... 64 29
2.5.2.2.1 Digital Processing Unit ........................................................................................................... 64 30
2.5.2.2.2 Hardware Accelerator (if required by design) ........................................................................ 64 31
2.5.2.2.2.1 Accelerator Design 1 ......................................................................................................... 64 32
2.5.2.2.2.2 Accelerator Design 2 ......................................................................................................... 64 33
2.5.2.3 Synchronization and Timing ........................................................................................................ 64 34
2.5.3 External Interface Ports ...................................................................................................................... 64 35
2.5.4 O-DU Firmware .................................................................................................................................  64 36
2.5.5 Mechanical ......................................................................................................................................... 64 37
2.5.6 Power Unit ......................................................................................................................................... 65 38
2.5.7 Thermal .............................................................................................................................................. 65 39
2.5.8 Environmental and Regulations ......................................................................................................... 65 40
2.6 FHGW Hardware Reference Design ....................................................................................................... 65 41
2.6.1 FHGW High-Level Functional Block Diagram ................................................................................. 65 42
2.6.2 FHGW Hardware Components .......................................................................................................... 65 43
2.6.2.1 Digital Processing Unit ................................................................................................................. 65 44
2.6.3 Synchronization and Timing .............................................................................................................. 65 45
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 7

2.6.4 External Interface Ports ...................................................................................................................... 65 1
2.6.5 Mechanical ......................................................................................................................................... 65 2
2.6.6 Power ................................................................................................................................................. 65 3
2.6.7 Thermal .............................................................................................................................................. 65 4
2.6.8 Environmental .................................................................................................................................... 65 5
Annex 1:  Parts Reference List ................................................................................................................. 65 6
Annex 1.1  O-CU Reference Parts List ..................................................................................................................... 65 7
Annex 1.2  O-DU7-2 Reference Parts List ................................................................................................................. 66 8
Annex 1.3  O-RU7-2 Reference Parts List ................................................................................................................. 66 9
Annex 2: ................................................................................................................................................... 67 10
Annex 3: ................................................................................................................................................... 67 11
Annex ZZZ: O-RAN Adopter License Agreement .................................................................................. 67 12
Section 1: DEFINITIONS ........................................................................................................................................ 68 13
Section 2: COPYRIGHT LICENSE ......................................................................................................................... 68 14
Section 3: FRAND LICENSE .................................................................................................................................. 69 15
Section 4: TERM AND TERMINATION ................................................................................................................ 69 16
Section 5: CONFIDENTIALITY ............................................................................................................................. 70 17
Section 6: INDEMNIFICATION ............................................................................................................................. 70 18
Section 7: LIMITATIONS ON LIABILITY; NO WARRANTY ............................................................................ 70 19
Section 8: ASSIGNMENT ....................................................................................................................................... 71 20
Section 9: THIRD-PARTY BENEFICIARY RIGHTS ............................................................................................ 71 21
Section 10: BINDING ON AFFILIATES ................................................................................................................ 71 22
Section 11: GENERAL ............................................................................................................................................ 71 23
 24
Tables 25
Table 2.2.3-1  Processor Feature List .............................................................................................................. 19 26
Table 2.2.3-2  Memory Channel Feature List ................................................................................................. 20 27
Table 2.2.3-3  Accelerator Hardware Feature List .......................................................................................... 21 28
Table 2.2.3-4  Accelerator Firmware Feature List .......................................................................................... 22 29
Table 2.2.3-5  Accelerator Hardware Feature List .......................................................................................... 23 30
Table 2.2.3-6  Accelerator Firmware Feature List .......................................................................................... 24 31
Table 2.2.3-7  Accelerator Hardware Features ................................................................................................ 25 32
Table 2.2.3-8  Hardware Accelerator Firmware Features ............................................................................... 26 33
Table 2.2.3-9  Accelerator Hardware Features ................................................................................................ 27 34
Table 2.2.3-10  Hardware Accelerator Firmware Features ............................................................................. 28 35
Table 2.2.3-11  Accelerator Hardware Feature List] ....................................................................................... 29 36
Table 2.2.3-12  Accelerator Firmware Feature List ........................................................................................ 29 37
Table 2.2.5-1  External Port List ..................................................................................................................... 32 38
Table 2.2.8-1  Power Supply Rail Requirements ............................................................................................ 34 39
Table 2.2.8-2  Power Supply Unit Feature List ............................................................................................... 35 40
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 8

Table 2.2.10-1  Environmental Features ......................................................................................................... 35 1
Table 2.3.2-1  FPGA Interface Specifications ................................................................................................. 40 2
Table 2.3.2-2  FPGA Functional Blocks ......................................................................................................... 41 3
Table 2.3.2-3  RF Processing Unit Interface Specifications ............................................................................ 41 4
Table 2.3.2-4  JESD204B/C Serial Data Rates ............................................................................................... 43 5
Table 2.3.2-5  Transceiver RF Specifications ................................................................................................. 43 6
Table 2.3.2-6  Power Amplifier Interface Specifications ................................................................................ 48 7
Table 2.3.2-7  Power Amplifier RF Specifications ......................................................................................... 48 8
Table 2.3.2-8  LNA Interfaces ......................................................................................................................... 49 9
Table 2.3.2-9  LNA RF Specifications ............................................................................................................ 50 10
Table 2.3.2-10  Circulator Specifications ........................................................................................................ 51 11
Table 2.3.2-11  Omnidirectional Antenna Specifications ............................................................................... 52 12
Table 2.3.2-12  Directional Antenna Specifications ........................................................................................ 53 13
Table 2.3.3-1  Synchronization and Timing Interface Specifications ............................................................. 54 14
Table 2.3.3-2  Synchronizer Interface Specifications ...................................................................................... 55 15
Table 2.3.3-3  Synchronizer Performance Specifications ............................................................................... 55 16
Table 2.3.3-4  Synthesizer Interface Specifications ........................................................................................ 57 17
Table 2.3.3-5  TCXO Clock Performance Specifications ............................................................................... 57 18
Table 2.3.4-1  External Port List ..................................................................................................................... 58 19
Table 2.3.6-1  Transceiver Module Specifications .......................................................................................... 61 20
Table 2.3.6-2  RF Front End Module Specifications ....................................................................................... 61 21
Table 2.3.8-1  Environmental Features ........................................................................................................... 62 22
 23
Figures 24
Figure 2.2.1-1  O-DU7-2 Functional Block Diagram ....................................................................................... 18 25
Figure 2.2.2-1  O-DU7-2 Hardware Block Diagram ......................................................................................... 18 26
Figure 2.2.3-1  Accelerator Design 1 without optional NIC Device ............................................................... 22 27
Figure 2.2.3-2  Accelerator Design 1 with optional NIC Device .................................................................... 23 28
Figure 2.2.3-3  Structured ASIC Accelerator Design ...................................................................................... 24 29
Figure 2.2.3-4  Dual-chip FPGA-based Hardware Acceleration in O-DU7-2 .................................................. 26 30
Figure 2.2.3-5  Single-chip FPGA-based Hardware Acceleration in O-DU7-2 ................................................ 28 31
Figure 2.2.3-6  Accelerator Design Using PCIe .............................................................................................. 30 32
Figure 2.2.3-7  Accelerator Design Using Ethernet ........................................................................................ 30 33
Figure 2.2.4-1  O-DU Timing Synchronization .............................................................................................. 31 34
Figure 2.2.5-1  External Interface Reference Design ...................................................................................... 32 35
Figure 2.2.7-1  Mother Board Layout Diagram............................................................................................... 33 36
Figure 2.2.7-2  Chassis Mechanical Diagram.................................................................................................. 34 37
Figure 2.3.1-1  High-Level Functional Block Diagram .................................................................................. 36 38
Figure 2.3.2-1  4T4R General Block Diagram with full RF front end ............................................................ 37 39
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 9

Figure 2.3.2-2  8T8R General Block Diagram with RF front end ................................................................... 38 1
Figure 2.3.2-3  Example Implementation 1 ..................................................................................................... 39 2
Figure 2.3.2-4  Digital Processing Unit Block Diagram ................................................................................. 39 3
Figure 2.3.2-5  Transceiver with Integrated CFR and DPD ............................................................................ 47 4
Figure 2.3.2-6  Power Amplifier Reference Design ........................................................................................ 49 5
Figure 2.3.2-7  LNA Reference Design ........................................................................................................... 50 6
Figure 2.3.2-8  Circulator Reference Design ................................................................................................... 51 7
Figure 2.3.2-9  Canister Style Omni Antenna ................................................................................................. 52 8
Figure 2.3.3-1  Clock and Synchronization Functional Block Diagram ......................................................... 54 9
Figure 2.3.3-2  Synchronizer Block Diagram.................................................................................................. 56 10
Figure 2.3.3-3  Synthesizer Block Diagram .................................................................................................... 58 11
Figure 2.3.4-1  RJ45 Interface ......................................................................................................................... 59 12
Figure 2.3.4-2  Power Interface ....................................................................................................................... 59 13
Figure 2.3.4-3  4.3-10+ RF Connector ............................................................................................................ 60 14
Figure 2.3.5-1  Mechanical Enclosure ............................................................................................................. 60 15
Figure 2.3.6-1  Power Reference Design ......................................................................................................... 62 16
 17
  18
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 10

Chapter 1 Introductory Material 1
1.1 Scope 2
This Technical Specification has been produced by the O-RAN.org. 3
The contents of the present document are subject to continuing work within O-RAN WG7 and may change 4
following formal O-RAN approval. Should the O-RAN.org modify the contents of the present document, it 5
will be re-released by O-RAN Alliance with an identifying change of release date and an increase in version 6
number as follows: 7
Release x.y.z 8
where: 9
x the first digit is incremented for all changes of substance, i.e. technical enhancements, corrections, 10
updates, etc. (the initial approved document will have x=01). 11
y the second digit is incremented when editorial only changes have been incorporated in the 12
document. 13
z the third digit included only in working versions of the document indicating incremental changes 14
during the editing process. This variable is for internal WG7 use only. 15
The present document specifies system requirements and high-level architecture for the Outdoor Micro Cell 16
for FR1 deployment scenario as specified in the Deployment Scenarios and Base Station Classes document 17
[1]. 18
In the main body of this specification (in any “chapter”) the information contained therein is informative, 19
unless explicitly described as normative. Information contained in an “Annex” to this specification is always 20
informative unless otherwise marked as normative. 21
1.2 References 22
The following documents contain provisions which, through reference in this text, constitute provisions of 23
the present document. 24
[1] ORAN-WG7.DSC.0-V02.00 Technical Specification, ‘Deployment Scenarios and Base Station Classes 25
for White Box Hardware’. https://www.o-ran.org/specifications  26
[2] 3GPP TR 21.905: "Vocabulary for 3GPP Specifications". 27
[3] 3GPP TR 38.104: "NR; Base Station (BS) radio transmission and reception". 28
http://www.3gpp.org/ftp//Specs/archive/38_series/38.104/38104-g10.zip  29
[4] ORAN-WG4.CUS.0-v05.00 Technical Specification, ‘O-RAN Fronthaul Working Group Control, User 30
and Synchronization Plane Specification’. https://www.o-ran.org/specifications  31
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 11

[5] 3GPP TS 38.113:"NR: Base Station (BS) Electromagnetic Compatibility (EMC)".  1
http://www.3gpp.org/ftp//Specs/archive/38_series/38.113/38113-f80.zip  2
[6] ORAN-WG7.OMC. HAR-v01.00 Technical Specification, ‘Outdoor Micro Cell Hardware Architecture 3
and Requirement (FR1) Specification’. https://www.o-ran.org/specifications. 4
[7] “Data Plane Development Kit”, https://www.dpdk.org/  5
[8]  “Baseband Device Library”, https://doc.dpdk.org/guides/prog_guide/bbdev.html. 6
[9] IEC 61169-54 International Standard, “Radio frequency connectors – Part 54:  Sectional specification for 7
coaxial connectors with 10 mm inner diameter of outer conductor, nominal characteristic impedance 50 8
Ohms, Series 4.3-10”, https://webstore.iec.ch/publication/25812. 9
[10] AISG 2.0, “Control interface for antenna line devices”, Antenna Interface Standards Group, June 2006. 10
1.3 Definitions and Abbreviations 11
1.3.1 Definitions 12
For the purposes of the present document, the terms and definitions given in 3GPP TR 21.905 [2] and the 13
following apply. A term defined in the present document takes precedence over the definition of the same 14
term, if any, in 3GPP TR 21.905 [2]. For the base station classes of Pico, Micro and Macro, the definitions 15
are given in 3GPP TR 38.104 [3]. 16
Integrated architecture:  In the integrated architecture, the O-RU and O-DU are implemented on one 17
platform. Each O-RU and RF front end is associated with one O-DU. They are then aggregated to O-CU and 18
connected by F1 interface. 19
Split architecture:  The O-RU and O-DU are physically separated from one another in this architecture. A 20
switch may aggregate multiple O-RUs to one O-DU.  O-DU, switch and O-RUs are connected by the 21
fronthaul interface as defined in WG4. 22
1.3.2 Abbreviations 23
For the purposes of the present document, the abbreviations given in [2] and the following apply.  An 24
abbreviation defined in the present document takes precedence over the definition of the same abbreviation, 25
if any, as in [2]. 26
3GPP   Third Generation Partnership Project 27
5G    Fifth-Generation Mobile Communications 28
7-2   Fronthaul interface split option as defined by O-RAN WG4, also referred to as 7-2x 29
ACLR  Adjacent Channel Leakage Ratio 30
ADC   Analog to Digital Converter 31
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 12

AGC   Automatic Gain Control 1
AISG   Antenna Interface Standards Group 2
ASIC   Application Specific Integrated Circuit 3
BBDEV  Baseband Device 4
BH   Backhaul 5
BIOS   Basic Input/Output System 6
BMC   Baseboard Management Controller 7
BS    Base Station 8
BW   Bandwidth 9
CDR   Clock and Data Recovery 10
CFR   Crest Factor Reduction 11
CISPR  International Special Committee on Radio Interference 12
CLB   Configurable Logic Block 13
CPU   Central Processing Unit 14
CRC   Cyclic Redundancy Check 15
CU   Centralized Unit as defined by 3GPP 16
DAC   Digital to Analog Converter 17
DDC   Digital Down Conversion 18
DDR   Double Data Rate 19
DEVCLK Device Clock 20
DIMM  Dual-Inline-Memory-Modules 21
DL   Downlink 22
DMA   Direct Memory Access 23
DPD   Digital Pre-Distortion 24
DPDK  Data Plane Development Kit 25
DPU   Digital Processing Unit 26
DSP   Digital Signal Processor 27
DU   Distributed Unit as defined by 3GPP 28
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 13

DUC   Digital Up Conversion 1
ECC   Error Correcting Code 2
eCPRI  evolved Common Public Radio Interface 3
EMC   Electro Magnetic Compatibility 4
ENIAC  Embedded NIC Inline Accelerator 5
EVM   Error Vector Magnitude 6
FCC   Federal Communications Commission 7
FEC   Forward Error Correction 8
FFT   Fast Fourier Transform 9
FH    Fronthaul 10
FHGW  Fronthaul Gateway 11
FHGWx Fronthaul gateway with no FH protocol translation, supporting an O-DU with split option x 12
and an O-RU with split option x, with currently available options 66, 7-27-2 and 88 13
FHGWxy Fronthaul Gateway that can translate fronthaul protocol from an O-DU with split option x to 14
an O-RU with split option y, with currently available option 7-28. 15
FHHL  Full Height Half Length 16
FPGA   Field Programmable Gate Array 17
GbE   Gigabit Ethernet 18
GMC   Grand Master Clock 19
GNSS   Global Navigation Satellite System 20
GPIO   General Purpose Input Output 21
GPP   General Purpose Processor 22
GPS   Global Positioning System 23
GUI   Graphical User Interface 24
HAR   Hardware Architecture Requirement 25
HARQ  Hybrid Automatic Repeat request 26
HDD   Hard Disk Drive 27
HHHL  Half Height Half Length 28
HRD   Hardware Reference Design 29
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 14

HW   Hardware 1
I/O   Input/Output 2
I2C   Inter-Integrated Circuit (multi IC interface standard) 3
IEEE   Institute of Electrical and Electronics Engineers 4
IFFT   Inverse Fast Fourier Transform 5
IMC   Integrated Memory Controller 6
IMD   Inter Modulation Distortion 7
JTAG   Joint Test Action Group 8
KVM   Kernel-based Virtual Machine 9
L1    Layer 1 10
L2    Layer 2 11
LDPC   Low-Density Parity Codes 12
LNA   Low Noise Amplifier 13
LRDIMM Load-Reduced Dual In-line Memory Module 14
LTE   Long Term Evolution 15
LUT   Look-up Table 16
MH   Midhaul 17
NEBS   Network Equipment-Building System 18
NFV   Network Functions Virtualization 19
NIC   Network Interface Controller 20
NR   New Radio 21
OAM   Operations, administration and management 22
O-CU   O-RAN Centralized Unit as defined by O-RAN 23
OCXO  Oven Controlled Crystal Oscillator 24
O-DUx A specific O-RAN Distributed Unit having fronthaul split option x where x may be 6, 7-2 25
(as defined by WG4) or 8. 26
OMC Outdoor Microcell 27
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 15

O-RUx A specific O-RAN Radio Unit having fronthaul split option x, where x is 6, 7-2 (as defined 1
by WG4) or 8, and which is used in a configuration where the fronthaul interface is the same 2
at the O-DUx. 3
ORx   Observation Receiver 4
PA    Power Amplifier 5
PCH   Platform Controller Hub 6
PCIe   Peripheral Component Interface Express 7
PHC   Physical Hardware Clock 8
PHY   Physical Layer 9
PMBus  Power Management Bus 10
PPS   Pulse Per Second 11
PRACH  Physical Random-Access Channel 12
PTP   Precision Time Protocol 13
PWM   Pulse Width Modulation 14
QSFP   Quad Small Form-factor Pluggable 15
RAN   Radio Access Network 16
RDIMM  Registered Dual In-line Memory Module 17
RE    Resource Element 18
RF    Radio Frequency 19
RoE   Radio over Ethernet 20
RU   Radio Unit as defined by 3GPP 21
Rx    Receiver 22
SDFEC  Soft-Decision Forward Error Correction 23
SERDES  Serializer / De-serializer 24
SFP   Small Form-factor Pluggable 25
SFP+   Small Form-factor Pluggable plus 26
SMA   Sub-Miniature Version A (connector) 27
SoC   System On Chip 28
SPI   Serial Peripheral Interface 29
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 16

SSD   Solid State Drive 1
SyncE  Synchronous Ethernet 2
TCXO  Temperature Compensate Crystal Oscillator 3
TDD   Time Division Duplex 4
TDP   Thermal Design Power 5
TR    Technical Report  6
TR    Transmit Receive (switch) 7
TRx   Transceiver 8
TS    Technical Specification 9
Tx    Transmitter 10
UEFI   Unified Extensible Firmware Interface 11
UL   Uplink 12
USB   Universal Serial Bus 13
UTC   Coordinate Universal Time 14
WG   Working Group 15
Chapter 2 Hardware Reference Design 1 16
This chapter describes a white box hardware reference design example for outdoor Microcell deployment 17
scenario.  It includes O-CU and O-DU7-2 for OMC deployment scenario. 18
2.1 O-CU Hardware Reference Design 19
The O-CU white box hardware is the platform that perform the O-CU function of upper L2 and L3. The 20
hardware systems specified in this document meet the computing, power and environmental requirements of 21
use cases configurations and feature sets of RAN physical node. These requirements are described in the 22
early hardware requirement specification as well as in the use cases document. The O-CU hardware includes 23
the chassis platform, mother board, peripheral devices and cooling devices. The mother board contains 24
processing unit, memory, the internal I/O interfaces, and external connection ports. The midhaul (MH) and 25
backhaul (BH) interface are used to carry the traffic between O-CU and O-DU7-2 as well as O-CU and core 26
network. The other hardware functional components include: the storage for software, hardware and system 27
debugging interfaces, board management controller, just to name a few; the O-CU designer will make 28
decision based on the specific needs of the implementation. 29
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 17

The HW reference design of O-CU is the same as O-DU7-2 except for the need of HW accelerator, thus detail 1
design will be described in O-DU7-2 section 2.2. 2
2.2 O-DU7-2 Hardware Reference Design 3
The O-DU7-2 white box hardware is the platform that performs the O- DU7-2 functions such as upper L1 and 4
lower L2 functions. The hardware systems specified in this document meet the computing, power and 5
environmental requirements of use case’s configurations and feature sets of RAN physical node. These 6
requirements are described in the early hardware requirement specification as well as in the use cases 7
document. The O-DU7-2 hardware includes the chassis platform, mother board, peripheral devices and 8
cooling devices. The mother board contains processing unit, memory, the internal I/O interfaces, and 9
external connection ports. The fronthaul and backhaul interface are used to carry the traffic between O-RU7-2 10
/ FHGW7-2 / FHGW7-28 and O-DU7-2 as well as O-CU and O-DU7-2. The O-DU7-2 design may also provide 11
an interface for hardware accelerator if that option is preferred. The other hardware functional components 12
include: the storage for software, hardware and system debugging interfaces, board management controller, 13
just to name a few; the O-DU7-2 designer will make decision based on the specific needs of the 14
implementation. 15
Note that the O-DU7-2 HW reference design is also feasible for O-CU and integrated O-CU / O-DU7-2. 16
2.2.1 O-DU7-2 High-Level Functional Block Diagram 17
Figure 2.2.1-1 shows the major functional blocks of O-DU7-2. The digital processing unit handles the 18
baseband processing workload. To make the processing more efficient, an accelerator can be used to assist 19
with the baseband workload processing. The memory devices include the random-access memory (RAM) for 20
temporary storage of data while flash memory is used for codes and logs. The storage device is for persistent 21
storage. The external network cards can be used for fronthaul or backhaul connection.  The baseboard 22
management controller (BMC) is a microcontroller which monitors hardware operation on motherboard. The 23
clock circuits provide digital processing unit with required clock signals. 24
 25
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 18

 1
Figure 2.2.1-1  O-DU7-2 Functional Block Diagram 2
 3
2.2.2 O-DU7-2 Hardware Design Description 4
Figure 2.2.2-1 describes the various components and connections inside the O-DU7-2 white box.       5
 6
Figure 2.2.2-1  O-DU7-2 Hardware Block Diagram 7

 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 19

 1
As described in the previous section, the O-DU7-2 hardware can be implemented with difference design 2
choices. Here, we use a SoC design-based as an example which performs most of the workload for O-DU7-2.  3
The accelerator can be used to perform other functions based on the overall performance requirement. 4
Several Ethernet controllers are also used for front haul link, back haul link and remote console control 5
connection. The other parts include: RAM, flash memory, and hard drive storage. The JTAG and USB ports 6
are provided for hardware debug and local connection if needed. Finally, BMC block is mainly responsible 7
for monitoring the hardware status of the motherboard. 8
2.2.3 O-DU7-2 Hardware Components 9
In this section, we describe the details of the O-DU7-2 hardware component’s requirements, their features and 10
parameters. The component selection is based on the use case requirements which are listed in the hardware 11
architecture and requirements document [6]. 12
2.2.3.1 Digital Processing Unit 13
This example of the digital processing unit in O-DU7-2 is based on the General Purpose Processor (GPP). 14
 15
2.2.3.1.1 Digital Processing Unit Requirements 16
The GPP requirements are listed in Table 2.2.3-1. 17
Table 2.2.3-1  Processor Feature List 18
Item Name Description
# of Cores 16
# of Threads 32
Base Frequency 2.20 GHz
Max Turbo Frequency 3.00 GHz
Cache 22 MB
Thermal Design Power (TDP) 100W
Max Memory Size (dependent on memory type) 512 GB
Memory Types DDR4
Max # of Memory Channels 4
 19
2.2.3.1.1.1 Interfaces 20
The interface specification on the main board are described in the sections below. 21
2.2.3.1.1.1.1 Memory Channel Interfaces 22
The system memory capacity, type and related information are described in Table 2.2.3-2. 23
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 20

Table 2.2.3-2  Memory Channel Feature List 1
Item Name Description
Memory Types DDR4
# of Memory Channels 4
ECC LRDIMM Up to 512GB
ECC RDIMM Up to 256GB
Memory Speed 2666/2400/2133MHz
DIMM Sizes 128GB, 64GB, 32GB, 16GB
Memory Voltage 1.2 V
2.2.3.1.1.1.2 PCIe 2
PCIe Gen 3 should be supported by the processor. There are total of 32 PCIe lanes with 128 Gb/s bandwidth. 3
The 32 PCIe lanes can be divided into two x16 slots by using a riser card. 4
2.2.3.1.1.1.3 Ethernet 5
The system should be capable to offer aggregated 48 Gb/s Ethernet bandwidth. The breakout the ports are 6
discussed in later section. When higher Ethernet bandwidth required, an Ethernet card can be installed in one 7
of the PCIe slot. 8
2.2.3.1.2 Digital Processing Unit Design 9
The digital processing unit is a system-on-a-chip (SoC) device which is a 64-bit multi-core server class 10
processor. This SoC includes an integrated Platform Controller Hub (PCH), integrated high-speed I/O, 11
Integrated Memory Controllers (IMC), and four integrated 10 Gigabit Ethernet ports. 12
The SoC supports 512-bit wide vector processing instruction set. It also supports hardware virtualization to 13
enable dynamic provisioning of services as communication service providers extend network functions 14
virtualization (NFV).  Figure 2.2.2-1 shows the major functional blocks of the digital processing unit. 15
2.2.3.2 Hardware Accelerator 16
Hardware accelerators can be used in O-DU7-2 to offload computationally intensive functions and to optimize 17
the performance under varying traffic and loading conditions.  While the hardware acceleration functional 18
requirements and implementation are system designer’s choice; however, the O-DU7-2 is required to meet the 19
minimum system performance requirements under various loading conditions and deployment scenarios.  In 20
most cases, a Field Programmable Gate Array (FPGA) or Application Specific Integrated Circuit (ASIC) 21
based PCIe card can be used to optimize the system performance. The FPGA(s) are part of a Network 22
Interface Controller (NIC) that further provides connectivity services. 23
2.2.3.2.1 Accelerator Design Solution 1 24
Channel coding for Low-Density Parity Codes (LDPC) and fronthaul compression requires a significant 25
amount of bit level processing and is well suited to a fine-grained FPGA architecture and/or low cost/power 26
structured ASIC. Options include: 27
• Virtualization: Multi-channel DMA, Virtual machine integration, load balancing functions 28
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 21

• Look-aside FEC: LDPC (de)coding, Polar (de)coding, Rate (De)Matcher, (De) Interleaver, Cyclic 1
Redundancy Check (CRC), Hybrid Automatic Repeat request (HARQ) retransmission 2
• Bump-in-wire Fronthaul: compression / decompression for latency and bandwidth reduction 3
 4
2.2.3.2.1.1 Accelerator Requirements 5
Hardware and firmware requirements for this accelerator design are given in Table 2.2.3-3 and Table 2.2.3-4, 6
respectively. 7
Table 2.2.3-3  Accelerator Hardware Feature List 8
Item Name Description
PCIe (Interface with digital
processing unit）
Gen4 x16 (and lower)
Form factor FHHL
Connectivity 2x QSFP28/56
FPGA Logic Elements: 1437K
M20K Memory: 139Mb
Quad A53 Hard Processor Sub-system
NIC Device 100Gb xHAUL for FH, BH & MH traffic shaping. Optional
FPGA co-processing.
DDR Main 8+8+1GB DDR4
Flash (FPGA images) >=1 Gbit
BMC Telemetry, Security, remote upgrade
Clocking For O-RAN C1, C2, C3 & C4
Fronthaul eCPRI, RoE IEEE1914.3, O-RAN WG4
GPS SMA for 1 PPS & 10MHz (in/out)
Operating Temperature
(ambient)
NEBS Compliant
Power <75W (without optional NIC device)
Clock Accuracy Low-Jitter, configurable clock ranging from 10MHz to
750MHz. Option for OCXO (TCXO as standard)
 9
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 22

Table 2.2.3-4  Accelerator Firmware Feature List 1
Item Name Description
Remote system upgrade Securely upgradable FPGA flash image
Queuing 64 Queues supported equally split between UL & DL.
LDPC Acceleration NR LDPC Encoding with, interleaving and rate-matching.
NR LDPC Decoding with sub-block de-interleaving function of reverse
rate matching.
Early Termination, CRC attachment and HARQ buffering.
5G Throughput: DL 14.8Gbps, UL 3.2Gbps
Load Balancing (channel coding) Load balancer distributes the pending encoder/decoder requests to
encoder/decoders
Descriptor Format (channel
coding)
Code block-based interface.
Software enablement by BBDEV API (DPDK) [7], [8]
Fronthaul Compression In-line compression/decompression for Mu-Law, block-floating point
and quantization according to the O-RAN WG4 specification.
Open programmable
acceleration environment
Support for:
• FPGA Flashing upgrade
• Firmware version reporting
• PCIe diagnostics
• Ethernet diagnostics
• Temperature and voltage telemetry information
 2
2.2.3.2.1.2 Accelerator Design 3
Figure 2.2.3-1 illustrates Accelerator Design 1 without optional NIC Device.  Figure 2.2.3-2 illustrates the 4
Accelerator Design 1 with optional NIC Device.   5
 6
Figure 2.2.3-1  Accelerator Design 1 without optional NIC Device 7
 8

 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 23

 1
Figure 2.2.3-2  Accelerator Design 1 with optional NIC Device 2
 3
2.2.3.2.2 Accelerator Design Solution 2 4
Channel coding for LDPC and fronthaul compression requires a significant amount of bit level processing 5
and is well suited to a fine-grained structured ASIC. Features include: 6
• Virtualization: Multi-channel DMA, Virtual machine integration, load balancing functions 7
• Look- aside FEC: Turbo (de)coding, LDPC (de)coding, Rate (De)Matcher, (De) Interleaver, CRC, HARQ 8
retransmission & (de) interleaver. 9
 10
2.2.3.2.2.1 Accelerator Requirement 11
Accelerator Hardware and Firmware features are listed in Table 2.2.3-5 and Table 2.2.3-6, respectively. 12
 13
Table 2.2.3-5  Accelerator Hardware Feature List 14
Item Name Description
PCIe  Gen3 x16
Form factor HHHL
DDR  DDR4 (64-bit +ECC), 2667Mbps Interface for HARQ buffering
Board Management Controller Telemetry, Security.
Power <35W
 15
 16

 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 24

Table 2.2.3-6  Accelerator Firmware Feature List 1
Item Name Description
Queuing 64 Queues supported equally split between UL & DL.
LDPC Acceleration NR LDPC Encoding with, interleaving and rate-matching.
NR LDPC Decoding with sub-block de-interleaving function of reverse
rate matching.
Early Termination, CRC attachment and HARQ buffering.
5G Throughput: DL 23Gbps, UL 8Gbps
Load Balancing (channel coding) Load balancer distributes the pending encoder/decoder requests to
encoder/decoders
Descriptor Format (channel
coding)
Code block and transport block-based interface.
Software enablement by BBDEV API (DPDK) [7], [8]
 2
2.2.3.2.2.2 Accelerator Design 3
The following diagram shows the structured ASIC based accelerator design. 4
 5
Figure 2.2.3-3  Structured ASIC Accelerator Design 6
 7
2.2.3.2.3 Accelerator Design Solution 3 8
The O-DU7-2 system is typically implemented using a multi-core processor and one or more hardware 9
accelerators. Parts of O-DU7-2 protocol stack can be implemented in software running on the multi-core 10
processors and the computationally intensive L1 and L2 functions can be offloaded to an FPGA-based 11
hardware accelerator. This accelerator comprises two FPGAs for L1 offload and fronthaul connectivity in 12
lookaside mode. The accelerator hardware and firmware features are listed in Table 2.2.3-7 and Table 13
2.2.3-8. 14
 15

 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 25

2.2.3.2.3.1 Accelerator Hardware Features 1
Table 2.2.3-7  Accelerator Hardware Features 2
Item Name Description
SoC Resources FPGA 1
System Logic cells - 930K
CLB LUT - 425K
SDFEC -8
DSP Slices - 4,272
BRAM - 38.0Mb
URAM - 22.5Mb
FPGA 2
System Logic cells - 1,143K
CLB LUT - 523K
CLB Flip-Flops -1,045K
DSP Slices - 1,968
BRAM - 34.6Mb
URAM - 36.0Mb
Form Factor FHHL PCIe Form Factor
PCIe Interface Gen 3 x16 with Bifurcation
On Board Memory FPGA1
Total Capacity 4 GB in
Programmable Logic,
upgradeable to 8GB
Total Capacity 2 GB in
Programmable Subsystem,
upgradeable to 4GB
FPGA2
Total Capacity 4 GB in
Programable Logic, upgradeable
to 8GB
Total Capacity 2 GB in
Programmable Subsystem,
upgradeable to 4GB
Network Interface(s) 2xSFP28 optical interfaces to FPGA2
(User Configurable, includes 10/25 Ethernet)
Other External Interface(s) Micro USB for JTAG support (FPGA programming and debug) and
access to BMC
Graphical User interface GUI for monitoring the basic board parameters, monitoring
temperature alerts, firmware upgrades for BMC
Board Management Controller Telemetry, Security, Remote Upgrade
Clocking O-RAN C1, C2, C3, C4
Fronthaul eCPRI, RoE IEEE1914.3, O-RAN WG4 FH
GPS GPS SMA for 1 PPS (In/Out)
Operating Temperature NEBS Compliant
Power < 75 W
Clocking Options Low-Jitter, configurable clock ranging from10MHz to 750MHz
1 PPS input and output with assembly option for OCXO and TCXO
 3
 4
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 26

2.2.3.2.3.2 Hardware Accelerator Firmware Features 1
Table 2.2.3-8  Hardware Accelerator Firmware Features 2
Item Name Description
Remote System Upgrade Securely upgradable FPGA flash image
L1 Acceleration 5G NR LDPC encoding/decoding with interleaving/de-
interleaving and rate-matching/rate-de-matching along
with early termination, CRC attachment, and HARQ
management
Hardware-Software APIs Fully compliant with DPDK/BBDEV APIs
Fronthaul
Protocols/Compression
Fully compliant with O-RAN WG4 M, C,U & S-planes
Specifications
Open Programmable
Acceleration Environment
Support for:
• FPGA flashing upgrade
• Firmware version reporting
• PCIe diagnostics
• Ethernet diagnostics
• Temperature and voltage telemetry information
 3
The hardware accelerator supports x86 or non-x86-based processors.  Figure 2.2.3-4 illustrates the two-chip 4
acceleration architecture comprising two FPGAs with multi-lane PCIe interfaces toward the CPU and 5
external connectivity toward O-RU7-2(s) via eCPRI and O-CU(s) through GbE connectivity. The example 6
architecture further depicts multi-lane Gen3 PCIe interfaces between each FPGA and the CPU. The FPGAs 7
communicate through high-bandwidth Ethernet (GbE) transport. 8
 9
 10
Figure 2.2.3-4  Dual-chip FPGA-based Hardware Acceleration in O-DU7-2 11

 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 27

 1
2.2.3.2.4 Accelerator Design Solution 4 2
The O-DU7-2 system is typically implemented using a multi-core processor (CPU) and one or more hardware 3
accelerators. Parts of O-DU7-2 protocol stack can be implemented in software running on the multi-core 4
processors and the computationally intensive L1 and L2 functions can be offloaded to an FPGA-based 5
hardware accelerator. This accelerator comprises a single FPGA for L1 offload in lookaside mode. The 6
accelerator hardware and firmware features are listed in Table 2.2.3-9 and Table 2.2.3-10. 7
 8
2.2.3.2.4.1 Accelerator Hardware Features 9
Table 2.2.3-9  Accelerator Hardware Features 10
Item Name Description
SoC Resources System Logic cells - 930K
CLB LUT - 425K
SDFEC -8
DSP Slices - 4,272
BRAM - 38.0Mb
URAM - 22.5Mb
Form Factor HHHL PCIe Form Factor
PCIe Interface Gen 3 x16 (Gen4 x8)
On Board Memory Total Capacity 4 GB in Programmable Logic, upgradeable to 8GB
Total Capacity 2 GB in Processor Subsystem, upgradeable to 4GB
Other External Interface(s) Micro USB for JTAG support (FPGA programming and debug) and
access to BMC
Graphical User interface GUI for monitoring the basic board parameters, monitoring
temperature alerts, firmware upgrades for BMC
Board Management Controller Telemetry, Security, Remote Upgrade
Operating Temperature NEBS Compliant
Power < 35 W
 11
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 28

2.2.3.2.4.2 Hardware Accelerator Firmware Features 1
Table 2.2.3-10  Hardware Accelerator Firmware Features 2
Item Name Description
Remote System Upgrade Securely upgradable FPGA flash image
L1 Acceleration 5G NR LDPC encoding/decoding with interleaving/de-interleaving and
rate-matching/rate-de-matching along with early termination, CRC
attachment, and HARQ management
Hardware-Software APIs Fully compliant with DPDK/BBDEV APIs
Open Programmable
Acceleration Environment
Support for:
• FPGA flashing upgrade
• Firmware version reporting
• PCIe diagnostics
• Ethernet diagnostics
• Temperature and voltage telemetry information
 3
The hardware accelerator supports x86 or non-x86-based processors.  Figure 2.2.3-5 illustrates the single-4
chip acceleration architecture comprising one FPGA with Gen3 x16 or Gen4 x8 PCIe interfaces toward the 5
CPU. 6
 7
 8
Figure 2.2.3-5  Single-chip FPGA-based Hardware Acceleration in O-DU7-2 9
 10
2.2.3.2.5 Accelerator Design Solution 5 11
This design includes an Embedded NIC Inline Accelerator (ENIAC) with an ASIC that is capable of 12
providing NIC functions.  One option supports a high capacity O-DU using multiple PCIe cards in standard 13
racks and aligns with the FAPI interface to maximize software reuse.  The second option supports a high 14
capacity O-DU using an Ethernet-based backplane interconnect and aligns with the nFAPI interface to 15
maximize software reuse.  ENIAC unloads L1 from the host, allowing it to focus on L2. 16
FPGA
(L1 Offload)
X86 or AR M-based
CPU
(L2 and Partial L 1)
F1 Interface
Ethernet (10/25G)
P CIe Inte rf ace
P CIe Ge n3x16 or Ge n4 x8
100G
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 29

 1
2.2.3.2.5.1 Accelerator Requirements 2
Hardware and firmware requirements for this accelerator design are given in Table 2.2.3-11 and Table 3
2.2.3-12, respectively. 4
Table 2.2.3-11  Accelerator Hardware Feature List] 5
Item Name Description
PCIe (Interface with digital
processing unit）
Gen4 x16 (and lower)
Form factor FHHL
Connectivity QSFP28/SFP
NIC Device 100Gb xHAUL for FH, BH & MH traffic shaping.
DDR Main Min 4 GB DDR4
Flash (FPGA images) >=1 Gbit
BMC Telemetry, Security, remote upgrade
Clocking For O-RAN C1, C2, C3 & C4
Fronthaul eCPRI, RoE IEEE1914.3, O-RAN WG4
GPS SMA for 1 PPS & 10MHz (in/out)
Operating Temperature
(ambient)
NEBS Compliant
Power <75W
Clock Accuracy Low-Jitter, configurable clock ranging from 10MHz to 750MHz. Option
for OCXO (TCXO as standard)
 6
Table 2.2.3-12  Accelerator Firmware Feature List 7
Item Name Description
Remote system upgrade Securely upgradable image
Queuing Command queuing at FAPI interface
LDPC Acceleration Rel15 compliant
Fronthaul Compression In-line compression/decompression for Mu-Law, block-floating point
and quantization according to the O-RAN WG4 specification.
Open programmable
acceleration environment
Support for:
• Flashing upgrade
• Firmware version reporting
• PCIe diagnostics
• Ethernet diagnostics
• Temperature and voltage telemetry information.
 8
2.2.3.2.5.2 Accelerator Design 9
Figure 2.2.3-6 illustrates Accelerator Design 5 with integrated NIC and PCIe connectivity to L2. Figure 10
2.2.3-7 illustrates Accelerator Design 5 with integrated NIC and Ethernet connectivity to L2.   11
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 30

 1
Figure 2.2.3-6  Accelerator Design Using PCIe 2
 3
 4
Figure 2.2.3-7  Accelerator Design Using Ethernet 5
 6
2.2.3.3 Baseboard Management Controller 7
BMC is used to perform hardware power control (power on, power off and power cycle), monitor hardware 8
status (temperatures, voltages, etc), monitor Basic I/O System (BIOS)/ Unified Extensible Firmware 9
Interface (UEFI) firmware status, and log system events. It provides remote access via shared or dedicated 10
NIC. System user can do console access via serial or physical/Kernel-based Virtual Machine (KVM). The 11
BMC has dedicated RAM and flash memory. It provides access via serial port or Ethernet port.  Figure 12
2.2.2-1 describes the BMC connections with related components. 13
L2
Processing FAPI on
PCIe4x16
Timing
L1 Upper Phy Accelerator
8 Layer MIMO
Embedded NIC with eCPRI
PPS
10 MHz
O-RAN 7-2x
eCPRI FH QSFP 28
100 Gbps Ethernet
SyncE
L2
Processing FAPI on
Ethernet
Timing
L1 Upper Phy Accelerator
8 Layer MIMO
Embedded NIC with eCPRI
PPS
10 MHz
O-RAN 7-2x
eCPRI FH QSFP 28
100 Gbps Ethernet
SyncE
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 31

2.2.4 Synchronization and Timing 1
2.2.4.1 Synchronization and Timing Design 1 2
This section describes the synchronization and timing mechanism that is used in the O-DU7-2. 3
2.2.4.2 Hardware Requirements 4
The O-DU7-2 shall support following timing synchronization methods: 5
1. GNSS Synchronization  6
2. Ethernet based IEEE1588V2 Synchronization 7
3. GNSS and IEEE1588 switching 8
2.2.4.3 Hardware Design 9
Depending on the timing distribution topologies used, the O-DU7-2 system clock is able to synchronize with 10
the Grand Master Clock (GMC) using IEEE1588 via either the front haul NIC or backhaul NIC, or 11
synchronizing timing using Global Navigation Satellite System (GNSS). In the case of IEEE1588, the 12
Physical Hardware Clock (PHC) within the NIC is synchronized with the GMC first, then the O-DU7-2 13
system clock is synchronized with the PHC. The O-DU7-2 is also capable to provide a clock to the O-RU7-2 14
via front haul if needed. When GNSS becomes available to O-DU7-2, it will be able to synchronize the 15
system clock to Coordinated Universal Time (UTC).  Figure 2 7 outlines the O-DU7-2 timing synchronization 16
mechanisms. 17
 18
Figure 2.2.4-1  O-DU Timing Synchronization 19
 20
2.2.5 External Interface Ports 21
The external interfaces of O-DU7-2 are described below. 22
2.2.5.1 Hardware Requirements 23
The following table shows the external ports or slots that the system provides. 24

 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 32

Table 2.2.5-1  External Port List 1
Item Name Description
Ethernet Octave Gigabit Ethernet LAN connectors
Dual 10GbE Base-T Ethernet connectors
Dual 10GbE SFP+ Faber Ethernet connectors
2x100G QSFP28 or 2x25G SFP28
USB 2 USB 3.0 ports
Serial Port 1 COM port via RJ45
Antenna port 1 SMA connector for GNSS
 2
2.2.5.2 Hardware Design 3
The digital processing unit is a SoC device which provides the external ports described in the hardware 4
requirement section. The system includes 2 USB 3.0 ports, and the serial RS232 port that can be used for 5
Console Redirection, e.g. Out-of-Band Management. The system provides eight 1Gbps and four 10Gbps 6
Ethernet ports. There are two or four 25G eCPRI ports in system depends on the accelerator card used.  The 7
system also provides a RF interface to connect GNSS antenna. The following diagram outlines the external 8
interfaces that supported. 9
 10
Figure 2.2.5-1  External Interface Reference Design 11
 12
2.2.6 O-DU Firmware 13
BIOS and BMC firmware are needed in the system and shall be installed. 14
2.2.7 Mechanical 15
The mechanical design for mother board, chassis, and cooling are listed in this section. 16
2.2.7.1 Mother Board 17
The mechanical layout of the mother board shows the location of major components and interface ports. The 18
following diagram also provides the dimension of the board. 19

 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 33

 1
Figure 2.2.7-1  Mother Board Layout Diagram 2
. 3
2.2.7.2 Chassis 4
The 1U rack mount chassis contains the layout of the power supply, Solid State Drive (SSD) and fans. The 5
chassis dimension is showed in following figure. 6

 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 34

 1
Figure 2.2.7-2  Chassis Mechanical Diagram 2
 3
2.2.7.3 Cooling 4
The system installs 4x 40x28mm PWM fans for the cooling. Up to 6 fans can be installed if needed. 5
 6
2.2.8 Power Unit 7
In a fully loaded system with two PCIe slots populated with 75W each, the system power consumption 8
should be less than 400W. The total system power requirement shall be kept less than 80% of the power 9
supply capacity. 10
2.2.8.1 Hardware Requirements 11
The O-DU requires a 500W high-efficiency power supply with Power Management Bus (PMBus) 1.2 12
capability.  The required power input range and output power rails are listed in the table below.   13
Table 2.2.8-1  Power Supply Rail Requirements 14
Item Name Description
AC Input 100-240V, 50-60Hz, 6.6A max
DC Output +3.3V: 12A
+5V: 15A
+5V standby: 3A
+12V: 41A
-12V: 0.2A
 15

 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 35

2.2.8.2 Hardware Design 1
The O-DU7-2 chassis design includes one 500W power supply unit. The power supply unit is auto-switching 2
capable, which enables it to automatically sense and operate at a 100v to 240v input voltage. The power 3
supply unit features are listed in the following table. 4
Table 2.2.8-2  Power Supply Unit Feature List 5
Item Name Description
Output connectors 24pin/8pin/4+4pin/HDD/I2C
Dimension (W x D x H) 3.9 x 7.1 x 1.6 inch
Maximum Output Power +3.3V: 12A
+5V: 15A
+12V: 41A
-12V: 0.2A
+5Vsb: 3A
Rated Input Voltage/Current 100-240Vac / 6.6A max
Rated Input Frequency  50-60HZ
Inrush current   Less than 30A
 6
2.2.9 Thermal 7
Active cooling with up to 6 fans is integrated in the chassis. 8
The hardware acceleration cards described in 2.2.3.2 use passive cooling and a custom heatsink and is 9
equipped with temperature sensors. It is designed to operate in temperatures ranging from -5°C to +55°C. 10
2.2.10 Environmental and Regulations 11
The O-DU7-2 hardware system is RoHS Compliant. The power supply unit is EMC FCC/CISPR Class B 12
compliant. Table 2 10 lists the environmental related features and parameters.   13
Table 2.2.10-1  Environmental Features 14
Item Name Description
Operating Temperature -5°C to +55°C
Non-operating Temperature -40°C to 70°C
Operating Relative Humidity 8% to 90% (non-condensing)
Non-operating Relative Humidity 5% to 95% (non-condensing)
 15
The hardware accelerator described in 2.2.3.2 is designed to operate in indoor environments and in 16
temperatures ranging from -5°C to +55°C. 17
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 36

2.3 O-RU7-2 Hardware Reference Design 1
This chapter defines the hardware reference design for the Outdoor Microcell O-RU7-2.  This is defined by a 2
7-2 interface to the O-DU on one side and up to 8T8R on the antenna port.  Because this design is up to 10W 3
per channel of conducted power, the external power is supplied by either AC or a standard 48V telecom 4
source.   5
2.3.1 O-RU7-2 High-Level Functional Block Diagram 6
Figure 2.3.1-1 provides a high-level functional block diagram depicting the major HW/SW components.  It 7
also highlights the internal/external interfaces that are required.  This document shows how to implement the 8
system defined by the OMC-HAR [6] document. 9
O-RU7-2
RF
Processing
Unit
Digital
Processing
Unit
eCPRI
O-RAN
FH
Timing Unit
To/From
O-DU7-2
Power Unit
Local tim in g
from CDR
Local tim in g
from GNSS or
equivalent
GNSS
(optiona l)
 10
Figure 2.3.1-1  High-Level Functional Block Diagram 11
 12
2.3.2 O-RU7-2 Hardware Components 13
Figure 2.3.2-1 shows a 4T4R implementation and Figure 2.3.2-2 shows an 8T8R implementation.  In each of 14
these diagrams, the Digital Processing Unit is further detailed in 2.2.3.1.  Items under the umbrella of RF 15
Processing Unit, including the Transceiver, RFFE and other RF items are reviewed in additional detail in 16
2.3.2.2.  Clock and Synchronization are reviewed in 2.3.3.  The Power Unit is detailed in 2.3.6. 17
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 37

 1
 2
Figure 2.3.2-1  4T4R General Block Diagram with full RF front end 3
Digital Processing Unit
Synchronizer
Port A
Rx0
Tx0
Tx1
Rx1
ORx0
ORx1
SERDES
SPI
SPINetwork
Clock
Clean
Clock
TRx
Reference
Transceiver
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
Rx0
Tx0
Tx1
Rx1
ORx0
ORx1
Power Unit
Clock
Tx
enable
Rx
enable
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 38

 1
 2
Figure 2.3.2-2  8T8R General Block Diagram with RF front end 3
 4
Digital Processing Unit
Synchronizer
Port A
Rx0
Tx0
Tx1
Rx1
ORx0
ORx1
SERDES
SPI
SPINetwork
Clock
Clean
Clock
TRx
Reference
Transceiver
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
Rx0
Tx0
Tx1
Rx1
ORx0
ORx1
Power Unit
Clock
Port A
Rx0
Tx0
Tx1
Rx1
ORx0
ORx1
TRx
Reference
Transceiver
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
Rx0
Tx0
Tx1
Rx1
ORx0
ORx1
Tx
enable
Rx
enable

 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 39

Figure 2.3.2-3 shows the details of one such example following the high-level blocks above in more detail.  1
Other implementations are possible.   2
 3
Figure 2.3.2-3  Example Implementation 1 4
 5
2.3.2.1 Digital Processing Unit 6
The digital processing unit of the O-RU7-2 performs the fronthaul interface, lower L1, Synchronization, RF 7
interface and OAM.   8
 9
 10
Figure 2.3.2-4  Digital Processing Unit Block Diagram 11
 12
2.3.2.1.1 FPGA/ASIC Solution 13
This solution for the digital processing unit is based on an FPGA with embedded ARM processor. 14

 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 40

2.3.2.1.1.1 FPGA Specifications 1
Table 2.3.2-1  FPGA Interface Specifications 2
Item Name Description
eCPRI Port High speed bi-directional interface transporting data
and control information.  Total payload will be
determined by the antennas/layers served, bandwidth
supported, bit precision, subcarrier spacing, etc.  It is
typically served by one or more QSFP+ or SFP28
connectors depending on the payload.
SERDES Up to 16 high speed JESD204B/C serial interface lanes
between FPGA fabric and transceiver depending on
transceiver configuration selected.
Boot Clock Clock for any uC or fabric functions required
immediately at power on
Sysref JESD204B/C synchronization signal
DevCLK JESD204B/C device clock
ARM Clock Clock for the ARM processor
Memory Clock Memory clock
OAM Port Control interface used for maintenance
 3
2.3.2.1.1.2 FPGA Design 4
Table 2.3.2-2 shows the general blocks required for the design.  The core elements implemented in this 5
design are required to be sized to support the requirements shown in the OMC-HAR [6] document.  6
Specifically, the DPU should support up to 200 MHz of occupied BW with up to two 100 MHz component 7
carriers.  In addition to signal processing, the DPU should support C, U, S and M plane handling.  Major 8
processing blocks in the DPU are shown in Table 2.3.2-2. 9
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 41

Table 2.3.2-2  FPGA Functional Blocks 1
Item Name Description Cat A Cat B
FFT & CP- FFT and Cyclic Prefix removal for uplink processing Required Required
iFFT & CP+ iFFT and Cyclic Prefix insertion for downlink processing Required Required
PRACH Front
End
PRACH front end processor  Required Required
Channel DDC Component Carrier Digital Down Converter Optional Optional
Channel DUC Component Carrier Digital Up Converter Optional Optional
JESD204B/C JEDEC High speed serial interface type B or C framer/de-framer Required Required
C/U/M Plane Control, User and management Plane processing Required Required
1588v2 Stack IEEE 1588v2 Synchronization Software Stack Required Required
eCPRI evolved Common Public Radio Interface framer/de-framer Required Required
I/Q
Compression
I/Q compression/decompression for fronthaul lane rate reduction Optional Optional
Beamforming Create & steer several beams Optional Optional
Pre-coding Pre-coding Optional Required
RE Mapping Resource Element Mapping to Antenna port Optional Required
 2
2.3.2.2 RF Processing Unit 3
The RF Processing Unit of O-RU7-2 includes the power amplifier (PA), low noise amplifier (LNA), Tx/Rx 4
filters and conversion between analog and digital domain.  Physical and logical partitioning within the RF 5
processing unit need not occur at any specific boundary.      6
2.3.2.2.1 Transceiver Reference Design 7
For the O-RU7-2 the sampling function and frequency conversion function is performed by transceiver. The 8
purpose of the transceiver is to translate the RF signal to digital as early as possible in the signal chain and to 9
reduce the data rate as low as possible to save power. The Transceiver is to convert between high speed 10
baseband data and a low-level RF for both transmit and receive signal chain.  The transceiver may be 11
responsible for orchestration of external gain control elements in both the receive and transmit paths.  Other 12
radio functions may need to be controlled by the FPGA/ASIC where they need to be control fast and 13
synchronized with the TDD frame structure.  Such elements include the transmit / receive switch, PA and 14
LNA enable.   15
2.3.2.2.1.1 Hardware Specifications 16
2.3.2.2.1.1.1 Interface 17
Table 2.3.2-3  RF Processing Unit Interface Specifications 18
Item Name Description
High Speed Data (SERDES
Out, SERDES In)
High speed data represents the baseband information being transmitted
or received.  Depending on the configuration of the ORAN device,
various bandwidths may be supported leading to a range of payload
rates.  Options for data include JESD204B and JESD204C.  Up to 8 lanes in
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 42

each direction may be supported although fewer is preferred.  Options
such as DPD and numeric precision will impact the payload rate.  Several
options are shown in the following table.  All data represents IQ 16-bit
(N=16) precision.  Some devices support IQ 12 bit (N’=12) which may
reduce the required data rates accordingly.
Reference Clock (REF Clock
In)
The transceiver should receive a reference for internal clock and LO
synthesis needs.  This reference clock can function as the JESD204 Device
Clock where the interface is by SERDES.  The specific clock frequency is
determined by the operation mode of the transceiver.
SYSREF If the transceiver supports SERDES, then it should accept a SYSREF signal
from the clock or data source as appropriate.  The number and
configuration for the SYSREF is dependent on the operating mode of the
transceiver.
SYNC\ If the transceiver supports SERDES, then it should also support a SYNCB
for each link as appropriate.
Control (SCLK, CSB, SDO,
SDIO, etc)
Control of the transceiver is by way of 3 or 4 wire SPI or I2C functioning
as a slave.  Support for 1.8V control is required and tolerance of 3.3V is
preferred.  The transceiver may optionally include a separate SPI master
for control of peripheral devices as required.
GPIO (GPIO 1 – GPIO #) The transceiver may optionally include GPIO for controlling peripherals
including but not limited to PAs, LNAs and other devices.  These GPIOs
should at a minimum support 1.8V outputs but the specifics will be
determined by the connected devices.  The GPIO should also support
input from peripheral devices.  Input should at a minimum support 1.8V
logic with tolerance of 3.3V preferred.
Tx Enable The transceiver should provide an output to support enabling and
disabling the external devices in the transmit chain such as a TxVGA
(optional) and PA.  This may be part of the GPIO pins.
Rx Enable The transceiver should provide an output to support enabling and
disabling the external devices in the transmit chain such as a RF Front
End Module or LNA.    This may be part of the GPIO pins.
LNA Bypass The transceiver should provide an output to support bypassing the LNA
appropriately in the condition of a large blocker if so required.  This may
be part of the GPIO pins.
RF Outputs (Tx1 – Tx4) RF outputs including the main Tx signal should support 50 ohm or 100
ohms signalling.  These outputs can be either single ended or
differential.
RF Inputs (Rx1 – Rx4 & ORx 1
– ORx4)
RF inputs including the main Rx and the Observation Rx (ORx) (for DPD)
should support 50 ohm or 100 ohms signalling.  These inputs can be
either single ended or differential.  The device should support at least 1
ORx.
 1
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 43

Table 2.3.2-4  JESD204B/C Serial Data Rates 1
Bandwidth JESD204B JESD204C JESD204B JESD204C
 4T4R 8T8R
20 4.9152 4.05504 9.8304 8.11008
50 9.8304 8.11008 19.6608 16.22016
100 19.6608 16.22016 39.3216 32.44032
200 39.3216 32.44032 78.6432 68.88064
 2
2.3.2.2.1.1.2 Algorithm 3
The transceiver is required to provide appropriate algorithms to sustain RF operation including but not 4
limited to Rx AGC, Tx Power control, DPD and CFR. 5
2.3.2.2.1.1.3 Device Configuration 6
The transceiver should support either 4T4R or 8T8R.  In addition, at least one ORx path should be provided 7
to support DPD functionality. 8
2.3.2.2.1.1.4 Power Dissipation 9
Total dissipation of the TRx should be less than 6W for 4T4R.   10
2.3.2.2.1.1.5 RF Specifications 11
Table 2.3.2-5  Transceiver RF Specifications 12
Parameter Symbol Min Typ Max Unit Test Condition/Comment
Transmitters
Center Frequency  650  6000 MHz
Transmitter
Synthesis
Bandwidth
   450 MHz
Transmitter Large
Signal Bandwidth
   200 MHz
Transmitter
Attenuator Power
Control Range
 0  32 dB Signal to noise ratio (SNR)
maintained for attenuation
between 0 and 20 dB
Transmitter
Attenuation Power
Control Resolution
  0.05  dB 20 MHz LTE/NR at -12 dBFS
Adjacent Channel
Leakage Ratio
(ACLR)
  -66  dB 75 MHz <f≤2800 MHz
In Band Noise Floor   -154.5  dBm/Hz 0 dB attenuation; in band noise
falls 1 dB for each dB of
attenuation for attenuation
between 0 dB and 20 dB
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 44

Parameter Symbol Min Typ Max Unit Test Condition/Comment
Out of Band Noise
Floor
  -153  dBm/Hz 600 MHz < f ≤ 3000 MHz
Maximum Output
Power
  6  dBm 0 dB attenuation; 3 ×
bandwidth/2 offset
Third Order Output
Intermodulation
Intercept Point
OIP3  27  dBm 600 MHz < f ≤ 3000 MHz
Error Vector
Magnitude (3GPP
Test Signals)
EVM
1900 MHz LO   0.6  % 50 kHz RF PLL loop bandwidth
3800 MHz LO   0.53  % 300 kHz RF PLL loop bandwidth
Observation
Receivers
ORx
Center Frequency  450  6000 MHz
Gain Range   30  dB IIP3 improves dB for dB for the
first 18 dB of gain attenuation;
QEC performance optimized for 0
dB to 6 dB of attenuation only.
Analog Gain Step   0.5  dB For attenuation steps from 0 dB
to 6 dB
Receiver
Bandwidth
   450 MHz
Maximum Usable
Input Level
PHIGH  -11  dBm 0 dB attenuation; increases dB for
dB with attenuation.
Integrated Noise   -58.7  dBFS 450 MHz Integration bandwidth
   -57.5  dBFS 491.52 MHz Integration
bandwidth
Third Order Input
Intermodulation
Intercept Point
IIP3
Narrow Band      Maximum observation receiver
gain; test condition:  PHIGH-11
dB/tone
1900 MHz   15  dBm
2600 MHz   16.5  dBm
3800 MHz   18  dBm
Wide Band      IM3 products>130 MHz at
baseband; test condition:  PHIGH -
11 dB/tone; 491.52 MSPS
1900 MHz   13  dBm
2600 MHz   11  dBm
3800 MHz   13  dBm
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 45

Parameter Symbol Min Typ Max Unit Test Condition/Comment
Third Order
Intermodulation
Product
IM3  -70  dBc 600 MHz < f ≤ 3000 MHz
Spurious Free
Dynamic Range
SFDR  64  dB Non IMx related spurs, does not
include HDx; (PHIGH − 11) dB input
signal
Harmonic
Distortion
     (PHIGH − 11) dB input signal
Second Order
Harmonic
Distortion Product
HD2  -80  dBc In band HD falls within ±100 MHz
   -73  dBc Out of band HD falls within ±225
MHz
Third Order
Harmonic
Distortion Product
HD3  -70  dBc In band HD falls within ±100 MHz
   -65  dBc Out of band HD falls within ±225
MHz
Receivers
Center Frequency    6000 MHz
Analog Gain Step   30  dB Attenuator steps from 0 dB to 6
dB
   1  dB Attenuator steps from 6 dB to 30
dB
Receiver
bandwidth
   200 MHz
Maximum Usable
Input Level
PHIGH     0 dB attenuation; increase dB for
dB with attenuation; continuous
wave = 1800 MHz; corresponds to
-1 dBFS at ADC
   -11  dBm 75 MHz <f≤3000 MHz
Noise Figure NF     0 dB attenuation at receiver port
   12  dB 600 MHz <f≤3000 MHz
Input Third Order
Intercept Point
IIP3
Difference Product IIP3, d     Two (PHIGH − 9) dB tones near
band edge
2600 MHz
(Wideband)
  17  dBm
2600 MHz
(Midband)
  21  dBm
Sum Product IIP3, s     Two (PHIGH − 9) dB tones, at
bandwidth/6 offset from the LO
2600 MHz
(Wideband)
  20  dBm
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 46

Parameter Symbol Min Typ Max Unit Test Condition/Comment
HD3 HD3     (PHIGH − 6) dB continuous wave
tone at bandwidth/6 offset from
the LO
   -66  dBc 600 MHz < f ≤ 4800 MHz
 1
2.3.2.2.1.2 Hardware Design 2
For the O-RU7-2 the sampling function and frequency conversion function can be performed by the 3
transceiver. The transceiver integrates the ADC, DAC, LO, down converter, up converter and related 4
functions. The block diagram of transceiver design is shown in Figure 2.3.2-4. 5
 6
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 47

Control
Interface
Clock,
Synchronization
& Synthesis
Decimation
pFI R
AG C
Tuning
RSSI
Over load
Device Management
Receiver Block 4
ADC
Decimation
pFI R
AG C
Tuning
RSSI
Over load
Device Management
Receiver Block 3
ADC
Decimation
pFI R
AG C
Tuning
RSSI
Over load
Device Management
Receiver Block 2
ADC
Decimation
pFI R
AG C
Tuning
RSSI
Over load
Device Management
Receiver Block 1
ADC
Interpolation
pFI R
Tuning
Device Management
Transmit Block 4
DAC Interpolation
pFI R
Tuning
Device Management
Transmit Block 3
DAC Interpolation
pFI R
Tuning
Device Management
Transmit Block 2
DAC Interpolation
pFI R
Tuning
Device Management
Transmit Block 1
DAC
Decimation
pFI R
AG C
Tuning
RSSI
Over load
Device Management
Observation
Receiver
ADC
JESD204B/C
Serial Int erface
SPI Port
SCLK
CSB
SDO
SDIO
SY NC\ IN
SERDES
Out
SERDES
In
SY NC\
OUT
CPIO1
GPIO2
GPIO3
GPIO#
Rx4
Rx3
Rx2
Rx1
Tx4
Tx3
Tx2
Tx1
ORx1
ORx2
ORx3
ORx4
REF Clock
InSYSRE
FExt  LO/Clock
In
DPD Engine
 1
Figure 2.3.2-5  Transceiver with Integrated CFR and DPD 2
 3
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 48

2.3.2.2.2 Power Amplifier (PA) Reference Design 1
2.3.2.2.2.1 Hardware Specifications 2
2.3.2.2.2.1.1 Interface 3
Table 2.3.2-6  Power Amplifier Interface Specifications 4
Item Name Description
RF Enable The enable input should be compatible with 1.8V logic and tolerate 3.3V
as required.  A logic high enables the PA.  A logic low disables the device
and places it in a minimum dissipation mode.
RF Output RF outputs support 50-ohm single ended to properly interface to a
directional coupler, isolator, switch or antenna.
RF Input RF inputs should support 50-ohm, single ended match to the transceiver
output or preamp.
2.3.2.2.2.1.2 Power Specifications 5
RF output power required is nominally 10 W (40 dBm).  DC power is driven by efficiency of the PA and 6
should not be more than 27W and the efficiency should be greater than 37%. 7
2.3.2.2.2.1.3 RF Specifications 8
The PA and driver should have enough gain to boost the transceiver output to the rated power level.  The 9
output power should be at least 10W (40 dBm) including the loss of the circulator and antenna filter.  The 10
ACLR with DPD and CFR should be better than 47dBc according to the related 3GPP test models. 11
Table 2.3.2-7  Power Amplifier RF Specifications 12
Item Name n 77, 48 n 41
Gain >60 dB including driver To be provided in next version
P3dB 51 dBm
Input Return Loss <-15 dB
Output Return Loss <-15 dB
Switching Speed <1uS
HD2 >28 dBc
HD3 >30 dBc
2.3.2.2.2.2 Hardware Design 13
RFin is the input of the PA, RFout is the output of the PA. Vdd and Vbias is the power input of the PA. 14
PAenable is the control pin to disable or enable the PA. The input and output should be matched to 50 ohms to 15
optimize return loss as much as possible.  Proper decoupling shall be provided to minimize impact of supply 16
ripple on the RF output.   17
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 49

Vdd
RFen
RFin RFout
Vbias  1
Figure 2.3.2-6  Power Amplifier Reference Design 2
 3
2.3.2.2.3 Low Noise Amplifier (LNA) Reference Design 4
2.3.2.2.3.1.1 Interface 5
Table 2.3.2-8  LNA Interfaces 6
Item Name Description
Enable The enable input should be compatible with 1.8V logic and tolerate 3.3V
as required.  A logic high enables the LNA.  A logic low disables the
device and places it in a minimum dissipation mode.
LNA Bypass The LNA Bypass skips the second stage LNA effectively reducing the
overall gain.  This would be selected when the input signal compromises
the linearity of the amplifier.
RF Out RF outputs support 50-ohm single ended to properly interface to the RF
filtering and Rx input port of transceiver.
TR Switch The TR switch is used to shunt any reflected RF power that reaches the
LNA to a shunt load during the transmit period.
RF Input RF inputs should support 50-ohm, single ended match to circulator.
Termination This RF output port shunts any reflected transmit power to an
appropriate load during the Transmit period to protect the input of the
LNA.
 7
2.3.2.2.3.1.2 Power Specifications 8
DC power per channel should not exceed 0.5W. 9
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 50

2.3.2.2.3.1.3 RF Performance Specifications 1
Table 2.3.2-9  LNA RF Specifications 2
Item Name n 77, 48 n 41
Gain (High/Low) 32/16 dB To be provided in next version
NF (High/Low) 1.5/1.5 dB
OIP3 (High/Low) 31/31 dBm
OP1dB (High/Low) 18/13 dBm
TR Switch Time <1uS
 3
2.3.2.2.3.2 Hardware Design 4
Figure 2.3.2-6 shows the configuration for a dual-stage LNA.  The RF inputs and outputs should be properly 5
matched to optimize the noise performance and flatness of the amplifier.  The input switch is used to forward 6
any reflected transmit energy to an external load during the transmit period to protect the LNA from damage.  7
The DC supply voltage, VCC, should be properly filtered to prevent power supply noise from entering the 8
LNA and reducing performance. 9
RFo ut
RFin
Terminati one xt
TR
LN AEN LN Aby pa ss
VCC
 10
Figure 2.3.2-7  LNA Reference Design 11
 12
2.3.2.2.4 Circulator Reference Design 13
For TDD use, the Tx and Rx links work in time duplex.  To properly couple the Tx energy to the antenna and 14
the Rx signal to the LNA input, a circulator is used to perform this function given the potentially high RF 15
power being processed through this device.  The circulator can be configured as a clockwise or 16
counterclockwise device depending on the layout details. 17
2.3.2.2.4.1 Hardware Specifications 18
2.3.2.2.4.1.1 Interface 19
The circulator includes 3 ports that can function as in input or an output.  If the device is labelled clockwise, 20
then for each input, its nominal output is the next pin rotating right around the device.  If it is 21
counterclockwise, the nominal output is the next pin rotating to the left around the device.   22
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 51

2.3.2.2.4.1.2 RF Specifications 1
Table 2.3.2-10  Circulator Specifications 2
Item Name n 77, 48 n 41
Rotation CW or CCW To be provided in next version
Average Power Up to 46 dBm
Peak Power 52 dBm
Impedance 50 ohms
Insertion Loss -0.3 dB
Isolation 20 dB
Return Loss 22 dB
 3
2.3.2.2.4.2 Hardware Design 4
The example on the left in Figure 2.3.2-7 is a clockwise oriented device.  The RF input enters pin 1 and exits 5
pin 2.  Pin 2 can also be used as an input and its output is pin 3.  Finally pin 3 can also function as an input 6
with pin 1 being the output.  The device on the right is counterclockwise oriented and the signal flow is the 7
in the opposite direction. 8
1
3
2
1
3
2
 9
Figure 2.3.2-8  Circulator Reference Design 10
 11
2.3.2.2.5 Antenna / Phased Array Reference Design 12
The antenna is used to radiate the TX power and to receive the RX signal.  Two options are listed below for 13
reference. 14
2.3.2.2.5.1 Hardware Specifications for Omnidirectional Antenna 15
The following table shows the typical electrical omnidirectional antenna specifications for the O-RU7-2. 16
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 52

Table 2.3.2-11  Omnidirectional Antenna Specifications 1
Frequency band n 77 n 48 n 41
Antenna Type Omnidirectional Omnidirectional To be provided in next version
VSWR (max) 1.5:1 1.5:1
Power capacity ≥10 W ≥10 W
Gain (max) 5.5 dBi 5.5 dBi
Beam width
(vertical)
35º 35º
Polarization ±45º ±45º
 2
2.3.2.2.5.2 Hardware Design Omnidirectional Antenna 3
One possible choice of the omnidirectional antenna is a cannister type with multiple ports including the 4 4
ports for the 4T4R radio.  Conceptual design is shown in the following figure. 5
 6
Figure 2.3.2-9  Canister Style Omni Antenna 7
 8
 9
2.3.2.2.5.3 Hardware Specifications for Omnidirectional Antenna 10
The following table shows the typical electrical directional antenna specifications for the O-RU7-2. 11
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 53

Table 2.3.2-12  Directional Antenna Specifications 1
Frequency band n 77 n 48 n 41
Antenna Type Directional Directional To be provided in next
version
Antenna with
Embedded RET &
AISG[10] Compliant
Antenna with
Embedded RET &
AISG[10] Compliant
Antenna with
Embedded RET &
AISG[10] Compliant
Antenna with
Embedded RET &
AISG[10] Compliant
VSWR (max) 1.5:1 1.5:1 1.5:1
Power capacity ≥10 W ≥10 W ≥10 W
Gain (max) 16 dBi 16 dBi 16 dBi
Beam width (horizontal) 65º 65º 65º
Beam width (vertical) 11º 11º 11º
Polarization ±45º ±45º ±45º
Variable Tilt  0-10 º 0-10 º 0-10 º
Tilt Accuracy  ±1 º ±1 º ±1 º
3rd Order PIM, @2x43
dBm (dBc)
≤-153 ≤-153 ≤-150
Isolation (RF Ports) (dB) ≥25 ≥25 ≥20
 2
2.3.2.2.5.4 Hardware Design Directional Antenna 3
 4
2.3.3 Synchronization and Timing 5
The clock and synchronization are determined by the PTP and SyncE signals transported by ethernet L2 via 6
the fronthaul in conjunction with clock recovery in the hardware.  Together these provide the local time of 7
day and frequency reference for the O-RU7-2.  8
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 54

Clock Software Stack
Ethernet TRx
QSFP
GPS/Aux or
Cascade
Cloc k
Synthesizer
RF TRx
XTAL
TCXO
Synchronizer
Clock, Sync &
Control
GPS/Aux Cl ock
Embe dded CLK
Ethernet Clock
Control
Clock, Sync &
Control
DevCL K, Sysref
 1
Figure 2.3.3-1  Clock and Synchronization Functional Block Diagram 2
 3
2.3.3.1 Hardware Specifications 4
2.3.3.1.1 Interface 5
Table 2.3.3-1  Synchronization and Timing Interface Specifications 6
Item Name Description
Clock Inputs Depending on the configuration, the following clock inputs may exist:
QFSP, Ethernet, GPS, Cascaded unit clocks, Synchronized Clock.
Clock Outputs Depending on functional requirements, the following clocks may be
delivered:  QFSP, Ethernet, DDR, CPU, RF Transceiver clock, Synchronizer
reference.
Clock Control SPI or I2C to control the clock synthesizer and synchronizer.
Clock Sync Logic signal to phase align and time align the synchronizer with master.
Crystal Reference One or more reference oscillators to provide required phase noise and
short/long term stability.
 7
2.3.3.1.2 Performance Specifications 8
See device specifications in Table 2.3.3-3. 9
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 55

2.3.3.1.3 Synchronizer 1
The purpose of the Synchronizer is to function as part of the local clock recovery in conjunction with an 2
IEEE1588v2 software stack to provide local time of day and to generate a local synchronous reference 3
signals to be used for synthesis of necessary clocks to other functions within the O-RU7-2. 4
2.3.3.1.3.1 Hardware Specifications 5
2.3.3.1.3.1.1 Interface 6
Table 2.3.3-2  Synchronizer Interface Specifications 7
Item Name Description
REFA, REFAA differential or single ended reference pulse inputs.
REFB, REFBB differential or single ended reference pulse inputs.
Status and Control control core operation and report on state of the PLL.
XOA, XOB complimentary reference inputs or reference crystal connections
Output0 and Output0N &
Output1 and Output1N
reference outputs to feed further synthesis, transceiver or logic blocks.
 8
2.3.3.1.3.1.2 Performance Specifications 9
Table 2.3.3-3  Synchronizer Performance Specifications 10
Item Name Description Notes
10 Hz Offset −77 dBc/Hz Device configuration: fOSC =
52 MHz crystal, fREF = 30.72
MHz, fVCO = 2457.6 MHz,
fOUT = 245.76 MHz, DPLL BW
= 50 Hz, internal zero delay
operation
100 Hz Offset −93 dBc/Hz
1 kHz Offset −114 dBc/Hz
10 kHz Offset −125 dBc/Hz
100 kHz Offset −130 dBc/Hz
1 MHz Offset −140 dBc/Hz
10 MHz Offset −156 dBc/Hz
 11
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 56

2.3.3.1.3.2 Hardware Design 1
 2
Figure 2.3.3-2  Synchronizer Block Diagram 3
 4
2.3.3.1.4 Reference Synthesizer 5
The purpose of the clock synthesizer is to generate low jitter, high stability reference clocks as needed 6
throughout the design. 7
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 57

2.3.3.1.4.1 Hardware Specifications 1
2.3.3.1.4.1.1 Interface 2
Table 2.3.3-4  Synthesizer Interface Specifications 3
Item Name Description
Reference Clock(s) Input The clock inputs device should receive a stable reference from a crystal,
network reference or other suitable source.  More than one input is
allowed that may be selected between as required by the system.
Control Control of the transceiver is by way of 3 or 4 wire SPI or I2C functioning
as a slave.  Support for 1.8V control is required and tolerance of 3.3V is
preferred. Typically, the clock devices will be part of an IEEE1588v2
protocol loop controlled by way of this control interface, or other GPIO
lines as required by the hardware implementation.
Clock Outputs One or more clock outputs are required to drive the digital device and
transceiver clock inputs.  Each output should be independently
programmable in frequency to suit the application.  The outputs should
nominally be differential to preserve clocking edge and to maximize
tolerance of high common mode signals.
 4
2.3.3.1.4.1.2 Performance Specifications 5
Table 2.3.3-5  TCXO Clock Performance Specifications 6
Item Name Description
Frequency 25 MHz
Stability +/- 0.28 ppm
10 Hz Offset -90 dBc/Hz
100 Hz Offset −120 dBc/Hz
1 kHz Offset −140 dBc/Hz
10 kHz Offset −151 dBc/Hz
100 kHz Offset −152 dBc/Hz
1 MHz Offset −154 dBc/Hz
 7
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 58

2.3.3.1.4.2 Hardware Design 1
 2
Figure 2.3.3-3  Synthesizer Block Diagram 3
 4
2.3.3.2 Hardware Design 5
2.3.4 External Interface Ports 6
2.3.4.1 Hardware Specifications 7
The following table shows the external ports or slots provided by the O-RU7-2.  External connections can be 8
aggregated into a composite connector to minimize the points of environmental ingress as required for a 9
specific deployment. 10
Table 2.3.4-1  External Port List 11
Port Name Feature Description
Fronthaul interface One or more 25Gbps optical interfaces including a
primary link and optionally a second link for
redundancy or daisy chain.
Debug interface RJ45 for maintenance access.
Power interface Two pin male panel mount connector (x1)
RF Interface 4.3-10+ IP67 connector (x4) [9]
Calibration Port (Optional) N Female or 4.3-10+ Female
AISG[10] RET Port RS-485, IEC 60130-9, or RF connectors
 12
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 59

2.3.4.2 Hardware Design 1
2.3.4.2.1 Fronthaul Interface 2
The fronthaul interface to the OMC is provided by an optical fiber connected to the chassis by way of an 3
IP67 connector specific to particular deployment.   4
2.3.4.2.2 Debug Interface 5
The local maintenance port or debug port is by way of a standard ethernet connector.  The RJ45 Ethernet 6
connector are standardized components and available from multiple vendors.  The following figure describes 7
the general form factor of one such RJ45 connector. 8
 9
Figure 2.3.4-1  RJ45 Interface 10
2.3.4.2.3 Power Interface 11
The standard power interface is defined by a 2-pin panel mount connector as shown in the following figure. 12
 13
Figure 2.3.4-2  Power Interface 14
2.3.4.2.4 RF Interface 15
The standard RF interface is a 4.3-10+ Low PIM RF connector as shown in the following figure. 16
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 60

4.13
mm
10 mm
15.16 mm
20 mm
 1
Figure 2.3.4-3  4.3-10+ RF Connector 2
2.3.5 Mechanical 3
One such mechanical structure is shown in the following figure.  The shell should provide appropriate 4
environmental protection, RF shielding and passive thermal dissipation.  Internally, thermal pads are used to 5
contact local heat sources and transfer that heat to the frame which in turn dissipates the heat through bulk 6
metal and fins used to increase the effective surface area.  Other enclosures are possible. 7
130mm
 8
Figure 2.3.5-1  Mechanical Enclosure 9
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 61

2.3.6 Power Unit 1
For the Outdoor Microcell, the power solution of the O-RU7-2 is provided externally from a telco -48V 2
supply.  Internally, the telco supply is converted and distributed to devices using appropriate DC-DC and 3
LDO converters.  Optionally the unit can be powered by AC line power which is not shown here. 4
2.3.6.1 Hardware Specifications 5
The power unit is responsible for isolating and converting the telco supply to appropriate voltages for 6
distribution to individual supply domains in the O-RU7-2.  The typical dissipation is outlined below.  The RF 7
front end is broken out separately since different deployment scenarios will require different frequencies and 8
power levels resulting is significantly different total dissipation.  Total Power is the sum of the two sections 9
below. 10
Table 2.3.6-1  Transceiver Module Specifications 11
Module 4T4R (Watts)  Notes
FPGA 16
Transceiver 7
Synchronization & Clocking 3
DDR 1
Others 3
SFP+ Module 1.5  1 module installed
total device consumption 31.5
O-RU7-2 Low PHY Transceiver
power consumption
36.8  On board power efficiency
85%
 12
Table 2.3.6-2  RF Front End Module Specifications 13
Module 4T4R (Watts)  Notes
PA 125  75% Tx, Max RF.  10W rms
output @ 100 MHz
PA Drive Amp 4
LNA 0.5  25% Rx
Others 2.5  Bias generators and
controller
total device consumption 132
O-RU7-2 RF Front End power
consumption
155.3  On board power efficiency
85%
2.3.6.2 Hardware Design 14
The block diagram of the power unit is shown in the figure.   15
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 62

Isolated
Power
Module
Local Supply
Generators
(DC-DC & LDO)
Power
Connector
n
-48V
Telco Supply
 1
Figure 2.3.6-1  Power Reference Design 2
2.3.7 Thermal 3
The O-RU7-2 will use passive cooling. 4
2.3.8 Environmental and Regulations 5
The O-RU7-2 hardware system is RoHS Compliant.  Unit is passively cooled. 6
Table 2.3.8-1  Environmental Features 7
Item Name Description Notes
Operating Temperature -40°C to +55°C Cold and hot start
Operating Relative Humidity 5% to 95%
Atmospheric Pressure 70 to 106Kpa
 8
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 63

2.4 Integrated O-DU & O-RU (gNB-DU) Reference Design 1
2.4.1 O-DU Portion of Integrated Reference Design 2
2.4.1.1 O-DU High-Level Functional Block Diagram 3
2.4.1.2 O-DU Hardware Components 4
2.4.1.2.1 Digital Processing Unit 5
2.4.1.2.2 Hardware Accelerator (if required by design) 6
2.4.1.2.2.1 Accelerator Design 1 7
2.4.1.2.2.2 Accelerator Design 2 8
2.4.1.3 Synchronization and Timing 9
2.4.2 O-RU Portion of Integrated Reference Design 10
2.4.2.1 O-RU High-Level Functional Block Diagram 11
2.4.2.2 O-RU Hardware Components 12
2.4.2.2.1 Digital Processing Unit 13
2.4.2.2.2 RF Processing Unit 14
2.4.2.2.2.1 Transceiver Reference Design 15
2.4.2.2.2.2 Power Amplifier (PA) Reference Design 16
2.4.2.2.2.3 Low Noise Amplifier (LNA) Reference Design 17
2.4.2.2.2.4 RF Switch Reference Design 18
2.4.2.2.2.5 Antenna / Phased Array Reference Design 19
2.4.2.2.3 Synchronization and Timing 20
2.4.3 External Interface Ports 21
2.4.4 O-DU/O-RU Firmware (if required by design) 22
2.4.5 Mechanical 23
2.4.6 Power Unit 24
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 64

2.4.7 Thermal 1
2.4.8 Environmental and Regulations 2
2.5 Integrated O-CU & O-DU Reference Design 3
2.5.1 O-CU Portion of Integrated Reference Design 4
2.5.1.1 Integrated O-CU High-Level Functional Block Diagram 5
2.5.1.2 O-CU Hardware Components 6
2.5.1.2.1 Digital Processing Unit 7
2.5.1.2.2 Hardware Accelerator (if required by design) 8
2.5.1.2.2.1 Accelerator Design 1 9
2.5.1.2.2.2 Accelerator Design 2 10
2.5.1.3 Synchronization and Timing 11
2.5.1.4 O-CU Firmware (if required by design) 12
2.5.2 O-DU Portion of Hardware Reference Design 13
2.5.2.1 O-DU High-Level Functional Block Diagram 14
2.5.2.2 O-DU Hardware Components 15
2.5.2.2.1 Digital Processing Unit 16
2.5.2.2.2 Hardware Accelerator (if required by design) 17
2.5.2.2.2.1 Accelerator Design 1 18
2.5.2.2.2.2 Accelerator Design 2 19
2.5.2.3 Synchronization and Timing 20
2.5.3 External Interface Ports 21
2.5.4 O-DU Firmware 22
2.5.5 Mechanical 23
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 65

2.5.6 Power Unit 1
2.5.7 Thermal 2
2.5.8 Environmental and Regulations 3
2.6 FHGW Hardware Reference Design 4
2.6.1 FHGW High-Level Functional Block Diagram 5
2.6.2 FHGW Hardware Components 6
2.6.2.1 Digital Processing Unit 7
2.6.3 Synchronization and Timing 8
2.6.4 External Interface Ports 9
2.6.5 Mechanical 10
2.6.6 Power 11
2.6.7 Thermal 12
2.6.8 Environmental 13
Annex 1:  Parts Reference List 14
Annex 1.1  O-CU Reference Parts List 15
The tables below represent potential options for component selection for O-CU7-2. 16
The HW reference design of O-CU is identical to the O-DU7-2 except for the need of HW accelerator as 17
outlined in section 2.2. 18
 19
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 66

Annex 1.2  O-DU7-2 Reference Parts List 1
The tables below represent potential options for component selection for O-DU7-2.  2
 3
Intel Based O-DU7-2 4
No. Item Name Description
1 Intel® Xeon® Processor D-2183IT Intel® Xeon® Skylake D D-2100 SoC processor
2 Intel® I350 Intel® 1GbE x4 Ethernet controller
3 Intel® X557-AT2 Intel® 10GbE x2 Ethernet controller
4 Intel® I210 Intel® 1GbE Ethernet controller
5 ASPEED® AST-2500 ASPEED® BMC controller
6 UniIC® SCQ08GU03H1F1C-26V UniIC® DDR4 8GB
7 Powerleader® MTFDDAK480TDC-
1AT1ZABYY
Powerleader® SSD 480GB
8 Accelink® RTXM228-551 Accelink® 10Gbps Optical module
 5
Annex 1.3  O-RU7-2 Reference Parts List 6
The tables below represent potential options for component selection for O-RU7-2. 7
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 67

ADI Based O-RU7-2 1
No. Item Name Description
1 ADP196ACBZ-R7 5V, 3A Logic Controlled High-Side Power Switch
2 LTC7150SEY#PBF 20V, 20A Synchronous Ste-Down Regulator
3 ADRV9029 Integrated, Quad RF Transceiver with Observation Path
and DPD/CFR
4 ADP223ACPZ-R7 Dual, 300 mA Adjustable Output, Low Noise, High PSRR
Voltage Regulator
5 LTC4217IDHC#PBF 2A Integrated Hot Swap Controller
6 ADCLK846BCPZ-REEL7 1.8V, 6 LVDS/12 CMOS Output Low Power Clock
Fanout Buffer
7 AD9545BCPZ IEEE 1588 V2 and 1 pps Synchronizer and Adaptive
Clock Translator
8 ADRF5545A Dual-Channel 2.4 to 4.2 GHz Receiver Front End
9 LTC3315AIV#TRMPBF Dual 5V, 2A Synchronous Step-Down DC/DCs
10 LTC3634EUFD#PBF 15V Dual 3A Monolithic Step-Down Regulator for DDR
Power
11 LTC2928IUHF#BPF Multichannel Power Supply Sequencer and Supervisor
12 ADP5054ACPZ-R7 Quad Buck Regulator Integrated Power Solution
13 AD9576BPZ Dual PLL, Asynchronous Clock Generator
14 LT1389ACS8-1.25#PBF Nanopower Precision Shunt Voltage Reference
15 Intel® Arria® 10 SoC Intel® Arria® 10 SoC 1AS048F35
16 MAX1619MEE Temp Sensor with Dual-Alarm Outputs and PMBus
 2
Annex 2: 3
Annex 3: 4
Annex ZZZ: O-RAN Adopter License Agreement 5
BY DOWNLOADING, USING OR OTHERWISE ACCESSING ANY O-RAN SPECIFICATION, 6
ADOPTER AGREES TO THE TERMS OF THIS AGREEMENT. 7
This O-RAN Adopter License Agreement (the “Agreement”) is made by and between the O-RAN Alliance 8
and the entity that downloads, uses or otherwise accesses any O-RAN Specification, including its Affiliates 9
(the “Adopter”). 10
This is a license agreement for entities who wish to adopt any O-RAN Specification. 11
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 68

Section 1: DEFINITIONS 1
1.1 “Affiliate” means an entity that directly or indirectly controls, is controlled by, or is under common 2
control with another entity, so long as such control exists. For the purpose of this Section, “Control” means 3
beneficial ownership of fifty (50%) percent or more of the voting stock or equity in an entity. 4
1.2 “Compliant Implementation” means any system, device, method or operation (whether implemented in 5
hardware, software or combinations thereof) that fully conforms to a Final Specification. 6
1.3 “Adopter(s)” means all entities, who are not Members, Contributors or Academic Contributors, including 7
their Affiliates, who wish to download, use or otherwise access O-RAN Specifications. 8
1.4 “Minor Update” means an update or revision to an O-RAN Specification published by O-RAN Alliance 9
that does not add any significant new features or functionality and remains interoperable with the prior 10
version of an O-RAN Specification. The term “O-RAN Specifications” includes Minor Updates. 11
1.5 “Necessary Claims” means those claims of all present and future patents and patent applications, other 12
than design patents and design registrations, throughout the world, which (i) are owned or otherwise 13
licensable by a Member, Contributor or Academic Contributor during the term of its Member, Contributor or 14
Academic Contributorship; (ii) such Member, Contributor or Academic Contributor has the right to grant a 15
license without the payment of consideration to a third party; and (iii) are necessarily infringed by a 16
Compliant Implementation (without considering any Contributions not included in the Final Specification). 17
A claim is necessarily infringed only when it is not possible on technical (but not commercial) grounds, 18
taking into account normal technical practice and the state of the art generally available at the date any Final 19
Specification was published by the O-RAN Alliance or the date the patent claim first came into existence, 20
whichever last occurred, to make, sell, lease, otherwise dispose of, repair, use or operate a Compliant 21
Implementation without infringing that claim. For the avoidance of doubt in exceptional cases where a Final 22
Specification can only be implemented by technical solutions, all of which infringe patent claims, all such 23
patent claims shall be considered Necessary Claims. 24
1.6 “Defensive Suspension” means for the purposes of any license grant pursuant to Section 3, Member, 25
Contributor, Academic Contributor, Adopter, or any of their Affiliates, may have the discretion to include in 26
their license a term allowing the licensor to suspend the license against a licensee who brings a patent 27
infringement suit against the licensing Member, Contributor, Academic Contributor, Adopter, or any of their 28
Affiliates. 29
Section 2: COPYRIGHT LICENSE 30
2.1 Subject to the terms and conditions of this Agreement, O-RAN Alliance hereby grants to Adopter a 31
nonexclusive, nontransferable, irrevocable, non-sublicensable, worldwide copyright license to obtain, use 32
and modify O-RAN Specifications, but not to further distribute such O-RAN Specification in any modified 33
or unmodified way, solely in furtherance of implementations of an ORAN 34
Specification. 35
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 69

2.2 Adopter shall not use O-RAN Specifications except as expressly set forth in this Agreement or in a 1
separate written agreement with O-RAN Alliance. 2
Section 3: FRAND LICENSE 3
3.1 Members, Contributors and Academic Contributors and their Affiliates are prepared to grant based on a 4
separate Patent License Agreement to each Adopter under Fair Reasonable And Non- Discriminatory 5
(FRAND) terms and conditions with or without compensation (royalties) a nonexclusive, non-transferable, 6
irrevocable (but subject to Defensive Suspension), non-sublicensable, worldwide patent license under their 7
Necessary Claims to make, have made, use, import, offer to sell, lease, sell and otherwise distribute 8
Compliant Implementations; provided, however, that such license shall not extend: (a) to any part or function 9
of a product in which a Compliant Implementation is incorporated that is not itself part of the Compliant 10
Implementation; or (b) to any Adopter if that Adopter is not making a reciprocal grant to Members, 11
Contributors and Academic Contributors, as set forth in Section 3.3. For the avoidance of doubt, the 12
foregoing licensing commitment includes the distribution by the Adopter’s distributors and the use by the 13
Adopter’s customers of such licensed Compliant Implementations. 14
3.2 Notwithstanding the above, if any Member, Contributor or Academic Contributor, Adopter or their 15
Affiliates has reserved the right to charge a FRAND royalty or other fee for its license of Necessary Claims 16
to Adopter, then Adopter is entitled to charge a FRAND royalty or other fee to such Member, Contributor or 17
Academic Contributor, Adopter and its Affiliates for its license of Necessary Claims to its licensees. 18
3.3 Adopter, on behalf of itself and its Affiliates, shall be prepared to grant based on a separate Patent 19
License Agreement to each Members, Contributors, Academic Contributors, Adopters and their Affiliates 20
under Fair Reasonable And Non-Discriminatory (FRAND) terms and conditions with or without 21
compensation (royalties) a nonexclusive, non-transferable, irrevocable (but subject to Defensive 22
Suspension), non-sublicensable, worldwide patent license under their Necessary Claims to make, have made, 23
use, import, offer to sell, lease, sell and otherwise distribute Compliant Implementations; provided, however, 24
that such license will not extend: (a) to any part or function of a product in which a Compliant 25
Implementation is incorporated that is not itself part of the Compliant Implementation; or (b) to any 26
Members, Contributors, Academic Contributors, Adopters and their Affiliates that is not making a reciprocal 27
grant to Adopter, as set forth in Section 3.1. For the avoidance of doubt, the foregoing licensing commitment 28
includes the distribution by the Members’, Contributors’, Academic Contributors’, Adopters’ and their 29
Affiliates’ distributors and the use by the Members’, Contributors’, Academic Contributors’, Adopters’ and 30
their Affiliates’ customers of such licensed Compliant Implementations. 31
Section 4: TERM AND TERMINATION 32
4.1 This Agreement shall remain in force, unless early terminated according to this Section 4. 33
4.2 O-RAN Alliance on behalf of its Members, Contributors and Academic Contributors may terminate this 34
Agreement if Adopter materially breaches this Agreement and does not cure or is not capable of curing such 35
breach within thirty (30) days after being given notice specifying the breach. 36
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 70

4.3 Sections 1, 3, 5 - 11 of this Agreement shall survive any termination of this Agreement. Under surviving 1
Section 3, after termination of this Agreement, Adopter will continue to grant licenses (a) to entities who 2
become Adopters after the date of termination; and (b) for future versions of ORAN Specifications that are 3
backwards compatible with the version that was current as of the date of termination. 4
Section 5: CONFIDENTIALITY 5
Adopter will use the same care and discretion to avoid disclosure, publication, and dissemination of O-RAN 6
Specifications to third parties, as Adopter employs with its own confidential information, but no less than 7
reasonable care. Any disclosure by Adopter to its Affiliates, contractors and consultants should be subject to 8
an obligation of confidentiality at least as restrictive as those contained in this Section. The foregoing 9
obligation shall not apply to any information which is: (1) rightfully known by Adopter without any 10
limitation on use or disclosure prior to disclosure; (2) publicly available through no fault of Adopter; (3) 11
rightfully received without a duty of confidentiality; (4) disclosed by O-RAN Alliance or a Member, 12
Contributor or Academic Contributor to a third party without a duty of confidentiality on such third party; 13
(5) independently developed by Adopter; (6) disclosed pursuant to the order of a court or other authorized 14
governmental body, or as required by law, provided that Adopter provides reasonable prior written notice to 15
O-RAN Alliance, and cooperates with O-RAN Alliance and/or the applicable Member, Contributor or 16
Academic Contributor to have the opportunity to oppose any such order; or (7) disclosed by Adopter with O-17
RAN Alliance’s prior written approval. 18
Section 6: INDEMNIFICATION 19
Adopter shall indemnify, defend, and hold harmless the O-RAN Alliance, its Members, Contributors or 20
Academic Contributors, and their employees, and agents and their respective successors, heirs and assigns 21
(the “Indemnitees”), against any liability, damage, loss, or expense (including reasonable attorneys’ fees and 22
expenses) incurred by or imposed upon any of the Indemnitees in connection with any claims, suits, 23
investigations, actions, demands or judgments arising out of Adopter’s use of the licensed O-RAN 24
Specifications or Adopter’s commercialization of products that comply with O-RAN Specifications. 25
Section 7: LIMITATIONS ON LIABILITY; NO WARRANTY 26
EXCEPT FOR BREACH OF CONFIDENTIALITY, ADOPTER’S BREACH OF SECTION 3, AND 27
ADOPTER’S INDEMNIFICATION OBLIGATIONS, IN NO EVENT SHALL ANY PARTY BE LIABLE 28
TO ANY OTHER PARTY OR THIRD PARTY FOR ANY INDIRECT, SPECIAL, INCIDENTAL, 29
PUNITIVE OR CONSEQUENTIAL DAMAGES RESULTING FROM ITS PERFORMANCE OR NON-30
PERFORMANCE UNDER THIS AGREEMENT, IN EACH CASE WHETHER UNDER CONTRACT, 31
TORT, WARRANTY, OR OTHERWISE, AND WHETHER OR NOT SUCH PARTY HAD ADVANCE 32
NOTICE OF THE POSSIBILITY OF SUCH DAMAGES. O-RAN SPECIFICATIONS ARE PROVIDED 33
“AS IS” WITH NO WARRANTIES OR CONDITIONS WHATSOEVER, WHETHER EXPRESS, 34
IMPLIED, STATUTORY, OR OTHERWISE. THE O-RAN ALLIANCE AND THE MEMBERS, 35
CONTRIBUTORS OR ACADEMIC CONTRIBUTORS EXPRESSLY DISCLAIM ANY WARRANTY 36
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 71

OR CONDITION OF MERCHANTABILITY, SECURITY, SATISFACTORY QUALITY, 1
NONINFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, ERROR-FREE OPERATION, 2
OR ANY WARRANTY OR CONDITION FOR O-RAN SPECIFICATIONS. 3
Section 8: ASSIGNMENT 4
Adopter may not assign the Agreement or any of its rights or obligations under this Agreement or make any 5
grants or other sublicenses to this Agreement, except as expressly authorized hereunder, without having first 6
received the prior, written consent of the O-RAN Alliance, which consent may be withheld in O-RAN 7
Alliance’s sole discretion. O-RAN Alliance may freely assign this Agreement. 8
Section 9: THIRD-PARTY BENEFICIARY RIGHTS 9
Adopter acknowledges and agrees that Members, Contributors and Academic Contributors (including future 10
Members, Contributors and Academic Contributors) are entitled to rights as a third-party beneficiary under 11
this Agreement, including as licensees under Section 3. 12
Section 10: BINDING ON AFFILIATES 13
Execution of this Agreement by Adopter in its capacity as a legal entity or association constitutes that legal 14
entity’s or association’s agreement that its Affiliates are likewise bound to the obligations that are applicable 15
to Adopter hereunder and are also entitled to the benefits of the rights of Adopter hereunder. 16
Section 11: GENERAL 17
This Agreement is governed by the laws of Germany without regard to its conflict or choice of law 18
provisions.  19
This Agreement constitutes the entire agreement between the parties as to its express subject matter and 20
expressly supersedes and replaces any prior or contemporaneous agreements between the parties, whether 21
written or oral, relating to the subject matter of this Agreement.  22
Adopter, on behalf of itself and its Affiliates, agrees to comply at all times with all applicable laws, rules and 23
regulations with respect to its and its Affiliates’ performance under this Agreement, including without 24
limitation, export control and antitrust laws. Without limiting the generality of the foregoing, Adopter 25
acknowledges that this Agreement prohibits any communication that would violate the antitrust laws. 26
By execution hereof, no form of any partnership, joint venture or other special relationship is created 27
between Adopter, or O-RAN Alliance or its Members, Contributors or Academic Contributors. Except as 28
expressly set forth in this Agreement, no party is authorized to make any commitment on behalf of Adopter, 29
or O-RAN Alliance or its Members, Contributors or Academic Contributors. 30
In the event that any provision of this Agreement conflicts with governing law or if any provision is held to 31
be null, void or otherwise ineffective or invalid by a court of competent jurisdiction, (i) such provisions will 32
 ORAN.WG7.OMC-HRD.07-2-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN Alliance  All Rights Reserved
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 72

be deemed stricken from the contract, and (ii) the remaining terms, provisions, covenants and restrictions of 1
this Agreement will remain in full force and effect. 2
 3