{
    "version":"0.0.1",
    "description":"Just a tiny test to see if I can get this to work",
    "defaultscope":"FPGA2",
    "resources":[{
                    "ID":"A",
                    "class":"proto1"
                },
                {
                    "ID":"B",
                    "class":"proto2",
                    "scope":"FPGA0"
                },
                {
                    "ID":"C",
                    "class":"proto3"
                }
    ],
    "edges":[{
        "source":"A",
        "sourceport":"",
        "sink":"B",
        "sinkport":""
    },
    {
        "source": "B",
        "sourceport":"",
        "sink":"C",
        "sinkport":""
    }]
 }