v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
N -160 -40 -160 -20 {lab=GND}
N -160 -120 -160 -100 {lab=VDD}
N -160 -40 -160 -20 {lab=GND}
N -60 -40 -60 -20 {lab=GND}
N -60 -40 -60 -20 {lab=GND}
N 40 -160 60 -160 {lab=VDD}
N 40 -180 40 -160 {lab=VDD}
N 40 -100 60 -100 {lab=GND}
N 40 -100 40 -80 {lab=GND}
N -60 -140 60 -140 {lab=#net1}
N -60 -140 -60 -100 {lab=#net1}
C {devices/title.sym} -480 70 0 0 {name=l1 author="Sylvain Munaut"}
C {devices/code.sym} -510 -130 0 0 {name=SIMULATION
only_toplevel=false 
value="
.param mc_mm_switch=0

.control
  * Sweep parameters
  let ctl_start = 1.0
  let ctl_stop  = 3.2
  let ctl_step  = 0.025

  * Result vectors
  let n_steps   = (ctl_stop - ctl_start) / ctl_step
  let ctl_axis  = vector(n_steps)
  let freq_axis = vector(n_steps)

  * Sweep it !
  let i = 0
  let ctl_cur = ctl_start

  while i < n_steps
    * Setup Vctl and run
    alter v2 ctl_cur
    tran 10p 100n

    * Measure period
    meas tran t_period trig v(out_ph0) val=1.65 rise=10 targ v(out_ph0) val=1.65 rise=11

    * Store result
    let ctl_axis[i] = ctl_cur
    let freq_axis[i] = 1 / t_period

    * Next !
    let ctl_cur = ctl_cur + ctl_step
    let i = i + 1
  end

  * Results
  plot freq_axis vs ctl_axis
.endc


.end
"}
C {devices/vsource.sym} -160 -70 0 0 {name=V1 value=3.3 savecurrent=false}
C {devices/code.sym} -370 -130 0 0 {name=TT_MODELS
only_toplevel=true
format="tcleval( @value )"
value="
.include design.ngspice
.lib sm141064.ngspice typical
"
spice_ignore=false}
C {vdd_loc.sym} -160 -120 0 0 {name=l2 lab=VDD}
C {devices/gnd.sym} -160 -20 0 0 {name=l3 lab=GND}
C {devices/vsource.sym} -60 -70 0 0 {name=V2 value=2.075 savecurrent=false}
C {devices/gnd.sym} -60 -20 0 0 {name=l30 lab=GND}
C {devices/lab_wire.sym} 360 -100 0 1 {name=p32 sig_type=std_logic lab=out_ph270
}
C {devices/lab_wire.sym} 360 -140 0 1 {name=p33 sig_type=std_logic lab=out_ph90
}
C {devices/lab_wire.sym} 360 -120 0 1 {name=p16 sig_type=std_logic lab=out_ph180
}
C {devices/lab_wire.sym} 360 -160 0 1 {name=p17 sig_type=std_logic lab=out_ph0
}
C {vco.sym} 210 -130 0 0 {name=x1}
C {devices/gnd.sym} 40 -80 0 0 {name=l4 lab=GND}
C {vdd_loc.sym} 40 -180 0 0 {name=l5 lab=VDD}
