Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Fri May 17 12:59:06 2024
| Host         : ERENACAREL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    98 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             110 |           35 |
| Yes          | No                    | No                     |              48 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              57 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal         |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | i_uart_rx/E[2]                |                                             |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | i_uart_rx/E[0]                |                                             |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | i_uart_rx/E[1]                |                                             |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | dakika_increment_reg_n_0      | i_dakika_bcd_increment/birler[3]_i_1__1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | salise_increment_reg_n_0      | i_salise_bcd_increment/birler[3]_i_1_n_0    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | saniye_increment_reg_n_0      | i_saniye_bcd_increment/birler[3]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | i_salise_bcd_increment/birler | i_salise_bcd_increment/onlar[3]_i_1_n_0     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | i_dakika_bcd_increment/birler | i_dakika_bcd_increment/onlar[3]_i_1__1_n_0  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | i_saniye_bcd_increment/birler | i_saniye_bcd_increment/onlar[3]_i_1__0_n_0  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | i_uart_rx/rx_done_tick_o      |                                             |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | dakika_counter[5]_i_1_n_0     | i_reset_deb/reset_deb                       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | duty_cycle_ld17               |                                             |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | counter                       |                                             |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | saniye_counter[6]_i_1_n_0     | i_reset_deb/reset_deb                       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG |                               | i_uart_rx/bittimer[10]_i_1_n_0              |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | i_uart_rx/bitcntr             |                                             |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | anodes[5]                     |                                             |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG |                               | i_pwm_ld16/timer[13]_i_1_n_0                |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG |                               | i_pwm_ld17/timer[13]_i_1__0_n_0             |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG |                               | anodes[5]                                   |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                               | i_start_deb/timer[0]_i_1__1_n_0             |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                               | i_reset_deb/timer[0]_i_1__2_n_0             |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | continue                      | i_reset_deb/reset_deb                       |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                               | counter                                     |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG |                               |                                             |               14 |             31 |         2.21 |
+----------------+-------------------------------+---------------------------------------------+------------------+----------------+--------------+


