cacheL1(8,4,2,4,wt)
cacheL2(16,4,2,8,wt)
cacheL2(32,4,2,16,wt)
cacheL2(64,4,2,16,wt)

.ORG 16
addi r1 , r4 , 20
sw r1 , r5 , 45
addi r5 , r2 , 20
addi r3 , r2 , 20