JDF G
// Created by Project Navigator ver 1.0
PROJECT test_timer
DESIGN test_timer
DEVFAM spartan3
DEVFAMTIME 0
DEVICE xc3s1000
DEVICETIME 1098331178
DEVPKG ft256
DEVPKGTIME 1095605302
DEVSPEED -4
DEVSPEEDTIME 1095605302
DEVTOPLEVELMODULETYPE HDL
TOPLEVELMODULETYPETIME 0
DEVSYNTHESISTOOL XST (VHDL/Verilog)
SYNTHESISTOOLTIME 0
DEVSIMULATOR Other
SIMULATORTIME 0
DEVGENERATEDSIMULATIONMODEL VHDL
GENERATEDSIMULATIONMODELTIME 0
SOURCE test_timer.vhd
DEPASSOC test_timer test_timer.ucf
[Normal]
xilxBitgCfg_Clk=xstvhd, spartan3, Implementation.t_bitFile, 1098328320, Float
xilxBitgCfg_Done=xstvhd, spartan3, Implementation.t_bitFile, 1098328320, Float
xilxBitgCfg_M0=xstvhd, spartan3, Implementation.t_bitFile, 1098328320, Float
xilxBitgCfg_M1=xstvhd, spartan3, Implementation.t_bitFile, 1098328320, Float
xilxBitgCfg_M2=xstvhd, spartan3, Implementation.t_bitFile, 1098328320, Float
xilxBitgCfg_Pgm=xstvhd, spartan3, Implementation.t_bitFile, 1098328320, Float
xilxBitgCfg_TCK=xstvhd, spartan3, Implementation.t_bitFile, 1098328320, Float
xilxBitgCfg_TDI=xstvhd, spartan3, Implementation.t_bitFile, 1098328320, Float
xilxBitgCfg_TDO=xstvhd, spartan3, Implementation.t_bitFile, 1098328320, Float
xilxBitgCfg_TMS=xstvhd, spartan3, Implementation.t_bitFile, 1098328320, Float
xilxBitgCfg_Unused=xstvhd, spartan3, Implementation.t_bitFile, 1095624881, Float
xilxBitgReadBk_Sec=xstvhd, spartan3, Implementation.t_bitFile, 1095624838, Enable Readback and Reconfiguration
xilxBitgStart_Clk_MatchCycle=xstvhd, spartan3, Implementation.t_bitFile, 1095624838, Auto
[STATUS-ALL]
test_timer.ngcFile=WARNINGS,1098331182
[STRATEGY-LIST]
Normal=True
