<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>NativeRegisterContextLinux_arm64.cpp source code [llvm/lldb/source/Plugins/Process/Linux/NativeRegisterContextLinux_arm64.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/lldb/source/Plugins/Process/Linux/NativeRegisterContextLinux_arm64.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>lldb</a>/<a href='../../..'>source</a>/<a href='../..'>Plugins</a>/<a href='..'>Process</a>/<a href='./'>Linux</a>/<a href='NativeRegisterContextLinux_arm64.cpp.html'>NativeRegisterContextLinux_arm64.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- NativeRegisterContextLinux_arm64.cpp ------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">if</span> defined(<span class="macro" data-ref="_M/__arm64__">__arm64__</span>) || defined(<span class="macro" data-ref="_M/__aarch64__">__aarch64__</span>)</u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><u>#include "NativeRegisterContextLinux_arm.h"</u></td></tr>
<tr><th id="12">12</th><td><u>#include "NativeRegisterContextLinux_arm64.h"</u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include "lldb/Host/common/NativeProcessProtocol.h"</u></td></tr>
<tr><th id="16">16</th><td><u>#include "lldb/Utility/DataBufferHeap.h"</u></td></tr>
<tr><th id="17">17</th><td><u>#include "lldb/Utility/Log.h"</u></td></tr>
<tr><th id="18">18</th><td><u>#include "lldb/Utility/RegisterValue.h"</u></td></tr>
<tr><th id="19">19</th><td><u>#include "lldb/Utility/Status.h"</u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#include "Plugins/Process/Linux/NativeProcessLinux.h"</u></td></tr>
<tr><th id="22">22</th><td><u>#include "Plugins/Process/Linux/Procfs.h"</u></td></tr>
<tr><th id="23">23</th><td><u>#include "Plugins/Process/POSIX/ProcessPOSIXLog.h"</u></td></tr>
<tr><th id="24">24</th><td><u>#include "Plugins/Process/Utility/RegisterInfoPOSIX_arm64.h"</u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><i>// System includes - They have to be included after framework includes because</i></td></tr>
<tr><th id="27">27</th><td><i>// they define some macros which collide with variable names in other modules</i></td></tr>
<tr><th id="28">28</th><td><u>#include &lt;sys/socket.h&gt;</u></td></tr>
<tr><th id="29">29</th><td><i>// NT_PRSTATUS and NT_FPREGSET definition</i></td></tr>
<tr><th id="30">30</th><td><u>#include &lt;elf.h&gt;</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#ifndef NT_ARM_SVE</u></td></tr>
<tr><th id="33">33</th><td><u>#define NT_ARM_SVE 0x405 /* ARM Scalable Vector Extension */</u></td></tr>
<tr><th id="34">34</th><td><u>#endif</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define REG_CONTEXT_SIZE (GetGPRSize() + GetFPRSize())</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>using</b> <b>namespace</b> lldb;</td></tr>
<tr><th id="39">39</th><td><b>using</b> <b>namespace</b> lldb_private;</td></tr>
<tr><th id="40">40</th><td><b>using</b> <b>namespace</b> lldb_private::process_linux;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>std::unique_ptr&lt;NativeRegisterContextLinux&gt;</td></tr>
<tr><th id="43">43</th><td>NativeRegisterContextLinux::CreateHostNativeRegisterContextLinux(</td></tr>
<tr><th id="44">44</th><td>    <em>const</em> ArchSpec &amp;target_arch, NativeThreadProtocol &amp;native_thread) {</td></tr>
<tr><th id="45">45</th><td>  <b>switch</b> (target_arch.GetMachine()) {</td></tr>
<tr><th id="46">46</th><td>  <b>case</b> llvm::Triple::arm:</td></tr>
<tr><th id="47">47</th><td>    <b>return</b> std::make_unique&lt;NativeRegisterContextLinux_arm&gt;(target_arch,</td></tr>
<tr><th id="48">48</th><td>                                                             native_thread);</td></tr>
<tr><th id="49">49</th><td>  <b>case</b> llvm::Triple::aarch64:</td></tr>
<tr><th id="50">50</th><td>    <b>return</b> std::make_unique&lt;NativeRegisterContextLinux_arm64&gt;(target_arch,</td></tr>
<tr><th id="51">51</th><td>                                                               native_thread);</td></tr>
<tr><th id="52">52</th><td>  <b>default</b>:</td></tr>
<tr><th id="53">53</th><td>    llvm_unreachable(<q>"have no register context for architecture"</q>);</td></tr>
<tr><th id="54">54</th><td>  }</td></tr>
<tr><th id="55">55</th><td>}</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>NativeRegisterContextLinux_arm64::NativeRegisterContextLinux_arm64(</td></tr>
<tr><th id="58">58</th><td>    <em>const</em> ArchSpec &amp;target_arch, NativeThreadProtocol &amp;native_thread)</td></tr>
<tr><th id="59">59</th><td>    : NativeRegisterContextRegisterInfo(</td></tr>
<tr><th id="60">60</th><td>          native_thread, <b>new</b> RegisterInfoPOSIX_arm64(target_arch)) {</td></tr>
<tr><th id="61">61</th><td>  ::memset(&amp;m_fpr, <var>0</var>, <b>sizeof</b>(m_fpr));</td></tr>
<tr><th id="62">62</th><td>  ::memset(&amp;m_gpr_arm64, <var>0</var>, <b>sizeof</b>(m_gpr_arm64));</td></tr>
<tr><th id="63">63</th><td>  ::memset(&amp;m_hwp_regs, <var>0</var>, <b>sizeof</b>(m_hwp_regs));</td></tr>
<tr><th id="64">64</th><td>  ::memset(&amp;m_hbr_regs, <var>0</var>, <b>sizeof</b>(m_hbr_regs));</td></tr>
<tr><th id="65">65</th><td>  ::memset(&amp;m_sve_header, <var>0</var>, <b>sizeof</b>(m_sve_header));</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <i>// 16 is just a maximum value, query hardware for actual watchpoint count</i></td></tr>
<tr><th id="68">68</th><td>  m_max_hwp_supported = <var>16</var>;</td></tr>
<tr><th id="69">69</th><td>  m_max_hbp_supported = <var>16</var>;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  m_refresh_hwdebug_info = <b>true</b>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  m_gpr_is_valid = <b>false</b>;</td></tr>
<tr><th id="74">74</th><td>  m_fpu_is_valid = <b>false</b>;</td></tr>
<tr><th id="75">75</th><td>  m_sve_buffer_is_valid = <b>false</b>;</td></tr>
<tr><th id="76">76</th><td>  m_sve_header_is_valid = <b>false</b>;</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <i>// SVE is not enabled until we query user_sve_header</i></td></tr>
<tr><th id="79">79</th><td>  m_sve_state = SVEState::Unknown;</td></tr>
<tr><th id="80">80</th><td>}</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>RegisterInfoPOSIX_arm64 &amp;</td></tr>
<tr><th id="83">83</th><td>NativeRegisterContextLinux_arm64::GetRegisterInfo() <em>const</em> {</td></tr>
<tr><th id="84">84</th><td>  <b>return</b> <b>static_cast</b>&lt;RegisterInfoPOSIX_arm64 &amp;&gt;(*m_register_info_interface_up);</td></tr>
<tr><th id="85">85</th><td>}</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>uint32_t NativeRegisterContextLinux_arm64::GetRegisterSetCount() <em>const</em> {</td></tr>
<tr><th id="88">88</th><td>  <b>return</b> GetRegisterInfo().GetRegisterSetCount();</td></tr>
<tr><th id="89">89</th><td>}</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><em>const</em> RegisterSet *</td></tr>
<tr><th id="92">92</th><td>NativeRegisterContextLinux_arm64::GetRegisterSet(uint32_t set_index) <em>const</em> {</td></tr>
<tr><th id="93">93</th><td>  <b>return</b> GetRegisterInfo().GetRegisterSet(set_index);</td></tr>
<tr><th id="94">94</th><td>}</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>uint32_t NativeRegisterContextLinux_arm64::GetUserRegisterCount() <em>const</em> {</td></tr>
<tr><th id="97">97</th><td>  uint32_t count = <var>0</var>;</td></tr>
<tr><th id="98">98</th><td>  <b>for</b> (uint32_t set_index = <var>0</var>; set_index &lt; GetRegisterSetCount(); ++set_index)</td></tr>
<tr><th id="99">99</th><td>    count += GetRegisterSet(set_index)-&gt;num_registers;</td></tr>
<tr><th id="100">100</th><td>  <b>return</b> count;</td></tr>
<tr><th id="101">101</th><td>}</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>Status</td></tr>
<tr><th id="104">104</th><td>NativeRegisterContextLinux_arm64::ReadRegister(<em>const</em> RegisterInfo *reg_info,</td></tr>
<tr><th id="105">105</th><td>                                               RegisterValue &amp;reg_value) {</td></tr>
<tr><th id="106">106</th><td>  Status error;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <b>if</b> (!reg_info) {</td></tr>
<tr><th id="109">109</th><td>    error.SetErrorString(<q>"reg_info NULL"</q>);</td></tr>
<tr><th id="110">110</th><td>    <b>return</b> error;</td></tr>
<tr><th id="111">111</th><td>  }</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <em>const</em> uint32_t reg = reg_info-&gt;kinds[lldb::eRegisterKindLLDB];</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <b>if</b> (reg == LLDB_INVALID_REGNUM)</td></tr>
<tr><th id="116">116</th><td>    <b>return</b> Status(<q>"no lldb regnum for %s"</q>, reg_info &amp;&amp; reg_info-&gt;name</td></tr>
<tr><th id="117">117</th><td>                                               ? reg_info-&gt;name</td></tr>
<tr><th id="118">118</th><td>                                               : <q>"&lt;unknown register&gt;"</q>);</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  uint8_t *src;</td></tr>
<tr><th id="121">121</th><td>  uint32_t offset = LLDB_INVALID_INDEX32;</td></tr>
<tr><th id="122">122</th><td>  uint64_t sve_vg;</td></tr>
<tr><th id="123">123</th><td>  std::vector&lt;uint8_t&gt; sve_reg_non_live;</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <b>if</b> (IsGPR(reg)) {</td></tr>
<tr><th id="126">126</th><td>    error = ReadGPR();</td></tr>
<tr><th id="127">127</th><td>    <b>if</b> (error.Fail())</td></tr>
<tr><th id="128">128</th><td>      <b>return</b> error;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>    offset = reg_info-&gt;byte_offset;</td></tr>
<tr><th id="131">131</th><td>    assert(offset &lt; GetGPRSize());</td></tr>
<tr><th id="132">132</th><td>    src = (uint8_t *)GetGPRBuffer() + offset;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  } <b>else</b> <b>if</b> (IsFPR(reg)) {</td></tr>
<tr><th id="135">135</th><td>    <b>if</b> (m_sve_state == SVEState::Disabled) {</td></tr>
<tr><th id="136">136</th><td>      <i>// SVE is disabled take legacy route for FPU register access</i></td></tr>
<tr><th id="137">137</th><td>      error = ReadFPR();</td></tr>
<tr><th id="138">138</th><td>      <b>if</b> (error.Fail())</td></tr>
<tr><th id="139">139</th><td>        <b>return</b> error;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>      offset = CalculateFprOffset(reg_info);</td></tr>
<tr><th id="142">142</th><td>      assert(offset &lt; GetFPRSize());</td></tr>
<tr><th id="143">143</th><td>      src = (uint8_t *)GetFPRBuffer() + offset;</td></tr>
<tr><th id="144">144</th><td>    } <b>else</b> {</td></tr>
<tr><th id="145">145</th><td>      <i>// SVE enabled, we will read and cache SVE ptrace data</i></td></tr>
<tr><th id="146">146</th><td>      error = ReadAllSVE();</td></tr>
<tr><th id="147">147</th><td>      <b>if</b> (error.Fail())</td></tr>
<tr><th id="148">148</th><td>        <b>return</b> error;</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>      <i>// FPSR and FPCR will be located right after Z registers in</i></td></tr>
<tr><th id="151">151</th><td><i>      // SVEState::FPSIMD while in SVEState::Full they will be located at the</i></td></tr>
<tr><th id="152">152</th><td><i>      // end of register data after an alignment correction based on currently</i></td></tr>
<tr><th id="153">153</th><td><i>      // selected vector length.</i></td></tr>
<tr><th id="154">154</th><td>      uint32_t sve_reg_num = LLDB_INVALID_REGNUM;</td></tr>
<tr><th id="155">155</th><td>      <b>if</b> (reg == GetRegisterInfo().GetRegNumFPSR()) {</td></tr>
<tr><th id="156">156</th><td>        sve_reg_num = reg;</td></tr>
<tr><th id="157">157</th><td>        <b>if</b> (m_sve_state == SVEState::Full)</td></tr>
<tr><th id="158">158</th><td>          offset = SVE_PT_SVE_FPSR_OFFSET(sve_vq_from_vl(m_sve_header.vl));</td></tr>
<tr><th id="159">159</th><td>        <b>else</b> <b>if</b> (m_sve_state == SVEState::FPSIMD)</td></tr>
<tr><th id="160">160</th><td>          offset = SVE_PT_FPSIMD_OFFSET + (<var>32</var> * <var>16</var>);</td></tr>
<tr><th id="161">161</th><td>      } <b>else</b> <b>if</b> (reg == GetRegisterInfo().GetRegNumFPCR()) {</td></tr>
<tr><th id="162">162</th><td>        sve_reg_num = reg;</td></tr>
<tr><th id="163">163</th><td>        <b>if</b> (m_sve_state == SVEState::Full)</td></tr>
<tr><th id="164">164</th><td>          offset = SVE_PT_SVE_FPCR_OFFSET(sve_vq_from_vl(m_sve_header.vl));</td></tr>
<tr><th id="165">165</th><td>        <b>else</b> <b>if</b> (m_sve_state == SVEState::FPSIMD)</td></tr>
<tr><th id="166">166</th><td>          offset = SVE_PT_FPSIMD_OFFSET + (<var>32</var> * <var>16</var>) + <var>4</var>;</td></tr>
<tr><th id="167">167</th><td>      } <b>else</b> {</td></tr>
<tr><th id="168">168</th><td>        <i>// Extract SVE Z register value register number for this reg_info</i></td></tr>
<tr><th id="169">169</th><td>        <b>if</b> (reg_info-&gt;value_regs &amp;&amp;</td></tr>
<tr><th id="170">170</th><td>            reg_info-&gt;value_regs[<var>0</var>] != LLDB_INVALID_REGNUM)</td></tr>
<tr><th id="171">171</th><td>          sve_reg_num = reg_info-&gt;value_regs[<var>0</var>];</td></tr>
<tr><th id="172">172</th><td>        offset = CalculateSVEOffset(GetRegisterInfoAtIndex(sve_reg_num));</td></tr>
<tr><th id="173">173</th><td>      }</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>      assert(offset &lt; GetSVEBufferSize());</td></tr>
<tr><th id="176">176</th><td>      src = (uint8_t *)GetSVEBuffer() + offset;</td></tr>
<tr><th id="177">177</th><td>    }</td></tr>
<tr><th id="178">178</th><td>  } <b>else</b> <b>if</b> (IsSVE(reg)) {</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>    <b>if</b> (m_sve_state == SVEState::Disabled || m_sve_state == SVEState::Unknown)</td></tr>
<tr><th id="181">181</th><td>      <b>return</b> Status(<q>"SVE disabled or not supported"</q>);</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>    <b>if</b> (GetRegisterInfo().IsSVERegVG(reg)) {</td></tr>
<tr><th id="184">184</th><td>      sve_vg = GetSVERegVG();</td></tr>
<tr><th id="185">185</th><td>      src = (uint8_t *)&amp;sve_vg;</td></tr>
<tr><th id="186">186</th><td>    } <b>else</b> {</td></tr>
<tr><th id="187">187</th><td>      <i>// SVE enabled, we will read and cache SVE ptrace data</i></td></tr>
<tr><th id="188">188</th><td>      error = ReadAllSVE();</td></tr>
<tr><th id="189">189</th><td>      <b>if</b> (error.Fail())</td></tr>
<tr><th id="190">190</th><td>        <b>return</b> error;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>      <b>if</b> (m_sve_state == SVEState::FPSIMD) {</td></tr>
<tr><th id="193">193</th><td>        <i>// In FPSIMD state SVE payload mirrors legacy fpsimd struct and so</i></td></tr>
<tr><th id="194">194</th><td><i>        // just copy 16 bytes of v register to the start of z register. All</i></td></tr>
<tr><th id="195">195</th><td><i>        // other SVE register will be set to zero.</i></td></tr>
<tr><th id="196">196</th><td>        sve_reg_non_live.resize(reg_info-&gt;byte_size, <var>0</var>);</td></tr>
<tr><th id="197">197</th><td>        src = sve_reg_non_live.data();</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>        <b>if</b> (GetRegisterInfo().IsSVEZReg(reg)) {</td></tr>
<tr><th id="200">200</th><td>          offset = CalculateSVEOffset(reg_info);</td></tr>
<tr><th id="201">201</th><td>          assert(offset &lt; GetSVEBufferSize());</td></tr>
<tr><th id="202">202</th><td>          ::memcpy(sve_reg_non_live.data(), (uint8_t *)GetSVEBuffer() + offset,</td></tr>
<tr><th id="203">203</th><td>                   <var>16</var>);</td></tr>
<tr><th id="204">204</th><td>        }</td></tr>
<tr><th id="205">205</th><td>      } <b>else</b> {</td></tr>
<tr><th id="206">206</th><td>        offset = CalculateSVEOffset(reg_info);</td></tr>
<tr><th id="207">207</th><td>        assert(offset &lt; GetSVEBufferSize());</td></tr>
<tr><th id="208">208</th><td>        src = (uint8_t *)GetSVEBuffer() + offset;</td></tr>
<tr><th id="209">209</th><td>      }</td></tr>
<tr><th id="210">210</th><td>    }</td></tr>
<tr><th id="211">211</th><td>  } <b>else</b></td></tr>
<tr><th id="212">212</th><td>    <b>return</b> Status(<q>"failed - register wasn't recognized to be a GPR or an FPR, "</q></td></tr>
<tr><th id="213">213</th><td>                  <q>"write strategy unknown"</q>);</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  reg_value.SetFromMemoryData(reg_info, src, reg_info-&gt;byte_size,</td></tr>
<tr><th id="216">216</th><td>                              eByteOrderLittle, error);</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <b>return</b> error;</td></tr>
<tr><th id="219">219</th><td>}</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>Status NativeRegisterContextLinux_arm64::WriteRegister(</td></tr>
<tr><th id="222">222</th><td>    <em>const</em> RegisterInfo *reg_info, <em>const</em> RegisterValue &amp;reg_value) {</td></tr>
<tr><th id="223">223</th><td>  Status error;</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <b>if</b> (!reg_info)</td></tr>
<tr><th id="226">226</th><td>    <b>return</b> Status(<q>"reg_info NULL"</q>);</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <em>const</em> uint32_t reg = reg_info-&gt;kinds[lldb::eRegisterKindLLDB];</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <b>if</b> (reg == LLDB_INVALID_REGNUM)</td></tr>
<tr><th id="231">231</th><td>    <b>return</b> Status(<q>"no lldb regnum for %s"</q>, reg_info &amp;&amp; reg_info-&gt;name</td></tr>
<tr><th id="232">232</th><td>                                               ? reg_info-&gt;name</td></tr>
<tr><th id="233">233</th><td>                                               : <q>"&lt;unknown register&gt;"</q>);</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  uint8_t *dst;</td></tr>
<tr><th id="236">236</th><td>  uint32_t offset = LLDB_INVALID_INDEX32;</td></tr>
<tr><th id="237">237</th><td>  std::vector&lt;uint8_t&gt; sve_reg_non_live;</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>  <b>if</b> (IsGPR(reg)) {</td></tr>
<tr><th id="240">240</th><td>    error = ReadGPR();</td></tr>
<tr><th id="241">241</th><td>    <b>if</b> (error.Fail())</td></tr>
<tr><th id="242">242</th><td>      <b>return</b> error;</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>    assert(reg_info-&gt;byte_offset &lt; GetGPRSize());</td></tr>
<tr><th id="245">245</th><td>    dst = (uint8_t *)GetGPRBuffer() + reg_info-&gt;byte_offset;</td></tr>
<tr><th id="246">246</th><td>    ::memcpy(dst, reg_value.GetBytes(), reg_info-&gt;byte_size);</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>    <b>return</b> WriteGPR();</td></tr>
<tr><th id="249">249</th><td>  } <b>else</b> <b>if</b> (IsFPR(reg)) {</td></tr>
<tr><th id="250">250</th><td>    <b>if</b> (m_sve_state == SVEState::Disabled) {</td></tr>
<tr><th id="251">251</th><td>      <i>// SVE is disabled take legacy route for FPU register access</i></td></tr>
<tr><th id="252">252</th><td>      error = ReadFPR();</td></tr>
<tr><th id="253">253</th><td>      <b>if</b> (error.Fail())</td></tr>
<tr><th id="254">254</th><td>        <b>return</b> error;</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>      offset = CalculateFprOffset(reg_info);</td></tr>
<tr><th id="257">257</th><td>      assert(offset &lt; GetFPRSize());</td></tr>
<tr><th id="258">258</th><td>      dst = (uint8_t *)GetFPRBuffer() + offset;</td></tr>
<tr><th id="259">259</th><td>      ::memcpy(dst, reg_value.GetBytes(), reg_info-&gt;byte_size);</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>      <b>return</b> WriteFPR();</td></tr>
<tr><th id="262">262</th><td>    } <b>else</b> {</td></tr>
<tr><th id="263">263</th><td>      <i>// SVE enabled, we will read and cache SVE ptrace data</i></td></tr>
<tr><th id="264">264</th><td>      error = ReadAllSVE();</td></tr>
<tr><th id="265">265</th><td>      <b>if</b> (error.Fail())</td></tr>
<tr><th id="266">266</th><td>        <b>return</b> error;</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>      <i>// FPSR and FPCR will be located right after Z registers in</i></td></tr>
<tr><th id="269">269</th><td><i>      // SVEState::FPSIMD while in SVEState::Full they will be located at the</i></td></tr>
<tr><th id="270">270</th><td><i>      // end of register data after an alignment correction based on currently</i></td></tr>
<tr><th id="271">271</th><td><i>      // selected vector length.</i></td></tr>
<tr><th id="272">272</th><td>      uint32_t sve_reg_num = LLDB_INVALID_REGNUM;</td></tr>
<tr><th id="273">273</th><td>      <b>if</b> (reg == GetRegisterInfo().GetRegNumFPSR()) {</td></tr>
<tr><th id="274">274</th><td>        sve_reg_num = reg;</td></tr>
<tr><th id="275">275</th><td>        <b>if</b> (m_sve_state == SVEState::Full)</td></tr>
<tr><th id="276">276</th><td>          offset = SVE_PT_SVE_FPSR_OFFSET(sve_vq_from_vl(m_sve_header.vl));</td></tr>
<tr><th id="277">277</th><td>        <b>else</b> <b>if</b> (m_sve_state == SVEState::FPSIMD)</td></tr>
<tr><th id="278">278</th><td>          offset = SVE_PT_FPSIMD_OFFSET + (<var>32</var> * <var>16</var>);</td></tr>
<tr><th id="279">279</th><td>      } <b>else</b> <b>if</b> (reg == GetRegisterInfo().GetRegNumFPCR()) {</td></tr>
<tr><th id="280">280</th><td>        sve_reg_num = reg;</td></tr>
<tr><th id="281">281</th><td>        <b>if</b> (m_sve_state == SVEState::Full)</td></tr>
<tr><th id="282">282</th><td>          offset = SVE_PT_SVE_FPCR_OFFSET(sve_vq_from_vl(m_sve_header.vl));</td></tr>
<tr><th id="283">283</th><td>        <b>else</b> <b>if</b> (m_sve_state == SVEState::FPSIMD)</td></tr>
<tr><th id="284">284</th><td>          offset = SVE_PT_FPSIMD_OFFSET + (<var>32</var> * <var>16</var>) + <var>4</var>;</td></tr>
<tr><th id="285">285</th><td>      } <b>else</b> {</td></tr>
<tr><th id="286">286</th><td>        <i>// Extract SVE Z register value register number for this reg_info</i></td></tr>
<tr><th id="287">287</th><td>        <b>if</b> (reg_info-&gt;value_regs &amp;&amp;</td></tr>
<tr><th id="288">288</th><td>            reg_info-&gt;value_regs[<var>0</var>] != LLDB_INVALID_REGNUM)</td></tr>
<tr><th id="289">289</th><td>          sve_reg_num = reg_info-&gt;value_regs[<var>0</var>];</td></tr>
<tr><th id="290">290</th><td>        offset = CalculateSVEOffset(GetRegisterInfoAtIndex(sve_reg_num));</td></tr>
<tr><th id="291">291</th><td>      }</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>      assert(offset &lt; GetSVEBufferSize());</td></tr>
<tr><th id="294">294</th><td>      dst = (uint8_t *)GetSVEBuffer() + offset;</td></tr>
<tr><th id="295">295</th><td>      ::memcpy(dst, reg_value.GetBytes(), reg_info-&gt;byte_size);</td></tr>
<tr><th id="296">296</th><td>      <b>return</b> WriteAllSVE();</td></tr>
<tr><th id="297">297</th><td>    }</td></tr>
<tr><th id="298">298</th><td>  } <b>else</b> <b>if</b> (IsSVE(reg)) {</td></tr>
<tr><th id="299">299</th><td>    <b>if</b> (m_sve_state == SVEState::Disabled || m_sve_state == SVEState::Unknown)</td></tr>
<tr><th id="300">300</th><td>      <b>return</b> Status(<q>"SVE disabled or not supported"</q>);</td></tr>
<tr><th id="301">301</th><td>    <b>else</b> {</td></tr>
<tr><th id="302">302</th><td>      <i>// Target has SVE enabled, we will read and cache SVE ptrace data</i></td></tr>
<tr><th id="303">303</th><td>      error = ReadAllSVE();</td></tr>
<tr><th id="304">304</th><td>      <b>if</b> (error.Fail())</td></tr>
<tr><th id="305">305</th><td>        <b>return</b> error;</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>      <b>if</b> (GetRegisterInfo().IsSVERegVG(reg)) {</td></tr>
<tr><th id="308">308</th><td>        uint64_t vg_value = reg_value.GetAsUInt64();</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>        <b>if</b> (sve_vl_valid(vg_value * <var>8</var>)) {</td></tr>
<tr><th id="311">311</th><td>          <b>if</b> (m_sve_header_is_valid &amp;&amp; vg_value == GetSVERegVG())</td></tr>
<tr><th id="312">312</th><td>            <b>return</b> error;</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>          SetSVERegVG(vg_value);</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>          error = WriteSVEHeader();</td></tr>
<tr><th id="317">317</th><td>          <b>if</b> (error.Success())</td></tr>
<tr><th id="318">318</th><td>            ConfigureRegisterContext();</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>          <b>if</b> (m_sve_header_is_valid &amp;&amp; vg_value == GetSVERegVG())</td></tr>
<tr><th id="321">321</th><td>            <b>return</b> error;</td></tr>
<tr><th id="322">322</th><td>        }</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>        <b>return</b> Status(<q>"SVE vector length update failed."</q>);</td></tr>
<tr><th id="325">325</th><td>      }</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>      <i>// If target supports SVE but currently in FPSIMD mode.</i></td></tr>
<tr><th id="328">328</th><td>      <b>if</b> (m_sve_state == SVEState::FPSIMD) {</td></tr>
<tr><th id="329">329</th><td>        <i>// Here we will check if writing this SVE register enables</i></td></tr>
<tr><th id="330">330</th><td><i>        // SVEState::Full</i></td></tr>
<tr><th id="331">331</th><td>        <em>bool</em> set_sve_state_full = <b>false</b>;</td></tr>
<tr><th id="332">332</th><td>        <em>const</em> uint8_t *reg_bytes = (<em>const</em> uint8_t *)reg_value.GetBytes();</td></tr>
<tr><th id="333">333</th><td>        <b>if</b> (GetRegisterInfo().IsSVEZReg(reg)) {</td></tr>
<tr><th id="334">334</th><td>          <b>for</b> (uint32_t i = <var>16</var>; i &lt; reg_info-&gt;byte_size; i++) {</td></tr>
<tr><th id="335">335</th><td>            <b>if</b> (reg_bytes[i]) {</td></tr>
<tr><th id="336">336</th><td>              set_sve_state_full = <b>true</b>;</td></tr>
<tr><th id="337">337</th><td>              <b>break</b>;</td></tr>
<tr><th id="338">338</th><td>            }</td></tr>
<tr><th id="339">339</th><td>          }</td></tr>
<tr><th id="340">340</th><td>        } <b>else</b> <b>if</b> (GetRegisterInfo().IsSVEPReg(reg) ||</td></tr>
<tr><th id="341">341</th><td>                   reg == GetRegisterInfo().GetRegNumSVEFFR()) {</td></tr>
<tr><th id="342">342</th><td>          <b>for</b> (uint32_t i = <var>0</var>; i &lt; reg_info-&gt;byte_size; i++) {</td></tr>
<tr><th id="343">343</th><td>            <b>if</b> (reg_bytes[i]) {</td></tr>
<tr><th id="344">344</th><td>              set_sve_state_full = <b>true</b>;</td></tr>
<tr><th id="345">345</th><td>              <b>break</b>;</td></tr>
<tr><th id="346">346</th><td>            }</td></tr>
<tr><th id="347">347</th><td>          }</td></tr>
<tr><th id="348">348</th><td>        }</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>        <b>if</b> (!set_sve_state_full &amp;&amp; GetRegisterInfo().IsSVEZReg(reg)) {</td></tr>
<tr><th id="351">351</th><td>          <i>// We are writing a Z register which is zero beyond 16 bytes so copy</i></td></tr>
<tr><th id="352">352</th><td><i>          // first 16 bytes only as SVE payload mirrors legacy fpsimd structure</i></td></tr>
<tr><th id="353">353</th><td>          offset = CalculateSVEOffset(reg_info);</td></tr>
<tr><th id="354">354</th><td>          assert(offset &lt; GetSVEBufferSize());</td></tr>
<tr><th id="355">355</th><td>          dst = (uint8_t *)GetSVEBuffer() + offset;</td></tr>
<tr><th id="356">356</th><td>          ::memcpy(dst, reg_value.GetBytes(), <var>16</var>);</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>          <b>return</b> WriteAllSVE();</td></tr>
<tr><th id="359">359</th><td>        } <b>else</b></td></tr>
<tr><th id="360">360</th><td>          <b>return</b> Status(<q>"SVE state change operation not supported"</q>);</td></tr>
<tr><th id="361">361</th><td>      } <b>else</b> {</td></tr>
<tr><th id="362">362</th><td>        offset = CalculateSVEOffset(reg_info);</td></tr>
<tr><th id="363">363</th><td>        assert(offset &lt; GetSVEBufferSize());</td></tr>
<tr><th id="364">364</th><td>        dst = (uint8_t *)GetSVEBuffer() + offset;</td></tr>
<tr><th id="365">365</th><td>        ::memcpy(dst, reg_value.GetBytes(), reg_info-&gt;byte_size);</td></tr>
<tr><th id="366">366</th><td>        <b>return</b> WriteAllSVE();</td></tr>
<tr><th id="367">367</th><td>      }</td></tr>
<tr><th id="368">368</th><td>    }</td></tr>
<tr><th id="369">369</th><td>  }</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>  <b>return</b> Status(<q>"Failed to write register value"</q>);</td></tr>
<tr><th id="372">372</th><td>}</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>Status NativeRegisterContextLinux_arm64::ReadAllRegisterValues(</td></tr>
<tr><th id="375">375</th><td>    lldb::DataBufferSP &amp;data_sp) {</td></tr>
<tr><th id="376">376</th><td>  Status error;</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  data_sp.reset(<b>new</b> DataBufferHeap(REG_CONTEXT_SIZE, <var>0</var>));</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>  error = ReadGPR();</td></tr>
<tr><th id="381">381</th><td>  <b>if</b> (error.Fail())</td></tr>
<tr><th id="382">382</th><td>    <b>return</b> error;</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>  error = ReadFPR();</td></tr>
<tr><th id="385">385</th><td>  <b>if</b> (error.Fail())</td></tr>
<tr><th id="386">386</th><td>    <b>return</b> error;</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>  uint8_t *dst = data_sp-&gt;GetBytes();</td></tr>
<tr><th id="389">389</th><td>  ::memcpy(dst, GetGPRBuffer(), GetGPRSize());</td></tr>
<tr><th id="390">390</th><td>  dst += GetGPRSize();</td></tr>
<tr><th id="391">391</th><td>  ::memcpy(dst, GetFPRBuffer(), GetFPRSize());</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <b>return</b> error;</td></tr>
<tr><th id="394">394</th><td>}</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>Status NativeRegisterContextLinux_arm64::WriteAllRegisterValues(</td></tr>
<tr><th id="397">397</th><td>    <em>const</em> lldb::DataBufferSP &amp;data_sp) {</td></tr>
<tr><th id="398">398</th><td>  Status error;</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>  <b>if</b> (!data_sp) {</td></tr>
<tr><th id="401">401</th><td>    error.SetErrorStringWithFormat(</td></tr>
<tr><th id="402">402</th><td>        <q>"NativeRegisterContextLinux_x86_64::%s invalid data_sp provided"</q>,</td></tr>
<tr><th id="403">403</th><td>        <b>__FUNCTION__</b>);</td></tr>
<tr><th id="404">404</th><td>    <b>return</b> error;</td></tr>
<tr><th id="405">405</th><td>  }</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <b>if</b> (data_sp-&gt;GetByteSize() != REG_CONTEXT_SIZE) {</td></tr>
<tr><th id="408">408</th><td>    error.SetErrorStringWithFormat(</td></tr>
<tr><th id="409">409</th><td>        <q>"NativeRegisterContextLinux_x86_64::%s data_sp contained mismatched "</q></td></tr>
<tr><th id="410">410</th><td>        <q>"data size, expected %"</q> PRIu64 <q>", actual %"</q> PRIu64,</td></tr>
<tr><th id="411">411</th><td>        <b>__FUNCTION__</b>, REG_CONTEXT_SIZE, data_sp-&gt;GetByteSize());</td></tr>
<tr><th id="412">412</th><td>    <b>return</b> error;</td></tr>
<tr><th id="413">413</th><td>  }</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>  uint8_t *src = data_sp-&gt;GetBytes();</td></tr>
<tr><th id="416">416</th><td>  <b>if</b> (src == <b>nullptr</b>) {</td></tr>
<tr><th id="417">417</th><td>    error.SetErrorStringWithFormat(<q>"NativeRegisterContextLinux_x86_64::%s "</q></td></tr>
<tr><th id="418">418</th><td>                                   <q>"DataBuffer::GetBytes() returned a null "</q></td></tr>
<tr><th id="419">419</th><td>                                   <q>"pointer"</q>,</td></tr>
<tr><th id="420">420</th><td>                                   <b>__FUNCTION__</b>);</td></tr>
<tr><th id="421">421</th><td>    <b>return</b> error;</td></tr>
<tr><th id="422">422</th><td>  }</td></tr>
<tr><th id="423">423</th><td>  ::memcpy(GetGPRBuffer(), src, GetRegisterInfoInterface().GetGPRSize());</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>  error = WriteGPR();</td></tr>
<tr><th id="426">426</th><td>  <b>if</b> (error.Fail())</td></tr>
<tr><th id="427">427</th><td>    <b>return</b> error;</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>  src += GetRegisterInfoInterface().GetGPRSize();</td></tr>
<tr><th id="430">430</th><td>  ::memcpy(GetFPRBuffer(), src, GetFPRSize());</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  error = WriteFPR();</td></tr>
<tr><th id="433">433</th><td>  <b>if</b> (error.Fail())</td></tr>
<tr><th id="434">434</th><td>    <b>return</b> error;</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>  <b>return</b> error;</td></tr>
<tr><th id="437">437</th><td>}</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><em>bool</em> NativeRegisterContextLinux_arm64::IsGPR(<em>unsigned</em> reg) <em>const</em> {</td></tr>
<tr><th id="440">440</th><td>  <b>if</b> (GetRegisterInfo().GetRegisterSetFromRegisterIndex(reg) ==</td></tr>
<tr><th id="441">441</th><td>      RegisterInfoPOSIX_arm64::GPRegSet)</td></tr>
<tr><th id="442">442</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="443">443</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="444">444</th><td>}</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><em>bool</em> NativeRegisterContextLinux_arm64::IsFPR(<em>unsigned</em> reg) <em>const</em> {</td></tr>
<tr><th id="447">447</th><td>  <b>if</b> (GetRegisterInfo().GetRegisterSetFromRegisterIndex(reg) ==</td></tr>
<tr><th id="448">448</th><td>      RegisterInfoPOSIX_arm64::FPRegSet)</td></tr>
<tr><th id="449">449</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="450">450</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="451">451</th><td>}</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><em>bool</em> NativeRegisterContextLinux_arm64::IsSVE(<em>unsigned</em> reg) <em>const</em> {</td></tr>
<tr><th id="454">454</th><td>  <b>if</b> (GetRegisterInfo().GetRegisterSetFromRegisterIndex(reg) ==</td></tr>
<tr><th id="455">455</th><td>      RegisterInfoPOSIX_arm64::SVERegSet)</td></tr>
<tr><th id="456">456</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="457">457</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="458">458</th><td>}</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>uint32_t NativeRegisterContextLinux_arm64::NumSupportedHardwareBreakpoints() {</td></tr>
<tr><th id="461">461</th><td>  Log *log(ProcessPOSIXLog::GetLogIfAllCategoriesSet(POSIX_LOG_BREAKPOINTS));</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  LLDB_LOGF(log, <q>"NativeRegisterContextLinux_arm64::%s()"</q>, <b>__FUNCTION__</b>);</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  Status error;</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <i>// Read hardware breakpoint and watchpoint information.</i></td></tr>
<tr><th id="468">468</th><td>  error = ReadHardwareDebugInfo();</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>  <b>if</b> (error.Fail())</td></tr>
<tr><th id="471">471</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>  <b>return</b> m_max_hbp_supported;</td></tr>
<tr><th id="474">474</th><td>}</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td>uint32_t</td></tr>
<tr><th id="477">477</th><td>NativeRegisterContextLinux_arm64::SetHardwareBreakpoint(lldb::addr_t addr,</td></tr>
<tr><th id="478">478</th><td>                                                        size_t size) {</td></tr>
<tr><th id="479">479</th><td>  Log *log(ProcessPOSIXLog::GetLogIfAllCategoriesSet(POSIX_LOG_BREAKPOINTS));</td></tr>
<tr><th id="480">480</th><td>  LLDB_LOG(log, <q>"addr: {0:x}, size: {1:x}"</q>, addr, size);</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>  <i>// Read hardware breakpoint and watchpoint information.</i></td></tr>
<tr><th id="483">483</th><td>  Status error = ReadHardwareDebugInfo();</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>  <b>if</b> (error.Fail())</td></tr>
<tr><th id="486">486</th><td>    <b>return</b> LLDB_INVALID_INDEX32;</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>  uint32_t control_value = <var>0</var>, bp_index = <var>0</var>;</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>  <i>// Check if size has a valid hardware breakpoint length.</i></td></tr>
<tr><th id="491">491</th><td>  <b>if</b> (size != <var>4</var>)</td></tr>
<tr><th id="492">492</th><td>    <b>return</b> LLDB_INVALID_INDEX32; <i>// Invalid size for a AArch64 hardware</i></td></tr>
<tr><th id="493">493</th><td>                                 <i>// breakpoint</i></td></tr>
<tr><th id="494">494</th><td><i></i></td></tr>
<tr><th id="495">495</th><td><i>  // Check 4-byte alignment for hardware breakpoint target address.</i></td></tr>
<tr><th id="496">496</th><td>  <b>if</b> (addr &amp; <var>0x03</var>)</td></tr>
<tr><th id="497">497</th><td>    <b>return</b> LLDB_INVALID_INDEX32; <i>// Invalid address, should be 4-byte aligned.</i></td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>  <i>// Setup control value</i></td></tr>
<tr><th id="500">500</th><td>  control_value = <var>0</var>;</td></tr>
<tr><th id="501">501</th><td>  control_value |= ((<var>1</var> &lt;&lt; size) - <var>1</var>) &lt;&lt; <var>5</var>;</td></tr>
<tr><th id="502">502</th><td>  control_value |= (<var>2</var> &lt;&lt; <var>1</var>) | <var>1</var>;</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>  <i>// Iterate over stored breakpoints and find a free bp_index</i></td></tr>
<tr><th id="505">505</th><td>  bp_index = LLDB_INVALID_INDEX32;</td></tr>
<tr><th id="506">506</th><td>  <b>for</b> (uint32_t i = <var>0</var>; i &lt; m_max_hbp_supported; i++) {</td></tr>
<tr><th id="507">507</th><td>    <b>if</b> ((m_hbr_regs[i].control &amp; <var>1</var>) == <var>0</var>) {</td></tr>
<tr><th id="508">508</th><td>      bp_index = i; <i>// Mark last free slot</i></td></tr>
<tr><th id="509">509</th><td>    } <b>else</b> <b>if</b> (m_hbr_regs[i].address == addr) {</td></tr>
<tr><th id="510">510</th><td>      <b>return</b> LLDB_INVALID_INDEX32; <i>// We do not support duplicate breakpoints.</i></td></tr>
<tr><th id="511">511</th><td>    }</td></tr>
<tr><th id="512">512</th><td>  }</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>  <b>if</b> (bp_index == LLDB_INVALID_INDEX32)</td></tr>
<tr><th id="515">515</th><td>    <b>return</b> LLDB_INVALID_INDEX32;</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <i>// Update breakpoint in local cache</i></td></tr>
<tr><th id="518">518</th><td>  m_hbr_regs[bp_index].real_addr = addr;</td></tr>
<tr><th id="519">519</th><td>  m_hbr_regs[bp_index].address = addr;</td></tr>
<tr><th id="520">520</th><td>  m_hbr_regs[bp_index].control = control_value;</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <i>// PTRACE call to set corresponding hardware breakpoint register.</i></td></tr>
<tr><th id="523">523</th><td>  error = WriteHardwareDebugRegs(eDREGTypeBREAK);</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  <b>if</b> (error.Fail()) {</td></tr>
<tr><th id="526">526</th><td>    m_hbr_regs[bp_index].address = <var>0</var>;</td></tr>
<tr><th id="527">527</th><td>    m_hbr_regs[bp_index].control &amp;= ~<var>1</var>;</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>    <b>return</b> LLDB_INVALID_INDEX32;</td></tr>
<tr><th id="530">530</th><td>  }</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>  <b>return</b> bp_index;</td></tr>
<tr><th id="533">533</th><td>}</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td><em>bool</em> NativeRegisterContextLinux_arm64::ClearHardwareBreakpoint(</td></tr>
<tr><th id="536">536</th><td>    uint32_t hw_idx) {</td></tr>
<tr><th id="537">537</th><td>  Log *log(ProcessPOSIXLog::GetLogIfAllCategoriesSet(POSIX_LOG_BREAKPOINTS));</td></tr>
<tr><th id="538">538</th><td>  LLDB_LOG(log, <q>"hw_idx: {0}"</q>, hw_idx);</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  <i>// Read hardware breakpoint and watchpoint information.</i></td></tr>
<tr><th id="541">541</th><td>  Status error = ReadHardwareDebugInfo();</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>  <b>if</b> (error.Fail())</td></tr>
<tr><th id="544">544</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>  <b>if</b> (hw_idx &gt;= m_max_hbp_supported)</td></tr>
<tr><th id="547">547</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>  <i>// Create a backup we can revert to in case of failure.</i></td></tr>
<tr><th id="550">550</th><td>  lldb::addr_t tempAddr = m_hbr_regs[hw_idx].address;</td></tr>
<tr><th id="551">551</th><td>  uint32_t tempControl = m_hbr_regs[hw_idx].control;</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>  m_hbr_regs[hw_idx].control &amp;= ~<var>1</var>;</td></tr>
<tr><th id="554">554</th><td>  m_hbr_regs[hw_idx].address = <var>0</var>;</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>  <i>// PTRACE call to clear corresponding hardware breakpoint register.</i></td></tr>
<tr><th id="557">557</th><td>  error = WriteHardwareDebugRegs(eDREGTypeBREAK);</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>  <b>if</b> (error.Fail()) {</td></tr>
<tr><th id="560">560</th><td>    m_hbr_regs[hw_idx].control = tempControl;</td></tr>
<tr><th id="561">561</th><td>    m_hbr_regs[hw_idx].address = tempAddr;</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="564">564</th><td>  }</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="567">567</th><td>}</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>Status NativeRegisterContextLinux_arm64::GetHardwareBreakHitIndex(</td></tr>
<tr><th id="570">570</th><td>    uint32_t &amp;bp_index, lldb::addr_t trap_addr) {</td></tr>
<tr><th id="571">571</th><td>  Log *log(ProcessPOSIXLog::GetLogIfAllCategoriesSet(POSIX_LOG_BREAKPOINTS));</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>  LLDB_LOGF(log, <q>"NativeRegisterContextLinux_arm64::%s()"</q>, <b>__FUNCTION__</b>);</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>  lldb::addr_t break_addr;</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>  <b>for</b> (bp_index = <var>0</var>; bp_index &lt; m_max_hbp_supported; ++bp_index) {</td></tr>
<tr><th id="578">578</th><td>    break_addr = m_hbr_regs[bp_index].address;</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>    <b>if</b> ((m_hbr_regs[bp_index].control &amp; <var>0x1</var>) &amp;&amp; (trap_addr == break_addr)) {</td></tr>
<tr><th id="581">581</th><td>      m_hbr_regs[bp_index].hit_addr = trap_addr;</td></tr>
<tr><th id="582">582</th><td>      <b>return</b> Status();</td></tr>
<tr><th id="583">583</th><td>    }</td></tr>
<tr><th id="584">584</th><td>  }</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>  bp_index = LLDB_INVALID_INDEX32;</td></tr>
<tr><th id="587">587</th><td>  <b>return</b> Status();</td></tr>
<tr><th id="588">588</th><td>}</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>Status NativeRegisterContextLinux_arm64::ClearAllHardwareBreakpoints() {</td></tr>
<tr><th id="591">591</th><td>  Log *log(ProcessPOSIXLog::GetLogIfAllCategoriesSet(POSIX_LOG_BREAKPOINTS));</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>  LLDB_LOGF(log, <q>"NativeRegisterContextLinux_arm64::%s()"</q>, <b>__FUNCTION__</b>);</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>  Status error;</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>  <i>// Read hardware breakpoint and watchpoint information.</i></td></tr>
<tr><th id="598">598</th><td>  error = ReadHardwareDebugInfo();</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>  <b>if</b> (error.Fail())</td></tr>
<tr><th id="601">601</th><td>    <b>return</b> error;</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>  lldb::addr_t tempAddr = <var>0</var>;</td></tr>
<tr><th id="604">604</th><td>  uint32_t tempControl = <var>0</var>;</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>  <b>for</b> (uint32_t i = <var>0</var>; i &lt; m_max_hbp_supported; i++) {</td></tr>
<tr><th id="607">607</th><td>    <b>if</b> (m_hbr_regs[i].control &amp; <var>0x01</var>) {</td></tr>
<tr><th id="608">608</th><td>      <i>// Create a backup we can revert to in case of failure.</i></td></tr>
<tr><th id="609">609</th><td>      tempAddr = m_hbr_regs[i].address;</td></tr>
<tr><th id="610">610</th><td>      tempControl = m_hbr_regs[i].control;</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>      <i>// Clear watchpoints in local cache</i></td></tr>
<tr><th id="613">613</th><td>      m_hbr_regs[i].control &amp;= ~<var>1</var>;</td></tr>
<tr><th id="614">614</th><td>      m_hbr_regs[i].address = <var>0</var>;</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>      <i>// Ptrace call to update hardware debug registers</i></td></tr>
<tr><th id="617">617</th><td>      error = WriteHardwareDebugRegs(eDREGTypeBREAK);</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>      <b>if</b> (error.Fail()) {</td></tr>
<tr><th id="620">620</th><td>        m_hbr_regs[i].control = tempControl;</td></tr>
<tr><th id="621">621</th><td>        m_hbr_regs[i].address = tempAddr;</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>        <b>return</b> error;</td></tr>
<tr><th id="624">624</th><td>      }</td></tr>
<tr><th id="625">625</th><td>    }</td></tr>
<tr><th id="626">626</th><td>  }</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>  <b>return</b> Status();</td></tr>
<tr><th id="629">629</th><td>}</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>uint32_t NativeRegisterContextLinux_arm64::NumSupportedHardwareWatchpoints() {</td></tr>
<tr><th id="632">632</th><td>  Log *log(ProcessPOSIXLog::GetLogIfAllCategoriesSet(POSIX_LOG_WATCHPOINTS));</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td>  <i>// Read hardware breakpoint and watchpoint information.</i></td></tr>
<tr><th id="635">635</th><td>  Status error = ReadHardwareDebugInfo();</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>  <b>if</b> (error.Fail())</td></tr>
<tr><th id="638">638</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>  LLDB_LOG(log, <q>"{0}"</q>, m_max_hwp_supported);</td></tr>
<tr><th id="641">641</th><td>  <b>return</b> m_max_hwp_supported;</td></tr>
<tr><th id="642">642</th><td>}</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>uint32_t NativeRegisterContextLinux_arm64::SetHardwareWatchpoint(</td></tr>
<tr><th id="645">645</th><td>    lldb::addr_t addr, size_t size, uint32_t watch_flags) {</td></tr>
<tr><th id="646">646</th><td>  Log *log(ProcessPOSIXLog::GetLogIfAllCategoriesSet(POSIX_LOG_WATCHPOINTS));</td></tr>
<tr><th id="647">647</th><td>  LLDB_LOG(log, <q>"addr: {0:x}, size: {1:x} watch_flags: {2:x}"</q>, addr, size,</td></tr>
<tr><th id="648">648</th><td>           watch_flags);</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td>  <i>// Read hardware breakpoint and watchpoint information.</i></td></tr>
<tr><th id="651">651</th><td>  Status error = ReadHardwareDebugInfo();</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>  <b>if</b> (error.Fail())</td></tr>
<tr><th id="654">654</th><td>    <b>return</b> LLDB_INVALID_INDEX32;</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>  uint32_t control_value = <var>0</var>, wp_index = <var>0</var>;</td></tr>
<tr><th id="657">657</th><td>  lldb::addr_t real_addr = addr;</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td>  <i>// Check if we are setting watchpoint other than read/write/access Also</i></td></tr>
<tr><th id="660">660</th><td><i>  // update watchpoint flag to match AArch64 write-read bit configuration.</i></td></tr>
<tr><th id="661">661</th><td>  <b>switch</b> (watch_flags) {</td></tr>
<tr><th id="662">662</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="663">663</th><td>    watch_flags = <var>2</var>;</td></tr>
<tr><th id="664">664</th><td>    <b>break</b>;</td></tr>
<tr><th id="665">665</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="666">666</th><td>    watch_flags = <var>1</var>;</td></tr>
<tr><th id="667">667</th><td>    <b>break</b>;</td></tr>
<tr><th id="668">668</th><td>  <b>case</b> <var>3</var>:</td></tr>
<tr><th id="669">669</th><td>    <b>break</b>;</td></tr>
<tr><th id="670">670</th><td>  <b>default</b>:</td></tr>
<tr><th id="671">671</th><td>    <b>return</b> LLDB_INVALID_INDEX32;</td></tr>
<tr><th id="672">672</th><td>  }</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td>  <i>// Check if size has a valid hardware watchpoint length.</i></td></tr>
<tr><th id="675">675</th><td>  <b>if</b> (size != <var>1</var> &amp;&amp; size != <var>2</var> &amp;&amp; size != <var>4</var> &amp;&amp; size != <var>8</var>)</td></tr>
<tr><th id="676">676</th><td>    <b>return</b> LLDB_INVALID_INDEX32;</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td>  <i>// Check 8-byte alignment for hardware watchpoint target address. Below is a</i></td></tr>
<tr><th id="679">679</th><td><i>  // hack to recalculate address and size in order to make sure we can watch</i></td></tr>
<tr><th id="680">680</th><td><i>  // non 8-byte aligned addresses as well.</i></td></tr>
<tr><th id="681">681</th><td>  <b>if</b> (addr &amp; <var>0x07</var>) {</td></tr>
<tr><th id="682">682</th><td>    uint8_t watch_mask = (addr &amp; <var>0x07</var>) + size;</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>    <b>if</b> (watch_mask &gt; <var>0x08</var>)</td></tr>
<tr><th id="685">685</th><td>      <b>return</b> LLDB_INVALID_INDEX32;</td></tr>
<tr><th id="686">686</th><td>    <b>else</b> <b>if</b> (watch_mask &lt;= <var>0x02</var>)</td></tr>
<tr><th id="687">687</th><td>      size = <var>2</var>;</td></tr>
<tr><th id="688">688</th><td>    <b>else</b> <b>if</b> (watch_mask &lt;= <var>0x04</var>)</td></tr>
<tr><th id="689">689</th><td>      size = <var>4</var>;</td></tr>
<tr><th id="690">690</th><td>    <b>else</b></td></tr>
<tr><th id="691">691</th><td>      size = <var>8</var>;</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>    addr = addr &amp; (~<var>0x07</var>);</td></tr>
<tr><th id="694">694</th><td>  }</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td>  <i>// Setup control value</i></td></tr>
<tr><th id="697">697</th><td>  control_value = watch_flags &lt;&lt; <var>3</var>;</td></tr>
<tr><th id="698">698</th><td>  control_value |= ((<var>1</var> &lt;&lt; size) - <var>1</var>) &lt;&lt; <var>5</var>;</td></tr>
<tr><th id="699">699</th><td>  control_value |= (<var>2</var> &lt;&lt; <var>1</var>) | <var>1</var>;</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td>  <i>// Iterate over stored watchpoints and find a free wp_index</i></td></tr>
<tr><th id="702">702</th><td>  wp_index = LLDB_INVALID_INDEX32;</td></tr>
<tr><th id="703">703</th><td>  <b>for</b> (uint32_t i = <var>0</var>; i &lt; m_max_hwp_supported; i++) {</td></tr>
<tr><th id="704">704</th><td>    <b>if</b> ((m_hwp_regs[i].control &amp; <var>1</var>) == <var>0</var>) {</td></tr>
<tr><th id="705">705</th><td>      wp_index = i; <i>// Mark last free slot</i></td></tr>
<tr><th id="706">706</th><td>    } <b>else</b> <b>if</b> (m_hwp_regs[i].address == addr) {</td></tr>
<tr><th id="707">707</th><td>      <b>return</b> LLDB_INVALID_INDEX32; <i>// We do not support duplicate watchpoints.</i></td></tr>
<tr><th id="708">708</th><td>    }</td></tr>
<tr><th id="709">709</th><td>  }</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>  <b>if</b> (wp_index == LLDB_INVALID_INDEX32)</td></tr>
<tr><th id="712">712</th><td>    <b>return</b> LLDB_INVALID_INDEX32;</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>  <i>// Update watchpoint in local cache</i></td></tr>
<tr><th id="715">715</th><td>  m_hwp_regs[wp_index].real_addr = real_addr;</td></tr>
<tr><th id="716">716</th><td>  m_hwp_regs[wp_index].address = addr;</td></tr>
<tr><th id="717">717</th><td>  m_hwp_regs[wp_index].control = control_value;</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>  <i>// PTRACE call to set corresponding watchpoint register.</i></td></tr>
<tr><th id="720">720</th><td>  error = WriteHardwareDebugRegs(eDREGTypeWATCH);</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>  <b>if</b> (error.Fail()) {</td></tr>
<tr><th id="723">723</th><td>    m_hwp_regs[wp_index].address = <var>0</var>;</td></tr>
<tr><th id="724">724</th><td>    m_hwp_regs[wp_index].control &amp;= ~<var>1</var>;</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td>    <b>return</b> LLDB_INVALID_INDEX32;</td></tr>
<tr><th id="727">727</th><td>  }</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>  <b>return</b> wp_index;</td></tr>
<tr><th id="730">730</th><td>}</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td><em>bool</em> NativeRegisterContextLinux_arm64::ClearHardwareWatchpoint(</td></tr>
<tr><th id="733">733</th><td>    uint32_t wp_index) {</td></tr>
<tr><th id="734">734</th><td>  Log *log(ProcessPOSIXLog::GetLogIfAllCategoriesSet(POSIX_LOG_WATCHPOINTS));</td></tr>
<tr><th id="735">735</th><td>  LLDB_LOG(log, <q>"wp_index: {0}"</q>, wp_index);</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td>  <i>// Read hardware breakpoint and watchpoint information.</i></td></tr>
<tr><th id="738">738</th><td>  Status error = ReadHardwareDebugInfo();</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>  <b>if</b> (error.Fail())</td></tr>
<tr><th id="741">741</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td>  <b>if</b> (wp_index &gt;= m_max_hwp_supported)</td></tr>
<tr><th id="744">744</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>  <i>// Create a backup we can revert to in case of failure.</i></td></tr>
<tr><th id="747">747</th><td>  lldb::addr_t tempAddr = m_hwp_regs[wp_index].address;</td></tr>
<tr><th id="748">748</th><td>  uint32_t tempControl = m_hwp_regs[wp_index].control;</td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td>  <i>// Update watchpoint in local cache</i></td></tr>
<tr><th id="751">751</th><td>  m_hwp_regs[wp_index].control &amp;= ~<var>1</var>;</td></tr>
<tr><th id="752">752</th><td>  m_hwp_regs[wp_index].address = <var>0</var>;</td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td>  <i>// Ptrace call to update hardware debug registers</i></td></tr>
<tr><th id="755">755</th><td>  error = WriteHardwareDebugRegs(eDREGTypeWATCH);</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>  <b>if</b> (error.Fail()) {</td></tr>
<tr><th id="758">758</th><td>    m_hwp_regs[wp_index].control = tempControl;</td></tr>
<tr><th id="759">759</th><td>    m_hwp_regs[wp_index].address = tempAddr;</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="762">762</th><td>  }</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="765">765</th><td>}</td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td>Status NativeRegisterContextLinux_arm64::ClearAllHardwareWatchpoints() {</td></tr>
<tr><th id="768">768</th><td>  <i>// Read hardware breakpoint and watchpoint information.</i></td></tr>
<tr><th id="769">769</th><td>  Status error = ReadHardwareDebugInfo();</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>  <b>if</b> (error.Fail())</td></tr>
<tr><th id="772">772</th><td>    <b>return</b> error;</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td>  lldb::addr_t tempAddr = <var>0</var>;</td></tr>
<tr><th id="775">775</th><td>  uint32_t tempControl = <var>0</var>;</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>  <b>for</b> (uint32_t i = <var>0</var>; i &lt; m_max_hwp_supported; i++) {</td></tr>
<tr><th id="778">778</th><td>    <b>if</b> (m_hwp_regs[i].control &amp; <var>0x01</var>) {</td></tr>
<tr><th id="779">779</th><td>      <i>// Create a backup we can revert to in case of failure.</i></td></tr>
<tr><th id="780">780</th><td>      tempAddr = m_hwp_regs[i].address;</td></tr>
<tr><th id="781">781</th><td>      tempControl = m_hwp_regs[i].control;</td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td>      <i>// Clear watchpoints in local cache</i></td></tr>
<tr><th id="784">784</th><td>      m_hwp_regs[i].control &amp;= ~<var>1</var>;</td></tr>
<tr><th id="785">785</th><td>      m_hwp_regs[i].address = <var>0</var>;</td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td>      <i>// Ptrace call to update hardware debug registers</i></td></tr>
<tr><th id="788">788</th><td>      error = WriteHardwareDebugRegs(eDREGTypeWATCH);</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>      <b>if</b> (error.Fail()) {</td></tr>
<tr><th id="791">791</th><td>        m_hwp_regs[i].control = tempControl;</td></tr>
<tr><th id="792">792</th><td>        m_hwp_regs[i].address = tempAddr;</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>        <b>return</b> error;</td></tr>
<tr><th id="795">795</th><td>      }</td></tr>
<tr><th id="796">796</th><td>    }</td></tr>
<tr><th id="797">797</th><td>  }</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td>  <b>return</b> Status();</td></tr>
<tr><th id="800">800</th><td>}</td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td>uint32_t</td></tr>
<tr><th id="803">803</th><td>NativeRegisterContextLinux_arm64::GetWatchpointSize(uint32_t wp_index) {</td></tr>
<tr><th id="804">804</th><td>  Log *log(ProcessPOSIXLog::GetLogIfAllCategoriesSet(POSIX_LOG_WATCHPOINTS));</td></tr>
<tr><th id="805">805</th><td>  LLDB_LOG(log, <q>"wp_index: {0}"</q>, wp_index);</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td>  <b>switch</b> ((m_hwp_regs[wp_index].control &gt;&gt; <var>5</var>) &amp; <var>0xff</var>) {</td></tr>
<tr><th id="808">808</th><td>  <b>case</b> <var>0x01</var>:</td></tr>
<tr><th id="809">809</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="810">810</th><td>  <b>case</b> <var>0x03</var>:</td></tr>
<tr><th id="811">811</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="812">812</th><td>  <b>case</b> <var>0x0f</var>:</td></tr>
<tr><th id="813">813</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="814">814</th><td>  <b>case</b> <var>0xff</var>:</td></tr>
<tr><th id="815">815</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="816">816</th><td>  <b>default</b>:</td></tr>
<tr><th id="817">817</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="818">818</th><td>  }</td></tr>
<tr><th id="819">819</th><td>}</td></tr>
<tr><th id="820">820</th><td><em>bool</em> NativeRegisterContextLinux_arm64::WatchpointIsEnabled(uint32_t wp_index) {</td></tr>
<tr><th id="821">821</th><td>  Log *log(ProcessPOSIXLog::GetLogIfAllCategoriesSet(POSIX_LOG_WATCHPOINTS));</td></tr>
<tr><th id="822">822</th><td>  LLDB_LOG(log, <q>"wp_index: {0}"</q>, wp_index);</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td>  <b>if</b> ((m_hwp_regs[wp_index].control &amp; <var>0x1</var>) == <var>0x1</var>)</td></tr>
<tr><th id="825">825</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="826">826</th><td>  <b>else</b></td></tr>
<tr><th id="827">827</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="828">828</th><td>}</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td>Status NativeRegisterContextLinux_arm64::GetWatchpointHitIndex(</td></tr>
<tr><th id="831">831</th><td>    uint32_t &amp;wp_index, lldb::addr_t trap_addr) {</td></tr>
<tr><th id="832">832</th><td>  Log *log(ProcessPOSIXLog::GetLogIfAllCategoriesSet(POSIX_LOG_WATCHPOINTS));</td></tr>
<tr><th id="833">833</th><td>  LLDB_LOG(log, <q>"wp_index: {0}, trap_addr: {1:x}"</q>, wp_index, trap_addr);</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td>  uint32_t watch_size;</td></tr>
<tr><th id="836">836</th><td>  lldb::addr_t watch_addr;</td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td>  <b>for</b> (wp_index = <var>0</var>; wp_index &lt; m_max_hwp_supported; ++wp_index) {</td></tr>
<tr><th id="839">839</th><td>    watch_size = GetWatchpointSize(wp_index);</td></tr>
<tr><th id="840">840</th><td>    watch_addr = m_hwp_regs[wp_index].address;</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>    <b>if</b> (WatchpointIsEnabled(wp_index) &amp;&amp; trap_addr &gt;= watch_addr &amp;&amp;</td></tr>
<tr><th id="843">843</th><td>        trap_addr &lt; watch_addr + watch_size) {</td></tr>
<tr><th id="844">844</th><td>      m_hwp_regs[wp_index].hit_addr = trap_addr;</td></tr>
<tr><th id="845">845</th><td>      <b>return</b> Status();</td></tr>
<tr><th id="846">846</th><td>    }</td></tr>
<tr><th id="847">847</th><td>  }</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>  wp_index = LLDB_INVALID_INDEX32;</td></tr>
<tr><th id="850">850</th><td>  <b>return</b> Status();</td></tr>
<tr><th id="851">851</th><td>}</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>lldb::addr_t</td></tr>
<tr><th id="854">854</th><td>NativeRegisterContextLinux_arm64::GetWatchpointAddress(uint32_t wp_index) {</td></tr>
<tr><th id="855">855</th><td>  Log *log(ProcessPOSIXLog::GetLogIfAllCategoriesSet(POSIX_LOG_WATCHPOINTS));</td></tr>
<tr><th id="856">856</th><td>  LLDB_LOG(log, <q>"wp_index: {0}"</q>, wp_index);</td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td>  <b>if</b> (wp_index &gt;= m_max_hwp_supported)</td></tr>
<tr><th id="859">859</th><td>    <b>return</b> LLDB_INVALID_ADDRESS;</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td>  <b>if</b> (WatchpointIsEnabled(wp_index))</td></tr>
<tr><th id="862">862</th><td>    <b>return</b> m_hwp_regs[wp_index].real_addr;</td></tr>
<tr><th id="863">863</th><td>  <b>else</b></td></tr>
<tr><th id="864">864</th><td>    <b>return</b> LLDB_INVALID_ADDRESS;</td></tr>
<tr><th id="865">865</th><td>}</td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td>lldb::addr_t</td></tr>
<tr><th id="868">868</th><td>NativeRegisterContextLinux_arm64::GetWatchpointHitAddress(uint32_t wp_index) {</td></tr>
<tr><th id="869">869</th><td>  Log *log(ProcessPOSIXLog::GetLogIfAllCategoriesSet(POSIX_LOG_WATCHPOINTS));</td></tr>
<tr><th id="870">870</th><td>  LLDB_LOG(log, <q>"wp_index: {0}"</q>, wp_index);</td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td>  <b>if</b> (wp_index &gt;= m_max_hwp_supported)</td></tr>
<tr><th id="873">873</th><td>    <b>return</b> LLDB_INVALID_ADDRESS;</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td>  <b>if</b> (WatchpointIsEnabled(wp_index))</td></tr>
<tr><th id="876">876</th><td>    <b>return</b> m_hwp_regs[wp_index].hit_addr;</td></tr>
<tr><th id="877">877</th><td>  <b>else</b></td></tr>
<tr><th id="878">878</th><td>    <b>return</b> LLDB_INVALID_ADDRESS;</td></tr>
<tr><th id="879">879</th><td>}</td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td>Status NativeRegisterContextLinux_arm64::ReadHardwareDebugInfo() {</td></tr>
<tr><th id="882">882</th><td>  <b>if</b> (!m_refresh_hwdebug_info) {</td></tr>
<tr><th id="883">883</th><td>    <b>return</b> Status();</td></tr>
<tr><th id="884">884</th><td>  }</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>  ::pid_t tid = m_thread.GetID();</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td>  <em>int</em> regset = NT_ARM_HW_WATCH;</td></tr>
<tr><th id="889">889</th><td>  <b>struct</b> iovec ioVec;</td></tr>
<tr><th id="890">890</th><td>  <b>struct</b> user_hwdebug_state dreg_state;</td></tr>
<tr><th id="891">891</th><td>  Status error;</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td>  ioVec.iov_base = &amp;dreg_state;</td></tr>
<tr><th id="894">894</th><td>  ioVec.iov_len = <b>sizeof</b>(dreg_state);</td></tr>
<tr><th id="895">895</th><td>  error = NativeProcessLinux::PtraceWrapper(PTRACE_GETREGSET, tid, &amp;regset,</td></tr>
<tr><th id="896">896</th><td>                                            &amp;ioVec, ioVec.iov_len);</td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td>  <b>if</b> (error.Fail())</td></tr>
<tr><th id="899">899</th><td>    <b>return</b> error;</td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td>  m_max_hwp_supported = dreg_state.dbg_info &amp; <var>0xff</var>;</td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td>  regset = NT_ARM_HW_BREAK;</td></tr>
<tr><th id="904">904</th><td>  error = NativeProcessLinux::PtraceWrapper(PTRACE_GETREGSET, tid, &amp;regset,</td></tr>
<tr><th id="905">905</th><td>                                            &amp;ioVec, ioVec.iov_len);</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>  <b>if</b> (error.Fail())</td></tr>
<tr><th id="908">908</th><td>    <b>return</b> error;</td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td>  m_max_hbp_supported = dreg_state.dbg_info &amp; <var>0xff</var>;</td></tr>
<tr><th id="911">911</th><td>  m_refresh_hwdebug_info = <b>false</b>;</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>  <b>return</b> error;</td></tr>
<tr><th id="914">914</th><td>}</td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td>Status NativeRegisterContextLinux_arm64::WriteHardwareDebugRegs(<em>int</em> hwbType) {</td></tr>
<tr><th id="917">917</th><td>  <b>struct</b> iovec ioVec;</td></tr>
<tr><th id="918">918</th><td>  <b>struct</b> user_hwdebug_state dreg_state;</td></tr>
<tr><th id="919">919</th><td>  Status error;</td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td>  memset(&amp;dreg_state, <var>0</var>, <b>sizeof</b>(dreg_state));</td></tr>
<tr><th id="922">922</th><td>  ioVec.iov_base = &amp;dreg_state;</td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td>  <b>if</b> (hwbType == eDREGTypeWATCH) {</td></tr>
<tr><th id="925">925</th><td>    hwbType = NT_ARM_HW_WATCH;</td></tr>
<tr><th id="926">926</th><td>    ioVec.iov_len = <b>sizeof</b>(dreg_state.dbg_info) + <b>sizeof</b>(dreg_state.pad) +</td></tr>
<tr><th id="927">927</th><td>                    (<b>sizeof</b>(dreg_state.dbg_regs[<var>0</var>]) * m_max_hwp_supported);</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td>    <b>for</b> (uint32_t i = <var>0</var>; i &lt; m_max_hwp_supported; i++) {</td></tr>
<tr><th id="930">930</th><td>      dreg_state.dbg_regs[i].addr = m_hwp_regs[i].address;</td></tr>
<tr><th id="931">931</th><td>      dreg_state.dbg_regs[i].ctrl = m_hwp_regs[i].control;</td></tr>
<tr><th id="932">932</th><td>    }</td></tr>
<tr><th id="933">933</th><td>  } <b>else</b> {</td></tr>
<tr><th id="934">934</th><td>    hwbType = NT_ARM_HW_BREAK;</td></tr>
<tr><th id="935">935</th><td>    ioVec.iov_len = <b>sizeof</b>(dreg_state.dbg_info) + <b>sizeof</b>(dreg_state.pad) +</td></tr>
<tr><th id="936">936</th><td>                    (<b>sizeof</b>(dreg_state.dbg_regs[<var>0</var>]) * m_max_hbp_supported);</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td>    <b>for</b> (uint32_t i = <var>0</var>; i &lt; m_max_hbp_supported; i++) {</td></tr>
<tr><th id="939">939</th><td>      dreg_state.dbg_regs[i].addr = m_hbr_regs[i].address;</td></tr>
<tr><th id="940">940</th><td>      dreg_state.dbg_regs[i].ctrl = m_hbr_regs[i].control;</td></tr>
<tr><th id="941">941</th><td>    }</td></tr>
<tr><th id="942">942</th><td>  }</td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td>  <b>return</b> NativeProcessLinux::PtraceWrapper(PTRACE_SETREGSET, m_thread.GetID(),</td></tr>
<tr><th id="945">945</th><td>                                           &amp;hwbType, &amp;ioVec, ioVec.iov_len);</td></tr>
<tr><th id="946">946</th><td>}</td></tr>
<tr><th id="947">947</th><td></td></tr>
<tr><th id="948">948</th><td>Status NativeRegisterContextLinux_arm64::ReadGPR() {</td></tr>
<tr><th id="949">949</th><td>  Status error;</td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td>  <b>if</b> (m_gpr_is_valid)</td></tr>
<tr><th id="952">952</th><td>    <b>return</b> error;</td></tr>
<tr><th id="953">953</th><td></td></tr>
<tr><th id="954">954</th><td>  <b>struct</b> iovec ioVec;</td></tr>
<tr><th id="955">955</th><td>  ioVec.iov_base = GetGPRBuffer();</td></tr>
<tr><th id="956">956</th><td>  ioVec.iov_len = GetGPRBufferSize();</td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td>  error = ReadRegisterSet(&amp;ioVec, GetGPRBufferSize(), NT_PRSTATUS);</td></tr>
<tr><th id="959">959</th><td></td></tr>
<tr><th id="960">960</th><td>  <b>if</b> (error.Success())</td></tr>
<tr><th id="961">961</th><td>    m_gpr_is_valid = <b>true</b>;</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td>  <b>return</b> error;</td></tr>
<tr><th id="964">964</th><td>}</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td>Status NativeRegisterContextLinux_arm64::WriteGPR() {</td></tr>
<tr><th id="967">967</th><td>  Status error = ReadGPR();</td></tr>
<tr><th id="968">968</th><td>  <b>if</b> (error.Fail())</td></tr>
<tr><th id="969">969</th><td>    <b>return</b> error;</td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td>  <b>struct</b> iovec ioVec;</td></tr>
<tr><th id="972">972</th><td>  ioVec.iov_base = GetGPRBuffer();</td></tr>
<tr><th id="973">973</th><td>  ioVec.iov_len = GetGPRBufferSize();</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td>  m_gpr_is_valid = <b>false</b>;</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td>  <b>return</b> WriteRegisterSet(&amp;ioVec, GetGPRBufferSize(), NT_PRSTATUS);</td></tr>
<tr><th id="978">978</th><td>}</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>Status NativeRegisterContextLinux_arm64::ReadFPR() {</td></tr>
<tr><th id="981">981</th><td>  Status error;</td></tr>
<tr><th id="982">982</th><td></td></tr>
<tr><th id="983">983</th><td>  <b>if</b> (m_fpu_is_valid)</td></tr>
<tr><th id="984">984</th><td>    <b>return</b> error;</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td>  <b>struct</b> iovec ioVec;</td></tr>
<tr><th id="987">987</th><td>  ioVec.iov_base = GetFPRBuffer();</td></tr>
<tr><th id="988">988</th><td>  ioVec.iov_len = GetFPRSize();</td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td>  error = ReadRegisterSet(&amp;ioVec, GetFPRSize(), NT_FPREGSET);</td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td>  <b>if</b> (error.Success())</td></tr>
<tr><th id="993">993</th><td>    m_fpu_is_valid = <b>true</b>;</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td>  <b>return</b> error;</td></tr>
<tr><th id="996">996</th><td>}</td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td>Status NativeRegisterContextLinux_arm64::WriteFPR() {</td></tr>
<tr><th id="999">999</th><td>  Status error = ReadFPR();</td></tr>
<tr><th id="1000">1000</th><td>  <b>if</b> (error.Fail())</td></tr>
<tr><th id="1001">1001</th><td>    <b>return</b> error;</td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td>  <b>struct</b> iovec ioVec;</td></tr>
<tr><th id="1004">1004</th><td>  ioVec.iov_base = GetFPRBuffer();</td></tr>
<tr><th id="1005">1005</th><td>  ioVec.iov_len = GetFPRSize();</td></tr>
<tr><th id="1006">1006</th><td></td></tr>
<tr><th id="1007">1007</th><td>  m_fpu_is_valid = <b>false</b>;</td></tr>
<tr><th id="1008">1008</th><td></td></tr>
<tr><th id="1009">1009</th><td>  <b>return</b> WriteRegisterSet(&amp;ioVec, GetFPRSize(), NT_FPREGSET);</td></tr>
<tr><th id="1010">1010</th><td>}</td></tr>
<tr><th id="1011">1011</th><td></td></tr>
<tr><th id="1012">1012</th><td><em>void</em> NativeRegisterContextLinux_arm64::InvalidateAllRegisters() {</td></tr>
<tr><th id="1013">1013</th><td>  m_gpr_is_valid = <b>false</b>;</td></tr>
<tr><th id="1014">1014</th><td>  m_fpu_is_valid = <b>false</b>;</td></tr>
<tr><th id="1015">1015</th><td>  m_sve_buffer_is_valid = <b>false</b>;</td></tr>
<tr><th id="1016">1016</th><td>  m_sve_header_is_valid = <b>false</b>;</td></tr>
<tr><th id="1017">1017</th><td></td></tr>
<tr><th id="1018">1018</th><td>  <i>// Update SVE registers in case there is change in configuration.</i></td></tr>
<tr><th id="1019">1019</th><td>  ConfigureRegisterContext();</td></tr>
<tr><th id="1020">1020</th><td>}</td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td>Status NativeRegisterContextLinux_arm64::ReadSVEHeader() {</td></tr>
<tr><th id="1023">1023</th><td>  Status error;</td></tr>
<tr><th id="1024">1024</th><td></td></tr>
<tr><th id="1025">1025</th><td>  <b>if</b> (m_sve_header_is_valid)</td></tr>
<tr><th id="1026">1026</th><td>    <b>return</b> error;</td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td>  <b>struct</b> iovec ioVec;</td></tr>
<tr><th id="1029">1029</th><td>  ioVec.iov_base = GetSVEHeader();</td></tr>
<tr><th id="1030">1030</th><td>  ioVec.iov_len = GetSVEHeaderSize();</td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td>  error = ReadRegisterSet(&amp;ioVec, GetSVEHeaderSize(), NT_ARM_SVE);</td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td>  m_sve_header_is_valid = <b>true</b>;</td></tr>
<tr><th id="1035">1035</th><td></td></tr>
<tr><th id="1036">1036</th><td>  <b>return</b> error;</td></tr>
<tr><th id="1037">1037</th><td>}</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td>Status NativeRegisterContextLinux_arm64::WriteSVEHeader() {</td></tr>
<tr><th id="1040">1040</th><td>  Status error;</td></tr>
<tr><th id="1041">1041</th><td></td></tr>
<tr><th id="1042">1042</th><td>  error = ReadSVEHeader();</td></tr>
<tr><th id="1043">1043</th><td>  <b>if</b> (error.Fail())</td></tr>
<tr><th id="1044">1044</th><td>    <b>return</b> error;</td></tr>
<tr><th id="1045">1045</th><td></td></tr>
<tr><th id="1046">1046</th><td>  <b>struct</b> iovec ioVec;</td></tr>
<tr><th id="1047">1047</th><td>  ioVec.iov_base = GetSVEHeader();</td></tr>
<tr><th id="1048">1048</th><td>  ioVec.iov_len = GetSVEHeaderSize();</td></tr>
<tr><th id="1049">1049</th><td></td></tr>
<tr><th id="1050">1050</th><td>  m_sve_buffer_is_valid = <b>false</b>;</td></tr>
<tr><th id="1051">1051</th><td>  m_sve_header_is_valid = <b>false</b>;</td></tr>
<tr><th id="1052">1052</th><td>  m_fpu_is_valid = <b>false</b>;</td></tr>
<tr><th id="1053">1053</th><td></td></tr>
<tr><th id="1054">1054</th><td>  <b>return</b> WriteRegisterSet(&amp;ioVec, GetSVEHeaderSize(), NT_ARM_SVE);</td></tr>
<tr><th id="1055">1055</th><td>}</td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td>Status NativeRegisterContextLinux_arm64::ReadAllSVE() {</td></tr>
<tr><th id="1058">1058</th><td>  Status error;</td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td>  <b>if</b> (m_sve_buffer_is_valid)</td></tr>
<tr><th id="1061">1061</th><td>    <b>return</b> error;</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td>  <b>struct</b> iovec ioVec;</td></tr>
<tr><th id="1064">1064</th><td>  ioVec.iov_base = GetSVEBuffer();</td></tr>
<tr><th id="1065">1065</th><td>  ioVec.iov_len = GetSVEBufferSize();</td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td>  error = ReadRegisterSet(&amp;ioVec, GetSVEBufferSize(), NT_ARM_SVE);</td></tr>
<tr><th id="1068">1068</th><td></td></tr>
<tr><th id="1069">1069</th><td>  <b>if</b> (error.Success())</td></tr>
<tr><th id="1070">1070</th><td>    m_sve_buffer_is_valid = <b>true</b>;</td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td>  <b>return</b> error;</td></tr>
<tr><th id="1073">1073</th><td>}</td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td>Status NativeRegisterContextLinux_arm64::WriteAllSVE() {</td></tr>
<tr><th id="1076">1076</th><td>  Status error;</td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td>  error = ReadAllSVE();</td></tr>
<tr><th id="1079">1079</th><td>  <b>if</b> (error.Fail())</td></tr>
<tr><th id="1080">1080</th><td>    <b>return</b> error;</td></tr>
<tr><th id="1081">1081</th><td></td></tr>
<tr><th id="1082">1082</th><td>  <b>struct</b> iovec ioVec;</td></tr>
<tr><th id="1083">1083</th><td></td></tr>
<tr><th id="1084">1084</th><td>  ioVec.iov_base = GetSVEBuffer();</td></tr>
<tr><th id="1085">1085</th><td>  ioVec.iov_len = GetSVEBufferSize();</td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td>  m_sve_buffer_is_valid = <b>false</b>;</td></tr>
<tr><th id="1088">1088</th><td>  m_sve_header_is_valid = <b>false</b>;</td></tr>
<tr><th id="1089">1089</th><td>  m_fpu_is_valid = <b>false</b>;</td></tr>
<tr><th id="1090">1090</th><td></td></tr>
<tr><th id="1091">1091</th><td>  <b>return</b> WriteRegisterSet(&amp;ioVec, GetSVEBufferSize(), NT_ARM_SVE);</td></tr>
<tr><th id="1092">1092</th><td>}</td></tr>
<tr><th id="1093">1093</th><td></td></tr>
<tr><th id="1094">1094</th><td><em>void</em> NativeRegisterContextLinux_arm64::ConfigureRegisterContext() {</td></tr>
<tr><th id="1095">1095</th><td>  <i>// Read SVE configuration data and configure register infos.</i></td></tr>
<tr><th id="1096">1096</th><td>  <b>if</b> (!m_sve_header_is_valid &amp;&amp; m_sve_state != SVEState::Disabled) {</td></tr>
<tr><th id="1097">1097</th><td>    Status error = ReadSVEHeader();</td></tr>
<tr><th id="1098">1098</th><td>    <b>if</b> (!error.Success() &amp;&amp; m_sve_state == SVEState::Unknown) {</td></tr>
<tr><th id="1099">1099</th><td>      m_sve_state = SVEState::Disabled;</td></tr>
<tr><th id="1100">1100</th><td>      GetRegisterInfo().ConfigureVectorRegisterInfos(</td></tr>
<tr><th id="1101">1101</th><td>          RegisterInfoPOSIX_arm64::eVectorQuadwordAArch64);</td></tr>
<tr><th id="1102">1102</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1103">1103</th><td>      <b>if</b> ((m_sve_header.flags &amp; SVE_PT_REGS_MASK) == SVE_PT_REGS_FPSIMD)</td></tr>
<tr><th id="1104">1104</th><td>        m_sve_state = SVEState::FPSIMD;</td></tr>
<tr><th id="1105">1105</th><td>      <b>else</b> <b>if</b> ((m_sve_header.flags &amp; SVE_PT_REGS_MASK) == SVE_PT_REGS_SVE)</td></tr>
<tr><th id="1106">1106</th><td>        m_sve_state = SVEState::Full;</td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td>      uint32_t vq = RegisterInfoPOSIX_arm64::eVectorQuadwordAArch64SVE;</td></tr>
<tr><th id="1109">1109</th><td>      <b>if</b> (sve_vl_valid(m_sve_header.vl))</td></tr>
<tr><th id="1110">1110</th><td>        vq = sve_vq_from_vl(m_sve_header.vl);</td></tr>
<tr><th id="1111">1111</th><td>      GetRegisterInfo().ConfigureVectorRegisterInfos(vq);</td></tr>
<tr><th id="1112">1112</th><td>      m_sve_ptrace_payload.resize(SVE_PT_SIZE(vq, SVE_PT_REGS_SVE));</td></tr>
<tr><th id="1113">1113</th><td>    }</td></tr>
<tr><th id="1114">1114</th><td>  }</td></tr>
<tr><th id="1115">1115</th><td>}</td></tr>
<tr><th id="1116">1116</th><td></td></tr>
<tr><th id="1117">1117</th><td>uint32_t NativeRegisterContextLinux_arm64::CalculateFprOffset(</td></tr>
<tr><th id="1118">1118</th><td>    <em>const</em> RegisterInfo *reg_info) <em>const</em> {</td></tr>
<tr><th id="1119">1119</th><td>  <b>return</b> reg_info-&gt;byte_offset - GetGPRSize();</td></tr>
<tr><th id="1120">1120</th><td>}</td></tr>
<tr><th id="1121">1121</th><td></td></tr>
<tr><th id="1122">1122</th><td>uint32_t NativeRegisterContextLinux_arm64::CalculateSVEOffset(</td></tr>
<tr><th id="1123">1123</th><td>    <em>const</em> RegisterInfo *reg_info) <em>const</em> {</td></tr>
<tr><th id="1124">1124</th><td>  <i>// Start of Z0 data is after GPRs plus 8 bytes of vg register</i></td></tr>
<tr><th id="1125">1125</th><td>  uint32_t sve_reg_offset = LLDB_INVALID_INDEX32;</td></tr>
<tr><th id="1126">1126</th><td>  <b>if</b> (m_sve_state == SVEState::FPSIMD) {</td></tr>
<tr><th id="1127">1127</th><td>    <em>const</em> uint32_t reg = reg_info-&gt;kinds[lldb::eRegisterKindLLDB];</td></tr>
<tr><th id="1128">1128</th><td>    sve_reg_offset =</td></tr>
<tr><th id="1129">1129</th><td>        SVE_PT_FPSIMD_OFFSET + (reg - GetRegisterInfo().GetRegNumSVEZ0()) * <var>16</var>;</td></tr>
<tr><th id="1130">1130</th><td>  } <b>else</b> <b>if</b> (m_sve_state == SVEState::Full) {</td></tr>
<tr><th id="1131">1131</th><td>    uint32_t sve_z0_offset = GetGPRSize() + <var>16</var>;</td></tr>
<tr><th id="1132">1132</th><td>    sve_reg_offset =</td></tr>
<tr><th id="1133">1133</th><td>        SVE_SIG_REGS_OFFSET + reg_info-&gt;byte_offset - sve_z0_offset;</td></tr>
<tr><th id="1134">1134</th><td>  }</td></tr>
<tr><th id="1135">1135</th><td>  <b>return</b> sve_reg_offset;</td></tr>
<tr><th id="1136">1136</th><td>}</td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td><em>void</em> *NativeRegisterContextLinux_arm64::GetSVEBuffer() {</td></tr>
<tr><th id="1139">1139</th><td>  <b>if</b> (m_sve_state == SVEState::FPSIMD)</td></tr>
<tr><th id="1140">1140</th><td>    <b>return</b> m_sve_ptrace_payload.data() + SVE_PT_FPSIMD_OFFSET;</td></tr>
<tr><th id="1141">1141</th><td></td></tr>
<tr><th id="1142">1142</th><td>  <b>return</b> m_sve_ptrace_payload.data();</td></tr>
<tr><th id="1143">1143</th><td>}</td></tr>
<tr><th id="1144">1144</th><td></td></tr>
<tr><th id="1145">1145</th><td>std::vector&lt;uint32_t&gt; NativeRegisterContextLinux_arm64::GetExpeditedRegisters(</td></tr>
<tr><th id="1146">1146</th><td>    ExpeditedRegs expType) <em>const</em> {</td></tr>
<tr><th id="1147">1147</th><td>  std::vector&lt;uint32_t&gt; expedited_reg_nums =</td></tr>
<tr><th id="1148">1148</th><td>      NativeRegisterContext::GetExpeditedRegisters(expType);</td></tr>
<tr><th id="1149">1149</th><td>  <b>if</b> (m_sve_state == SVEState::FPSIMD || m_sve_state == SVEState::Full)</td></tr>
<tr><th id="1150">1150</th><td>    expedited_reg_nums.push_back(GetRegisterInfo().GetRegNumSVEVG());</td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td>  <b>return</b> expedited_reg_nums;</td></tr>
<tr><th id="1153">1153</th><td>}</td></tr>
<tr><th id="1154">1154</th><td></td></tr>
<tr><th id="1155">1155</th><td><u>#<span data-ppcond="9">endif</span> // defined (__arm64__) || defined (__aarch64__)</u></td></tr>
<tr><th id="1156">1156</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>