

================================================================
== Vivado HLS Report for 'img_conv_5x5'
================================================================
* Date:           Sat Mar  9 10:48:30 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AsignmentProj2
* Solution:       solution1
* Product family: azynq
* Target device:  xa7z030fbv484-1i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    11.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1921|  1921|  1921|  1921|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1920|  1920|        32|          -|          -|    60|    no    |
        | + Loop 1.1  |    30|    30|         6|          -|          -|     5|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      3|       -|      -|
|Expression       |        -|      0|       0|    371|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    143|
|Register         |        -|      -|     178|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     178|    514|
+-----------------+---------+-------+--------+-------+
|Available        |      530|    400|  157200|  78600|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |convolve_mac_mulabkb_U1  |convolve_mac_mulabkb  | i0 + i1 * i2 |
    |convolve_mac_mulabkb_U3  |convolve_mac_mulabkb  | i0 + i1 * i2 |
    |convolve_mac_mulacud_U2  |convolve_mac_mulacud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |sum00_fu_478_p2      |     *    |      0|  0|  41|           8|           8|
    |sum33_fu_502_p2      |     *    |      0|  0|  41|           8|           8|
    |i_1_fu_263_p2        |     +    |      0|  0|  12|           3|           1|
    |p_rec_fu_243_p2      |     +    |      0|  0|  15|           6|           1|
    |sum1_fu_283_p2       |     +    |      0|  0|  18|          11|          11|
    |sum3_fu_357_p2       |     +    |      0|  0|  18|          11|          11|
    |sum5_fu_380_p2       |     +    |      0|  0|  18|          11|          11|
    |sum7_fu_418_p2       |     +    |      0|  0|  18|          11|          11|
    |sum9_fu_440_p2       |     +    |      0|  0|  18|          11|          11|
    |sum_1_fu_544_p2      |     +    |      0|  0|  28|          21|          21|
    |tmp_11_fu_460_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_13_fu_534_p2     |     +    |      0|  0|  26|          19|          19|
    |tmp_1_fu_450_p2      |     +    |      0|  0|  15|           5|           4|
    |tmp_7_fu_391_p2      |     +    |      0|  0|  13|           4|           3|
    |tmp_9_fu_401_p2      |     +    |      0|  0|  13|           4|           4|
    |exitcond2_fu_237_p2  |   icmp   |      0|  0|  11|           6|           4|
    |exitcond_fu_257_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_fu_319_p2       |   icmp   |      0|  0|  13|          13|           1|
    |outptr_d0            |  select  |      0|  0|   8|           1|           2|
    |p_s_fu_301_p3        |  select  |      0|  0|  21|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 371|         162|         140|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |IN4_0_rec_reg_184  |   9|          2|    6|         12|
    |ap_NS_fsm          |  44|          9|    1|          9|
    |i_reg_208          |   9|          2|    3|          6|
    |inptr_address0     |  21|          4|   11|         44|
    |inptr_address1     |  15|          3|   11|         33|
    |mask_address0      |  21|          4|    5|         20|
    |mask_address1      |  15|          3|    5|         15|
    |sum_reg_196        |   9|          2|   21|         42|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 143|         29|   63|        181|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |IN4_0_rec_cast1_reg_581  |   6|   0|   11|          5|
    |IN4_0_rec_reg_184        |   6|   0|    6|          0|
    |ap_CS_fsm                |   8|   0|    8|          0|
    |i_1_reg_614              |   3|   0|    3|          0|
    |i_cast1_reg_599          |   3|   0|    5|          2|
    |i_cast_reg_605           |   3|   0|    4|          1|
    |i_reg_208                |   3|   0|    3|          0|
    |inptr_load_1_reg_660     |   8|   0|    8|          0|
    |inptr_load_2_reg_665     |   8|   0|    8|          0|
    |mask_load_1_reg_680      |   8|   0|    8|          0|
    |mask_load_2_reg_685      |   8|   0|    8|          0|
    |outptr_addr_reg_586      |   6|   0|    6|          0|
    |p_rec_reg_594            |   6|   0|    6|          0|
    |reg_220                  |   8|   0|    8|          0|
    |reg_224                  |   8|   0|    8|          0|
    |sum33_reg_700            |  16|   0|   16|          0|
    |sum_reg_196              |  21|   0|   21|          0|
    |tmp4_reg_629             |  11|   0|   11|          0|
    |tmp5_reg_710             |  18|   0|   18|          0|
    |tmp9_reg_705             |  17|   0|   17|          0|
    |tmp_reg_635              |   3|   0|    7|          4|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 178|   0|  190|         12|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | img_conv_5x5 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | img_conv_5x5 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | img_conv_5x5 | return value |
|ap_done          | out |    1| ap_ctrl_hs | img_conv_5x5 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | img_conv_5x5 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | img_conv_5x5 | return value |
|inptr_address0   | out |   11|  ap_memory |     inptr    |     array    |
|inptr_ce0        | out |    1|  ap_memory |     inptr    |     array    |
|inptr_q0         |  in |    8|  ap_memory |     inptr    |     array    |
|inptr_address1   | out |   11|  ap_memory |     inptr    |     array    |
|inptr_ce1        | out |    1|  ap_memory |     inptr    |     array    |
|inptr_q1         |  in |    8|  ap_memory |     inptr    |     array    |
|outptr_address0  | out |    6|  ap_memory |    outptr    |     array    |
|outptr_ce0       | out |    1|  ap_memory |    outptr    |     array    |
|outptr_we0       | out |    1|  ap_memory |    outptr    |     array    |
|outptr_d0        | out |    8|  ap_memory |    outptr    |     array    |
|mask_address0    | out |    5|  ap_memory |     mask     |     array    |
|mask_ce0         | out |    1|  ap_memory |     mask     |     array    |
|mask_q0          |  in |    8|  ap_memory |     mask     |     array    |
|mask_address1    | out |    5|  ap_memory |     mask     |     array    |
|mask_ce1         | out |    1|  ap_memory |     mask     |     array    |
|mask_q1          |  in |    8|  ap_memory |     mask     |     array    |
|y                |  in |    5|   ap_none  |       y      |    scalar    |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %y)" [img_conv_5x5.c:20]   --->   Operation 9 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [img_conv_5x5.c:49]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%IN4_0_rec = phi i6 [ 0, %0 ], [ %p_rec, %3 ]" [img_conv_5x5.c:80]   --->   Operation 11 'phi' 'IN4_0_rec' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%IN4_0_rec_cast1 = zext i6 %IN4_0_rec to i11" [img_conv_5x5.c:80]   --->   Operation 12 'zext' 'IN4_0_rec_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%IN4_0_rec_cast = zext i6 %IN4_0_rec to i64" [img_conv_5x5.c:80]   --->   Operation 13 'zext' 'IN4_0_rec_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%outptr_addr = getelementptr [60 x i8]* %outptr, i64 0, i64 %IN4_0_rec_cast" [img_conv_5x5.c:80]   --->   Operation 14 'getelementptr' 'outptr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.42ns)   --->   "%exitcond2 = icmp eq i6 %IN4_0_rec, -4" [img_conv_5x5.c:49]   --->   Operation 16 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.82ns)   --->   "%p_rec = add i6 %IN4_0_rec, 1" [img_conv_5x5.c:80]   --->   Operation 17 'add' 'p_rec' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %4, label %.preheader.preheader" [img_conv_5x5.c:49]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %.preheader" [img_conv_5x5.c:53]   --->   Operation 19 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [img_conv_5x5.c:91]   --->   Operation 20 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.16>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%sum = phi i21 [ %sum_1, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 21 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%i = phi i3 [ %i_1, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 22 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_cast1 = zext i3 %i to i5" [img_conv_5x5.c:53]   --->   Operation 23 'zext' 'i_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i to i4" [img_conv_5x5.c:53]   --->   Operation 24 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %i, -3" [img_conv_5x5.c:53]   --->   Operation 25 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 26 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.65ns)   --->   "%i_1 = add i3 %i, 1" [img_conv_5x5.c:53]   --->   Operation 27 'add' 'i_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [img_conv_5x5.c:53]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_6 = zext i3 %i to i64" [img_conv_5x5.c:56]   --->   Operation 29 'zext' 'tmp_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp3 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i3.i3(i5 %y_read, i3 0, i3 %i)" [img_conv_5x5.c:56]   --->   Operation 30 'bitconcatenate' 'tmp3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.97ns)   --->   "%sum1 = add i11 %tmp3, %IN4_0_rec_cast1" [img_conv_5x5.c:56]   --->   Operation 31 'add' 'sum1' <Predicate = (!exitcond)> <Delay = 1.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sum1_cast = zext i11 %sum1 to i64" [img_conv_5x5.c:56]   --->   Operation 32 'zext' 'sum1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%inptr_addr = getelementptr [2048 x i8]* %inptr, i64 0, i64 %sum1_cast" [img_conv_5x5.c:56]   --->   Operation 33 'getelementptr' 'inptr_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%inptr_load = load i8* %inptr_addr, align 1" [img_conv_5x5.c:56]   --->   Operation 34 'load' 'inptr_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%mask_addr = getelementptr [25 x i8]* %mask, i64 0, i64 %tmp_6" [img_conv_5x5.c:62]   --->   Operation 35 'getelementptr' 'mask_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (2.32ns)   --->   "%mask_load = load i8* %mask_addr, align 1" [img_conv_5x5.c:62]   --->   Operation 36 'load' 'mask_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %sum, i32 20)" [img_conv_5x5.c:85]   --->   Operation 37 'bitselect' 'tmp_2' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.37ns)   --->   "%p_s = select i1 %tmp_2, i21 0, i21 %sum" [img_conv_5x5.c:85]   --->   Operation 38 'select' 'p_s' <Predicate = (exitcond)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_3 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %p_s, i32 8, i32 20)" [img_conv_5x5.c:86]   --->   Operation 39 'partselect' 'tmp_3' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (2.09ns)   --->   "%icmp = icmp ne i13 %tmp_3, 0" [img_conv_5x5.c:86]   --->   Operation 40 'icmp' 'icmp' <Predicate = (exitcond)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i21 %p_s to i8" [img_conv_5x5.c:88]   --->   Operation 41 'trunc' 'tmp_4' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.37ns)   --->   "%tmp_5 = select i1 %icmp, i8 -1, i8 %tmp_4" [img_conv_5x5.c:88]   --->   Operation 42 'select' 'tmp_5' <Predicate = (exitcond)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (2.32ns)   --->   "store i8 %tmp_5, i8* %outptr_addr, align 1" [img_conv_5x5.c:88]   --->   Operation 43 'store' <Predicate = (exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %1" [img_conv_5x5.c:49]   --->   Operation 44 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.22>
ST_4 : Operation 45 [1/2] (3.25ns)   --->   "%inptr_load = load i8* %inptr_addr, align 1" [img_conv_5x5.c:56]   --->   Operation 45 'load' 'inptr_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp4 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %y_read, i6 %IN4_0_rec)" [img_conv_5x5.c:57]   --->   Operation 46 'bitconcatenate' 'tmp4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 -8, i3 %i)" [img_conv_5x5.c:57]   --->   Operation 47 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i7 %tmp to i11" [img_conv_5x5.c:57]   --->   Operation 48 'zext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.97ns)   --->   "%sum3 = add i11 %tmp5_cast, %tmp4" [img_conv_5x5.c:57]   --->   Operation 49 'add' 'sum3' <Predicate = true> <Delay = 1.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sum3_cast = zext i11 %sum3 to i64" [img_conv_5x5.c:57]   --->   Operation 50 'zext' 'sum3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%inptr_addr_1 = getelementptr [2048 x i8]* %inptr, i64 0, i64 %sum3_cast" [img_conv_5x5.c:57]   --->   Operation 51 'getelementptr' 'inptr_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (3.25ns)   --->   "%inptr_load_1 = load i8* %inptr_addr_1, align 1" [img_conv_5x5.c:57]   --->   Operation 52 'load' 'inptr_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 -16, i3 %i)" [img_conv_5x5.c:58]   --->   Operation 53 'bitconcatenate' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i8 %tmp1 to i11" [img_conv_5x5.c:58]   --->   Operation 54 'zext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.97ns)   --->   "%sum5 = add i11 %tmp7_cast, %tmp4" [img_conv_5x5.c:58]   --->   Operation 55 'add' 'sum5' <Predicate = true> <Delay = 1.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%sum5_cast = zext i11 %sum5 to i64" [img_conv_5x5.c:58]   --->   Operation 56 'zext' 'sum5_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%inptr_addr_2 = getelementptr [2048 x i8]* %inptr, i64 0, i64 %sum5_cast" [img_conv_5x5.c:58]   --->   Operation 57 'getelementptr' 'inptr_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (3.25ns)   --->   "%inptr_load_2 = load i8* %inptr_addr_2, align 1" [img_conv_5x5.c:58]   --->   Operation 58 'load' 'inptr_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25> <RAM>
ST_4 : Operation 59 [1/2] (2.32ns)   --->   "%mask_load = load i8* %mask_addr, align 1" [img_conv_5x5.c:62]   --->   Operation 59 'load' 'mask_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25> <RAM>
ST_4 : Operation 60 [1/1] (1.73ns)   --->   "%tmp_7 = add i4 %i_cast, 5" [img_conv_5x5.c:63]   --->   Operation 60 'add' 'tmp_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_8 = zext i4 %tmp_7 to i64" [img_conv_5x5.c:63]   --->   Operation 61 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%mask_addr_1 = getelementptr [25 x i8]* %mask, i64 0, i64 %tmp_8" [img_conv_5x5.c:63]   --->   Operation 62 'getelementptr' 'mask_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (2.32ns)   --->   "%mask_load_1 = load i8* %mask_addr_1, align 1" [img_conv_5x5.c:63]   --->   Operation 63 'load' 'mask_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25> <RAM>
ST_4 : Operation 64 [1/1] (1.73ns)   --->   "%tmp_9 = add i4 %i_cast, -6" [img_conv_5x5.c:64]   --->   Operation 64 'add' 'tmp_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = zext i4 %tmp_9 to i64" [img_conv_5x5.c:64]   --->   Operation 65 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%mask_addr_2 = getelementptr [25 x i8]* %mask, i64 0, i64 %tmp_s" [img_conv_5x5.c:64]   --->   Operation 66 'getelementptr' 'mask_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (2.32ns)   --->   "%mask_load_2 = load i8* %mask_addr_2, align 1" [img_conv_5x5.c:64]   --->   Operation 67 'load' 'mask_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 5.22>
ST_5 : Operation 68 [1/2] (3.25ns)   --->   "%inptr_load_1 = load i8* %inptr_addr_1, align 1" [img_conv_5x5.c:57]   --->   Operation 68 'load' 'inptr_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25> <RAM>
ST_5 : Operation 69 [1/2] (3.25ns)   --->   "%inptr_load_2 = load i8* %inptr_addr_2, align 1" [img_conv_5x5.c:58]   --->   Operation 69 'load' 'inptr_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp9_cast1 = sext i7 %tmp to i8" [img_conv_5x5.c:59]   --->   Operation 70 'sext' 'tmp9_cast1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp9_cast = zext i8 %tmp9_cast1 to i11" [img_conv_5x5.c:59]   --->   Operation 71 'zext' 'tmp9_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.97ns)   --->   "%sum7 = add i11 %tmp9_cast, %tmp4" [img_conv_5x5.c:59]   --->   Operation 72 'add' 'sum7' <Predicate = true> <Delay = 1.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%sum7_cast = zext i11 %sum7 to i64" [img_conv_5x5.c:59]   --->   Operation 73 'zext' 'sum7_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%inptr_addr_3 = getelementptr [2048 x i8]* %inptr, i64 0, i64 %sum7_cast" [img_conv_5x5.c:59]   --->   Operation 74 'getelementptr' 'inptr_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (3.25ns)   --->   "%inptr_load_3 = load i8* %inptr_addr_3, align 1" [img_conv_5x5.c:59]   --->   Operation 75 'load' 'inptr_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp7 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 -32, i3 %i)" [img_conv_5x5.c:60]   --->   Operation 76 'bitconcatenate' 'tmp7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp11_cast = zext i9 %tmp7 to i11" [img_conv_5x5.c:60]   --->   Operation 77 'zext' 'tmp11_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.97ns)   --->   "%sum9 = add i11 %tmp11_cast, %tmp4" [img_conv_5x5.c:60]   --->   Operation 78 'add' 'sum9' <Predicate = true> <Delay = 1.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%sum9_cast = zext i11 %sum9 to i64" [img_conv_5x5.c:60]   --->   Operation 79 'zext' 'sum9_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%inptr_addr_4 = getelementptr [2048 x i8]* %inptr, i64 0, i64 %sum9_cast" [img_conv_5x5.c:60]   --->   Operation 80 'getelementptr' 'inptr_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (3.25ns)   --->   "%inptr_load_4 = load i8* %inptr_addr_4, align 1" [img_conv_5x5.c:60]   --->   Operation 81 'load' 'inptr_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25> <RAM>
ST_5 : Operation 82 [1/2] (2.32ns)   --->   "%mask_load_1 = load i8* %mask_addr_1, align 1" [img_conv_5x5.c:63]   --->   Operation 82 'load' 'mask_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25> <RAM>
ST_5 : Operation 83 [1/2] (2.32ns)   --->   "%mask_load_2 = load i8* %mask_addr_2, align 1" [img_conv_5x5.c:64]   --->   Operation 83 'load' 'mask_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25> <RAM>
ST_5 : Operation 84 [1/1] (1.78ns)   --->   "%tmp_1 = add i5 %i_cast1, 15" [img_conv_5x5.c:65]   --->   Operation 84 'add' 'tmp_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_10 = zext i5 %tmp_1 to i64" [img_conv_5x5.c:65]   --->   Operation 85 'zext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%mask_addr_3 = getelementptr [25 x i8]* %mask, i64 0, i64 %tmp_10" [img_conv_5x5.c:65]   --->   Operation 86 'getelementptr' 'mask_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [2/2] (2.32ns)   --->   "%mask_load_3 = load i8* %mask_addr_3, align 1" [img_conv_5x5.c:65]   --->   Operation 87 'load' 'mask_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25> <RAM>
ST_5 : Operation 88 [1/1] (1.78ns)   --->   "%tmp_11 = add i5 %i_cast1, -12" [img_conv_5x5.c:66]   --->   Operation 88 'add' 'tmp_11' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_12 = zext i5 %tmp_11 to i64" [img_conv_5x5.c:66]   --->   Operation 89 'zext' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%mask_addr_4 = getelementptr [25 x i8]* %mask, i64 0, i64 %tmp_12" [img_conv_5x5.c:66]   --->   Operation 90 'getelementptr' 'mask_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [2/2] (2.32ns)   --->   "%mask_load_4 = load i8* %mask_addr_4, align 1" [img_conv_5x5.c:66]   --->   Operation 91 'load' 'mask_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 7.99>
ST_6 : Operation 92 [1/2] (3.25ns)   --->   "%inptr_load_3 = load i8* %inptr_addr_3, align 1" [img_conv_5x5.c:59]   --->   Operation 92 'load' 'inptr_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25> <RAM>
ST_6 : Operation 93 [1/2] (3.25ns)   --->   "%inptr_load_4 = load i8* %inptr_addr_4, align 1" [img_conv_5x5.c:60]   --->   Operation 93 'load' 'inptr_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25> <RAM>
ST_6 : Operation 94 [1/2] (2.32ns)   --->   "%mask_load_3 = load i8* %mask_addr_3, align 1" [img_conv_5x5.c:65]   --->   Operation 94 'load' 'mask_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25> <RAM>
ST_6 : Operation 95 [1/2] (2.32ns)   --->   "%mask_load_4 = load i8* %mask_addr_4, align 1" [img_conv_5x5.c:66]   --->   Operation 95 'load' 'mask_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 25> <RAM>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i8 %inptr_load to i16" [img_conv_5x5.c:68]   --->   Operation 96 'zext' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_15_cast = sext i8 %mask_load to i16" [img_conv_5x5.c:68]   --->   Operation 97 'sext' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (4.17ns)   --->   "%sum00 = mul i16 %tmp_14_cast, %tmp_15_cast" [img_conv_5x5.c:68]   --->   Operation 98 'mul' 'sum00' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%sum00_cast = sext i16 %sum00 to i17" [img_conv_5x5.c:68]   --->   Operation 99 'sext' 'sum00_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i8 %inptr_load_1 to i16" [img_conv_5x5.c:69]   --->   Operation 100 'zext' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_17_cast = sext i8 %mask_load_1 to i16" [img_conv_5x5.c:69]   --->   Operation 101 'sext' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (3.36ns) (grouped into DSP with root node tmp9)   --->   "%sum11 = mul i16 %tmp_16_cast, %tmp_17_cast" [img_conv_5x5.c:69]   --->   Operation 102 'mul' 'sum11' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into DSP with root node tmp9)   --->   "%sum11_cast = sext i16 %sum11 to i17" [img_conv_5x5.c:69]   --->   Operation 103 'sext' 'sum11_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i8 %inptr_load_3 to i16" [img_conv_5x5.c:71]   --->   Operation 104 'zext' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_21_cast = sext i8 %mask_load_3 to i16" [img_conv_5x5.c:71]   --->   Operation 105 'sext' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (4.17ns)   --->   "%sum33 = mul i16 %tmp_20_cast, %tmp_21_cast" [img_conv_5x5.c:71]   --->   Operation 106 'mul' 'sum33' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (3.82ns) (root node of the DSP)   --->   "%tmp9 = add i17 %sum00_cast, %sum11_cast" [img_conv_5x5.c:74]   --->   Operation 107 'add' 'tmp9' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 11.0>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i8 %inptr_load_2 to i16" [img_conv_5x5.c:70]   --->   Operation 108 'zext' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_19_cast = sext i8 %mask_load_2 to i16" [img_conv_5x5.c:70]   --->   Operation 109 'sext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (3.36ns) (grouped into DSP with root node tmp5)   --->   "%sum22 = mul i16 %tmp_18_cast, %tmp_19_cast" [img_conv_5x5.c:70]   --->   Operation 110 'mul' 'sum22' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into DSP with root node tmp5)   --->   "%sum22_cast = sext i16 %sum22 to i18" [img_conv_5x5.c:70]   --->   Operation 111 'sext' 'sum22_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%sum33_cast = sext i16 %sum33 to i17" [img_conv_5x5.c:71]   --->   Operation 112 'sext' 'sum33_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i8 %inptr_load_4 to i16" [img_conv_5x5.c:72]   --->   Operation 113 'zext' 'tmp_22_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_23_cast = sext i8 %mask_load_4 to i16" [img_conv_5x5.c:72]   --->   Operation 114 'sext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (3.36ns) (grouped into DSP with root node tmp2)   --->   "%sum44 = mul i16 %tmp_22_cast, %tmp_23_cast" [img_conv_5x5.c:72]   --->   Operation 115 'mul' 'sum44' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 116 [1/1] (0.00ns) (grouped into DSP with root node tmp2)   --->   "%sum44_cast = sext i16 %sum44 to i17" [img_conv_5x5.c:72]   --->   Operation 116 'sext' 'sum44_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (3.82ns) (root node of the DSP)   --->   "%tmp2 = add i17 %sum33_cast, %sum44_cast" [img_conv_5x5.c:74]   --->   Operation 117 'add' 'tmp2' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%tmp14_cast = sext i17 %tmp2 to i18" [img_conv_5x5.c:74]   --->   Operation 118 'sext' 'tmp14_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (3.82ns) (root node of the DSP)   --->   "%tmp5 = add i18 %tmp14_cast, %sum22_cast" [img_conv_5x5.c:74]   --->   Operation 119 'add' 'tmp5' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.36>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%tmp12_cast = sext i17 %tmp9 to i19" [img_conv_5x5.c:74]   --->   Operation 120 'sext' 'tmp12_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%tmp13_cast = sext i18 %tmp5 to i19" [img_conv_5x5.c:74]   --->   Operation 121 'sext' 'tmp13_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (2.13ns)   --->   "%tmp_13 = add i19 %tmp13_cast, %tmp12_cast" [img_conv_5x5.c:74]   --->   Operation 122 'add' 'tmp_13' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%p_cast = sext i19 %tmp_13 to i21" [img_conv_5x5.c:74]   --->   Operation 123 'sext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (2.22ns)   --->   "%sum_1 = add i21 %sum, %p_cast" [img_conv_5x5.c:74]   --->   Operation 124 'add' 'sum_1' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader" [img_conv_5x5.c:53]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inptr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ outptr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_read          (read             ) [ 001111111]
StgValue_10     (br               ) [ 011111111]
IN4_0_rec       (phi              ) [ 001010000]
IN4_0_rec_cast1 (zext             ) [ 000111111]
IN4_0_rec_cast  (zext             ) [ 000000000]
outptr_addr     (getelementptr    ) [ 000111111]
empty           (speclooptripcount) [ 000000000]
exitcond2       (icmp             ) [ 001111111]
p_rec           (add              ) [ 011111111]
StgValue_18     (br               ) [ 000000000]
StgValue_19     (br               ) [ 001111111]
StgValue_20     (ret              ) [ 000000000]
sum             (phi              ) [ 000111111]
i               (phi              ) [ 000111000]
i_cast1         (zext             ) [ 000011000]
i_cast          (zext             ) [ 000010000]
exitcond        (icmp             ) [ 001111111]
empty_5         (speclooptripcount) [ 000000000]
i_1             (add              ) [ 001111111]
StgValue_28     (br               ) [ 000000000]
tmp_6           (zext             ) [ 000000000]
tmp3            (bitconcatenate   ) [ 000000000]
sum1            (add              ) [ 000000000]
sum1_cast       (zext             ) [ 000000000]
inptr_addr      (getelementptr    ) [ 000010000]
mask_addr       (getelementptr    ) [ 000010000]
tmp_2           (bitselect        ) [ 000000000]
p_s             (select           ) [ 000000000]
tmp_3           (partselect       ) [ 000000000]
icmp            (icmp             ) [ 000000000]
tmp_4           (trunc            ) [ 000000000]
tmp_5           (select           ) [ 000000000]
StgValue_43     (store            ) [ 000000000]
StgValue_44     (br               ) [ 011111111]
inptr_load      (load             ) [ 000001100]
tmp4            (bitconcatenate   ) [ 000001000]
tmp             (bitconcatenate   ) [ 000001000]
tmp5_cast       (zext             ) [ 000000000]
sum3            (add              ) [ 000000000]
sum3_cast       (zext             ) [ 000000000]
inptr_addr_1    (getelementptr    ) [ 000001000]
tmp1            (bitconcatenate   ) [ 000000000]
tmp7_cast       (zext             ) [ 000000000]
sum5            (add              ) [ 000000000]
sum5_cast       (zext             ) [ 000000000]
inptr_addr_2    (getelementptr    ) [ 000001000]
mask_load       (load             ) [ 000001100]
tmp_7           (add              ) [ 000000000]
tmp_8           (zext             ) [ 000000000]
mask_addr_1     (getelementptr    ) [ 000001000]
tmp_9           (add              ) [ 000000000]
tmp_s           (zext             ) [ 000000000]
mask_addr_2     (getelementptr    ) [ 000001000]
inptr_load_1    (load             ) [ 000000100]
inptr_load_2    (load             ) [ 000000110]
tmp9_cast1      (sext             ) [ 000000000]
tmp9_cast       (zext             ) [ 000000000]
sum7            (add              ) [ 000000000]
sum7_cast       (zext             ) [ 000000000]
inptr_addr_3    (getelementptr    ) [ 000000100]
tmp7            (bitconcatenate   ) [ 000000000]
tmp11_cast      (zext             ) [ 000000000]
sum9            (add              ) [ 000000000]
sum9_cast       (zext             ) [ 000000000]
inptr_addr_4    (getelementptr    ) [ 000000100]
mask_load_1     (load             ) [ 000000100]
mask_load_2     (load             ) [ 000000110]
tmp_1           (add              ) [ 000000000]
tmp_10          (zext             ) [ 000000000]
mask_addr_3     (getelementptr    ) [ 000000100]
tmp_11          (add              ) [ 000000000]
tmp_12          (zext             ) [ 000000000]
mask_addr_4     (getelementptr    ) [ 000000100]
inptr_load_3    (load             ) [ 000000000]
inptr_load_4    (load             ) [ 000000010]
mask_load_3     (load             ) [ 000000000]
mask_load_4     (load             ) [ 000000010]
tmp_14_cast     (zext             ) [ 000000000]
tmp_15_cast     (sext             ) [ 000000000]
sum00           (mul              ) [ 000000000]
sum00_cast      (sext             ) [ 000000000]
tmp_16_cast     (zext             ) [ 000000000]
tmp_17_cast     (sext             ) [ 000000000]
sum11           (mul              ) [ 000000000]
sum11_cast      (sext             ) [ 000000000]
tmp_20_cast     (zext             ) [ 000000000]
tmp_21_cast     (sext             ) [ 000000000]
sum33           (mul              ) [ 000000010]
tmp9            (add              ) [ 000000011]
tmp_18_cast     (zext             ) [ 000000000]
tmp_19_cast     (sext             ) [ 000000000]
sum22           (mul              ) [ 000000000]
sum22_cast      (sext             ) [ 000000000]
sum33_cast      (sext             ) [ 000000000]
tmp_22_cast     (zext             ) [ 000000000]
tmp_23_cast     (sext             ) [ 000000000]
sum44           (mul              ) [ 000000000]
sum44_cast      (sext             ) [ 000000000]
tmp2            (add              ) [ 000000000]
tmp14_cast      (sext             ) [ 000000000]
tmp5            (add              ) [ 000000001]
tmp12_cast      (sext             ) [ 000000000]
tmp13_cast      (sext             ) [ 000000000]
tmp_13          (add              ) [ 000000000]
p_cast          (sext             ) [ 000000000]
sum_1           (add              ) [ 001111111]
StgValue_125    (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inptr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inptr"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outptr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outptr"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mask">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i21.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="y_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="5" slack="0"/>
<pin id="70" dir="0" index="1" bw="5" slack="0"/>
<pin id="71" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="outptr_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outptr_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="inptr_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="11" slack="0"/>
<pin id="85" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inptr_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="11" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="0"/>
<pin id="127" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="128" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="8" slack="1"/>
<pin id="130" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inptr_load/3 inptr_load_1/4 inptr_load_2/4 inptr_load_3/5 inptr_load_4/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="mask_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_addr/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="147" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="148" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="149" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="8" slack="1"/>
<pin id="150" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mask_load/3 mask_load_1/4 mask_load_2/4 mask_load_3/5 mask_load_4/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="StgValue_43_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="6" slack="1"/>
<pin id="109" dir="0" index="1" bw="8" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_43/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="inptr_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="11" slack="0"/>
<pin id="116" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inptr_addr_1/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="inptr_addr_2_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="11" slack="0"/>
<pin id="124" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inptr_addr_2/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="mask_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_addr_1/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mask_addr_2_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_addr_2/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="inptr_addr_3_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="11" slack="0"/>
<pin id="156" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inptr_addr_3/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="inptr_addr_4_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="11" slack="0"/>
<pin id="164" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inptr_addr_4/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="mask_addr_3_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_addr_3/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="mask_addr_4_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_addr_4/5 "/>
</bind>
</comp>

<comp id="184" class="1005" name="IN4_0_rec_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="1"/>
<pin id="186" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="IN4_0_rec (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="IN4_0_rec_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="6" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="IN4_0_rec/2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="sum_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="21" slack="1"/>
<pin id="198" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="sum_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="21" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="1"/>
<pin id="210" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="1"/>
<pin id="222" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inptr_load inptr_load_4 "/>
</bind>
</comp>

<comp id="224" class="1005" name="reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="1"/>
<pin id="226" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mask_load mask_load_4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="IN4_0_rec_cast1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="IN4_0_rec_cast1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="IN4_0_rec_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="IN4_0_rec_cast/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="exitcond2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="0" index="1" bw="6" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_rec_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="i_cast1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="i_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="exitcond_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="0" index="1" bw="3" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="i_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_6_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="0"/>
<pin id="276" dir="0" index="1" bw="5" slack="2"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="0" index="3" bw="3" slack="0"/>
<pin id="279" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="sum1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="0" index="1" bw="6" slack="1"/>
<pin id="286" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sum1_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum1_cast/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="21" slack="0"/>
<pin id="296" dir="0" index="2" bw="6" slack="0"/>
<pin id="297" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_s_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="21" slack="0"/>
<pin id="304" dir="0" index="2" bw="21" slack="0"/>
<pin id="305" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="13" slack="0"/>
<pin id="311" dir="0" index="1" bw="21" slack="0"/>
<pin id="312" dir="0" index="2" bw="5" slack="0"/>
<pin id="313" dir="0" index="3" bw="6" slack="0"/>
<pin id="314" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="13" slack="0"/>
<pin id="321" dir="0" index="1" bw="13" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_4_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="21" slack="0"/>
<pin id="327" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_5_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="0" index="2" bw="8" slack="0"/>
<pin id="333" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp4_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="0"/>
<pin id="340" dir="0" index="1" bw="5" slack="3"/>
<pin id="341" dir="0" index="2" bw="6" slack="2"/>
<pin id="342" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="0" index="2" bw="3" slack="1"/>
<pin id="349" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp5_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="0"/>
<pin id="355" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sum3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="0" index="1" bw="11" slack="0"/>
<pin id="360" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sum3_cast_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="11" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_cast/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="5" slack="0"/>
<pin id="371" dir="0" index="2" bw="3" slack="1"/>
<pin id="372" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp7_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp7_cast/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sum5_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="0" index="1" bw="11" slack="0"/>
<pin id="383" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum5/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sum5_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="11" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum5_cast/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_7_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="1"/>
<pin id="393" dir="0" index="1" bw="4" slack="0"/>
<pin id="394" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_8_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_9_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="1"/>
<pin id="403" dir="0" index="1" bw="4" slack="0"/>
<pin id="404" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_s_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp9_cast1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="1"/>
<pin id="413" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp9_cast1/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp9_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="0"/>
<pin id="416" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp9_cast/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sum7_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="11" slack="1"/>
<pin id="421" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum7/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sum7_cast_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="11" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum7_cast/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp7_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="9" slack="0"/>
<pin id="430" dir="0" index="1" bw="6" slack="0"/>
<pin id="431" dir="0" index="2" bw="3" slack="2"/>
<pin id="432" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp7/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp11_cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="9" slack="0"/>
<pin id="438" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp11_cast/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sum9_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="9" slack="0"/>
<pin id="442" dir="0" index="1" bw="11" slack="1"/>
<pin id="443" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum9/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="sum9_cast_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="11" slack="0"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum9_cast/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="3" slack="2"/>
<pin id="452" dir="0" index="1" bw="5" slack="0"/>
<pin id="453" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_10_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_11_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="2"/>
<pin id="462" dir="0" index="1" bw="5" slack="0"/>
<pin id="463" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_12_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_14_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="2"/>
<pin id="472" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_15_cast_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="2"/>
<pin id="476" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sum00_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="0" index="1" bw="8" slack="0"/>
<pin id="481" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="sum00/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sum00_cast_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="0"/>
<pin id="486" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum00_cast/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_16_cast_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="1"/>
<pin id="490" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_17_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="1"/>
<pin id="493" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17_cast/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_20_cast_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_21_cast_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sum33_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="8" slack="0"/>
<pin id="505" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="sum33/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_18_cast_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="2"/>
<pin id="510" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_19_cast_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="2"/>
<pin id="513" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19_cast/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sum33_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="1"/>
<pin id="516" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum33_cast/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_22_cast_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="1"/>
<pin id="519" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast/7 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_23_cast_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="1"/>
<pin id="523" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23_cast/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp14_cast_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="17" slack="0"/>
<pin id="527" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp14_cast/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp12_cast_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="17" slack="2"/>
<pin id="530" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp12_cast/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp13_cast_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="18" slack="1"/>
<pin id="533" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp13_cast/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_13_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="18" slack="0"/>
<pin id="536" dir="0" index="1" bw="17" slack="0"/>
<pin id="537" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_cast_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="19" slack="0"/>
<pin id="542" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sum_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="21" slack="5"/>
<pin id="546" dir="0" index="1" bw="19" slack="0"/>
<pin id="547" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/8 "/>
</bind>
</comp>

<comp id="550" class="1007" name="grp_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="0" index="1" bw="8" slack="0"/>
<pin id="553" dir="0" index="2" bw="16" slack="0"/>
<pin id="554" dir="1" index="3" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="sum11/6 sum11_cast/6 tmp9/6 "/>
</bind>
</comp>

<comp id="558" class="1007" name="grp_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="8" slack="0"/>
<pin id="561" dir="0" index="2" bw="17" slack="0"/>
<pin id="562" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="sum22/7 sum22_cast/7 tmp5/7 "/>
</bind>
</comp>

<comp id="566" class="1007" name="grp_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="0" index="1" bw="8" slack="0"/>
<pin id="569" dir="0" index="2" bw="16" slack="0"/>
<pin id="570" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="sum44/7 sum44_cast/7 tmp2/7 "/>
</bind>
</comp>

<comp id="575" class="1005" name="y_read_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="2"/>
<pin id="577" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="581" class="1005" name="IN4_0_rec_cast1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="11" slack="1"/>
<pin id="583" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="IN4_0_rec_cast1 "/>
</bind>
</comp>

<comp id="586" class="1005" name="outptr_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="6" slack="1"/>
<pin id="588" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outptr_addr "/>
</bind>
</comp>

<comp id="594" class="1005" name="p_rec_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="0"/>
<pin id="596" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="p_rec "/>
</bind>
</comp>

<comp id="599" class="1005" name="i_cast1_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="2"/>
<pin id="601" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="i_cast1 "/>
</bind>
</comp>

<comp id="605" class="1005" name="i_cast_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="1"/>
<pin id="607" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="614" class="1005" name="i_1_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="3" slack="0"/>
<pin id="616" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="619" class="1005" name="inptr_addr_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="11" slack="1"/>
<pin id="621" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="inptr_addr "/>
</bind>
</comp>

<comp id="624" class="1005" name="mask_addr_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="1"/>
<pin id="626" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mask_addr "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp4_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="11" slack="1"/>
<pin id="631" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="635" class="1005" name="tmp_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="7" slack="1"/>
<pin id="637" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="640" class="1005" name="inptr_addr_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="11" slack="1"/>
<pin id="642" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="inptr_addr_1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="inptr_addr_2_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="11" slack="1"/>
<pin id="647" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="inptr_addr_2 "/>
</bind>
</comp>

<comp id="650" class="1005" name="mask_addr_1_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="5" slack="1"/>
<pin id="652" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mask_addr_1 "/>
</bind>
</comp>

<comp id="655" class="1005" name="mask_addr_2_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="5" slack="1"/>
<pin id="657" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mask_addr_2 "/>
</bind>
</comp>

<comp id="660" class="1005" name="inptr_load_1_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="1"/>
<pin id="662" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inptr_load_1 "/>
</bind>
</comp>

<comp id="665" class="1005" name="inptr_load_2_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="2"/>
<pin id="667" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="inptr_load_2 "/>
</bind>
</comp>

<comp id="670" class="1005" name="inptr_addr_3_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="11" slack="1"/>
<pin id="672" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="inptr_addr_3 "/>
</bind>
</comp>

<comp id="675" class="1005" name="inptr_addr_4_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="11" slack="1"/>
<pin id="677" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="inptr_addr_4 "/>
</bind>
</comp>

<comp id="680" class="1005" name="mask_load_1_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="1"/>
<pin id="682" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mask_load_1 "/>
</bind>
</comp>

<comp id="685" class="1005" name="mask_load_2_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="2"/>
<pin id="687" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="mask_load_2 "/>
</bind>
</comp>

<comp id="690" class="1005" name="mask_addr_3_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="5" slack="1"/>
<pin id="692" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mask_addr_3 "/>
</bind>
</comp>

<comp id="695" class="1005" name="mask_addr_4_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="5" slack="1"/>
<pin id="697" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mask_addr_4 "/>
</bind>
</comp>

<comp id="700" class="1005" name="sum33_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="16" slack="1"/>
<pin id="702" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sum33 "/>
</bind>
</comp>

<comp id="705" class="1005" name="tmp9_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="17" slack="2"/>
<pin id="707" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="710" class="1005" name="tmp5_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="18" slack="1"/>
<pin id="712" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="715" class="1005" name="sum_1_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="21" slack="1"/>
<pin id="717" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="120" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="160" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="176" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="223"><net_src comp="88" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="101" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="188" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="188" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="241"><net_src comp="188" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="18" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="188" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="20" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="212" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="212" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="212" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="212" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="212" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="24" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="282"><net_src comp="212" pin="4"/><net_sink comp="274" pin=3"/></net>

<net id="287"><net_src comp="274" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="298"><net_src comp="34" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="200" pin="4"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="306"><net_src comp="293" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="200" pin="4"/><net_sink comp="301" pin=2"/></net>

<net id="315"><net_src comp="38" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="301" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="40" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="36" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="323"><net_src comp="309" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="42" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="301" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="319" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="44" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="325" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="337"><net_src comp="329" pin="3"/><net_sink comp="107" pin=1"/></net>

<net id="343"><net_src comp="46" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="184" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="48" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="50" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="208" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="338" pin="3"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="373"><net_src comp="52" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="54" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="208" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="379"><net_src comp="368" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="338" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="395"><net_src comp="56" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="391" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="405"><net_src comp="58" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="401" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="417"><net_src comp="411" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="433"><net_src comp="60" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="62" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="208" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="439"><net_src comp="428" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="440" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="454"><net_src comp="64" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="450" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="464"><net_src comp="66" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="460" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="473"><net_src comp="220" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="224" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="470" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="474" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="497"><net_src comp="88" pin="7"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="101" pin="7"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="494" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="498" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="520"><net_src comp="220" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="224" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="538"><net_src comp="531" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="528" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="196" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="540" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="488" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="491" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="484" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="563"><net_src comp="508" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="511" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="525" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="571"><net_src comp="517" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="521" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="514" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="574"><net_src comp="566" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="578"><net_src comp="68" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="584"><net_src comp="228" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="589"><net_src comp="74" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="597"><net_src comp="243" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="602"><net_src comp="249" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="608"><net_src comp="253" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="617"><net_src comp="263" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="622"><net_src comp="81" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="627"><net_src comp="94" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="632"><net_src comp="338" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="638"><net_src comp="345" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="643"><net_src comp="112" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="648"><net_src comp="120" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="653"><net_src comp="132" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="658"><net_src comp="140" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="663"><net_src comp="88" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="668"><net_src comp="88" pin="7"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="673"><net_src comp="152" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="678"><net_src comp="160" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="683"><net_src comp="101" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="688"><net_src comp="101" pin="7"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="693"><net_src comp="168" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="698"><net_src comp="176" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="703"><net_src comp="502" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="708"><net_src comp="550" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="713"><net_src comp="558" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="718"><net_src comp="544" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="200" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outptr | {3 }
 - Input state : 
	Port: img_conv_5x5 : inptr | {3 4 5 6 }
	Port: img_conv_5x5 : mask | {3 4 5 6 }
	Port: img_conv_5x5 : y | {1 }
  - Chain level:
	State 1
	State 2
		IN4_0_rec_cast1 : 1
		IN4_0_rec_cast : 1
		outptr_addr : 2
		exitcond2 : 1
		p_rec : 1
		StgValue_18 : 2
	State 3
		i_cast1 : 1
		i_cast : 1
		exitcond : 1
		i_1 : 1
		StgValue_28 : 2
		tmp_6 : 1
		tmp3 : 1
		sum1 : 2
		sum1_cast : 3
		inptr_addr : 4
		inptr_load : 5
		mask_addr : 2
		mask_load : 3
		tmp_2 : 1
		p_s : 2
		tmp_3 : 3
		icmp : 4
		tmp_4 : 3
		tmp_5 : 5
		StgValue_43 : 6
	State 4
		tmp5_cast : 1
		sum3 : 2
		sum3_cast : 3
		inptr_addr_1 : 4
		inptr_load_1 : 5
		tmp7_cast : 1
		sum5 : 2
		sum5_cast : 3
		inptr_addr_2 : 4
		inptr_load_2 : 5
		tmp_8 : 1
		mask_addr_1 : 2
		mask_load_1 : 3
		tmp_s : 1
		mask_addr_2 : 2
		mask_load_2 : 3
	State 5
		tmp9_cast : 1
		sum7 : 2
		sum7_cast : 3
		inptr_addr_3 : 4
		inptr_load_3 : 5
		tmp11_cast : 1
		sum9 : 2
		sum9_cast : 3
		inptr_addr_4 : 4
		inptr_load_4 : 5
		tmp_10 : 1
		mask_addr_3 : 2
		mask_load_3 : 3
		tmp_12 : 1
		mask_addr_4 : 2
		mask_load_4 : 3
	State 6
		sum00 : 1
		sum00_cast : 2
		sum11 : 1
		sum11_cast : 2
		tmp_20_cast : 1
		tmp_21_cast : 1
		sum33 : 2
		tmp9 : 3
	State 7
		sum22 : 1
		sum22_cast : 2
		sum44 : 1
		sum44_cast : 2
		tmp2 : 3
		tmp14_cast : 4
		tmp5 : 5
	State 8
		tmp_13 : 1
		p_cast : 2
		sum_1 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |      p_rec_fu_243      |    0    |    0    |    15   |
|          |       i_1_fu_263       |    0    |    0    |    12   |
|          |       sum1_fu_283      |    0    |    0    |    18   |
|          |       sum3_fu_357      |    0    |    0    |    18   |
|          |       sum5_fu_380      |    0    |    0    |    18   |
|          |      tmp_7_fu_391      |    0    |    0    |    13   |
|    add   |      tmp_9_fu_401      |    0    |    0    |    13   |
|          |       sum7_fu_418      |    0    |    0    |    18   |
|          |       sum9_fu_440      |    0    |    0    |    18   |
|          |      tmp_1_fu_450      |    0    |    0    |    15   |
|          |      tmp_11_fu_460     |    0    |    0    |    15   |
|          |      tmp_13_fu_534     |    0    |    0    |    25   |
|          |      sum_1_fu_544      |    0    |    0    |    28   |
|----------|------------------------|---------|---------|---------|
|    mul   |      sum00_fu_478      |    0    |    0    |    41   |
|          |      sum33_fu_502      |    0    |    0    |    41   |
|----------|------------------------|---------|---------|---------|
|          |    exitcond2_fu_237    |    0    |    0    |    11   |
|   icmp   |     exitcond_fu_257    |    0    |    0    |    9    |
|          |       icmp_fu_319      |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|  select  |       p_s_fu_301       |    0    |    0    |    21   |
|          |      tmp_5_fu_329      |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_550       |    1    |    0    |    0    |
|  muladd  |       grp_fu_558       |    1    |    0    |    0    |
|          |       grp_fu_566       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |    y_read_read_fu_68   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          | IN4_0_rec_cast1_fu_228 |    0    |    0    |    0    |
|          |  IN4_0_rec_cast_fu_232 |    0    |    0    |    0    |
|          |     i_cast1_fu_249     |    0    |    0    |    0    |
|          |      i_cast_fu_253     |    0    |    0    |    0    |
|          |      tmp_6_fu_269      |    0    |    0    |    0    |
|          |    sum1_cast_fu_288    |    0    |    0    |    0    |
|          |    tmp5_cast_fu_353    |    0    |    0    |    0    |
|          |    sum3_cast_fu_363    |    0    |    0    |    0    |
|          |    tmp7_cast_fu_376    |    0    |    0    |    0    |
|          |    sum5_cast_fu_386    |    0    |    0    |    0    |
|          |      tmp_8_fu_396      |    0    |    0    |    0    |
|   zext   |      tmp_s_fu_406      |    0    |    0    |    0    |
|          |    tmp9_cast_fu_414    |    0    |    0    |    0    |
|          |    sum7_cast_fu_423    |    0    |    0    |    0    |
|          |    tmp11_cast_fu_436   |    0    |    0    |    0    |
|          |    sum9_cast_fu_445    |    0    |    0    |    0    |
|          |      tmp_10_fu_455     |    0    |    0    |    0    |
|          |      tmp_12_fu_465     |    0    |    0    |    0    |
|          |   tmp_14_cast_fu_470   |    0    |    0    |    0    |
|          |   tmp_16_cast_fu_488   |    0    |    0    |    0    |
|          |   tmp_20_cast_fu_494   |    0    |    0    |    0    |
|          |   tmp_18_cast_fu_508   |    0    |    0    |    0    |
|          |   tmp_22_cast_fu_517   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       tmp3_fu_274      |    0    |    0    |    0    |
|          |       tmp4_fu_338      |    0    |    0    |    0    |
|bitconcatenate|       tmp_fu_345       |    0    |    0    |    0    |
|          |       tmp1_fu_368      |    0    |    0    |    0    |
|          |       tmp7_fu_428      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_2_fu_293      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|      tmp_3_fu_309      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |      tmp_4_fu_325      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    tmp9_cast1_fu_411   |    0    |    0    |    0    |
|          |   tmp_15_cast_fu_474   |    0    |    0    |    0    |
|          |    sum00_cast_fu_484   |    0    |    0    |    0    |
|          |   tmp_17_cast_fu_491   |    0    |    0    |    0    |
|          |   tmp_21_cast_fu_498   |    0    |    0    |    0    |
|   sext   |   tmp_19_cast_fu_511   |    0    |    0    |    0    |
|          |    sum33_cast_fu_514   |    0    |    0    |    0    |
|          |   tmp_23_cast_fu_521   |    0    |    0    |    0    |
|          |    tmp14_cast_fu_525   |    0    |    0    |    0    |
|          |    tmp12_cast_fu_528   |    0    |    0    |    0    |
|          |    tmp13_cast_fu_531   |    0    |    0    |    0    |
|          |      p_cast_fu_540     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |    0    |   370   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|IN4_0_rec_cast1_reg_581|   11   |
|   IN4_0_rec_reg_184   |    6   |
|      i_1_reg_614      |    3   |
|    i_cast1_reg_599    |    5   |
|     i_cast_reg_605    |    4   |
|       i_reg_208       |    3   |
|  inptr_addr_1_reg_640 |   11   |
|  inptr_addr_2_reg_645 |   11   |
|  inptr_addr_3_reg_670 |   11   |
|  inptr_addr_4_reg_675 |   11   |
|   inptr_addr_reg_619  |   11   |
|  inptr_load_1_reg_660 |    8   |
|  inptr_load_2_reg_665 |    8   |
|  mask_addr_1_reg_650  |    5   |
|  mask_addr_2_reg_655  |    5   |
|  mask_addr_3_reg_690  |    5   |
|  mask_addr_4_reg_695  |    5   |
|   mask_addr_reg_624   |    5   |
|  mask_load_1_reg_680  |    8   |
|  mask_load_2_reg_685  |    8   |
|  outptr_addr_reg_586  |    6   |
|     p_rec_reg_594     |    6   |
|        reg_220        |    8   |
|        reg_224        |    8   |
|     sum33_reg_700     |   16   |
|     sum_1_reg_715     |   21   |
|      sum_reg_196      |   21   |
|      tmp4_reg_629     |   11   |
|      tmp5_reg_710     |   18   |
|      tmp9_reg_705     |   17   |
|      tmp_reg_635      |    7   |
|     y_read_reg_575    |    5   |
+-----------------------+--------+
|         Total         |   288  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_88 |  p0  |   6  |  11  |   66   ||    33   |
|  grp_access_fu_88 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_101 |  p0  |   6  |   5  |   30   ||    33   |
| grp_access_fu_101 |  p2  |   4  |   0  |    0   ||    21   |
| IN4_0_rec_reg_184 |  p0  |   2  |   6  |   12   ||    9    |
|    sum_reg_196    |  p0  |   2  |  21  |   42   ||    9    |
|     i_reg_208     |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   156  ||  12.932 ||   135   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   370  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   135  |
|  Register |    -   |    -   |   288  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   12   |   288  |   505  |
+-----------+--------+--------+--------+--------+
