module top_module (
    input clk,
    input reset,
    output [3:0] q);

    always@(posedge clk)begin
        if(reset)
            q<='d1;
        else if(q=='d10)
            q<='d1;
        else 
            q<=q+1;
    end
    
endmodule
