INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dennisov/FPGA/FPGA.ip_user_files/bd/RegSRx8_veri/ipshared/d1f4/hdl/RegSRx8_slave_lite_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRx8_slave_lite_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dennisov/FPGA/FPGA.ip_user_files/bd/RegSRx8_veri/ipshared/d1f4/hdl/RegSRx8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRx8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dennisov/FPGA/FPGA.ip_user_files/bd/RegSRx8_veri/ipshared/d1f4/src/Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dennisov/FPGA/FPGA.ip_user_files/bd/RegSRx8_veri/ipshared/d1f4/src/rejestr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rejestr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dennisov/FPGA/FPGA.ip_user_files/bd/RegSRx8_veri/ip/RegSRx8_veri_RegSRx8_0_0/sim/RegSRx8_veri_RegSRx8_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRx8_veri_RegSRx8_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dennisov/FPGA/FPGA.ip_user_files/bd/RegSRx8_veri/ip/RegSRx8_veri_axi_vip_0_0/sim/RegSRx8_veri_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dennisov/FPGA/FPGA.ip_user_files/bd/RegSRx8_veri/ip/RegSRx8_veri_axi_vip_0_0/sim/RegSRx8_veri_axi_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRx8_veri_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dennisov/FPGA/FPGA.ip_user_files/bd/RegSRx8_veri/sim/RegSRx8_veri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRx8_veri
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dennisov/FPGA/FPGA.gen/sources_1/bd/RegSRx8_veri/hdl/RegSRx8_veri_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRx8_veri_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dennisov/FPGA/FPGA.srcs/sim_1/new/RegSRx8_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRx8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dennisov/FPGA/FPGA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
