	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.3r1 Build 19041558 SN 99547867"
	.compiler_invocation	"ctc --dep-file=USER\\.isr.o.d --fp-model=c,f,l,n,r,S,T,z -D__CPU__=tc26x -D__CPU_TC26X__ --core=tc1.6.x --iso=99 -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\CODE -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Build -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Impl -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\DataHandling -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\InternalMux -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_PinMap -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Asc -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Lin -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Spi -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6 -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Icu -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\PwmBc -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\PwmHl -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Timer -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\TimerWithTrigger -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\TPwm -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif\\Cam -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\CStart -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Irq -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Dma -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Dsadc -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Rdc -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts\\Dts -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Emem -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Emem\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray\\Eray -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth\\Phy_Pef7071 -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce\\Crc -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft\\Fft -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Flash -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Flash\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12 -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12\\IncrEnc -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\Pwm -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\PwmHl -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\Timer -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tim -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tim\\In -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\Pwm -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\PwmHl -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\Timer -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Trig -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl\\Hssl -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c\\I2c -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom\\Driver -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc\\Msc -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican\\Can -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Io -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5 -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5\\Psi5 -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s\\Psi5s -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\SpiMaster -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\SpiSlave -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent\\Sent -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Smu -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Smu\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm\\Timer -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc\\Adc -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc\\Std -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\Infra -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\Infra\\Platform -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\Infra\\Platform\\Tricore -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\Infra\\Platform\\Tricore\\Compilers -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\Infra\\Sfr -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\Infra\\Sfr\\TC26B -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\Infra\\Sfr\\TC26B\\_Reg -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\Service -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\Service\\CpuGeneric -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\seekfree_libraries -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\seekfree_libraries\\common -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\seekfree_peripheral -ID:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\USER -g2 -wW557 --make-target=USER\\isr.o -t0 --language=-gcc,-volatile,+strings,-kanji --default-near-size=0 -O0 --default-a1-size=0 --default-a0-size=0 --source --align=0 --switch=auto --error-limit=42 -o USER\\isr.src ..\\USER\\isr.c"
	.compiler_name		"ctc"
	;source	'..\\USER\\isr.c'

	
$TC16X
	
	.sdecl	'.text.inttab0.intvec.01e',code
	.sect	'.text.inttab0.intvec.01e'

; ..\USER\isr.c	     1  /*********************************************************************************************************************
; ..\USER\isr.c	     2   * COPYRIGHT NOTICE
; ..\USER\isr.c	     3   * Copyright (c) 2020,逐飞科技
; ..\USER\isr.c	     4   * All rights reserved.
; ..\USER\isr.c	     5   * 技术讨论QQ群：三群：824575535
; ..\USER\isr.c	     6   *
; ..\USER\isr.c	     7   * 以下所有内容版权均属逐飞科技所有，未经允许不得用于商业用途，
; ..\USER\isr.c	     8   * 欢迎各位使用并传播本程序，修改内容时必须保留逐飞科技的版权声明。
; ..\USER\isr.c	     9   *
; ..\USER\isr.c	    10   * @file       		isr
; ..\USER\isr.c	    11   * @company	   		成都逐飞科技有限公司
; ..\USER\isr.c	    12   * @author     		逐飞科技(QQ3184284598)
; ..\USER\isr.c	    13   * @version    		查看doc内version文件 版本说明
; ..\USER\isr.c	    14   * @Software 		tasking v6.3r1
; ..\USER\isr.c	    15   * @Target core		TC264D
; ..\USER\isr.c	    16   * @Taobao   		https://seekfree.taobao.com/
; ..\USER\isr.c	    17   * @date       		2020-3-23
; ..\USER\isr.c	    18   ********************************************************************************************************************/
; ..\USER\isr.c	    19  
; ..\USER\isr.c	    20  
; ..\USER\isr.c	    21  #include "isr_config.h"
; ..\USER\isr.c	    22  #include "isr.h"
; ..\USER\isr.c	    23  #include "headfile.h"
; ..\USER\isr.c	    24  #include "isr.h"
; ..\USER\isr.c	    25  #include "img.h"
; ..\USER\isr.c	    26  #include <stdlib.h>
; ..\USER\isr.c	    27  #include "pid.h"
; ..\USER\isr.c	    28  #include "key.h"
; ..\USER\isr.c	    29  #include "Ks103.h"
; ..\USER\isr.c	    30  //在isr.c的中断函数，函数定义的第二个参数固定为0，请不要更改，即使你用CPU1处理中断也不要更改，需要CPU1处理中断只需要在isr_config.h内修改对应的宏定义即可
; ..\USER\isr.c	    31  extern int16 encoder1;
; ..\USER\isr.c	    32  extern int16 encoder2;
; ..\USER\isr.c	    33  int16 num,Road_Angle,Road_Angle1;
; ..\USER\isr.c	    34  extern int speed_flag;
; ..\USER\isr.c	    35  extern int32 speed1_power;
; ..\USER\isr.c	    36  extern int32 speed2_power;
; ..\USER\isr.c	    37  extern int adc_pwm;
; ..\USER\isr.c	    38  extern int set_speed;
; ..\USER\isr.c	    39  int last_error1;
; ..\USER\isr.c	    40  extern int limit_out,error1;
; ..\USER\isr.c	    41  extern int left_pwm,right_pwm;
; ..\USER\isr.c	    42  extern int stop_flag;
; ..\USER\isr.c	    43  extern int error_limit;
; ..\USER\isr.c	    44  extern int adc_error,adc_lasterror;
; ..\USER\isr.c	    45  extern char adc_p1,adc_p2,adc_p3;
; ..\USER\isr.c	    46  // int32 distance,set_distance;
; ..\USER\isr.c	    47  extern float adc_p,adc_d;//20
; ..\USER\isr.c	    48  extern int adc_limit;
; ..\USER\isr.c	    49  extern int lose_stop_flag;
; ..\USER\isr.c	    50  void Yuan(void);
; ..\USER\isr.c	    51  //yuanhuan
; ..\USER\isr.c	    52  
; ..\USER\isr.c	    53  char Yuan_Flag,Lose_Left;
; ..\USER\isr.c	    54  
; ..\USER\isr.c	    55  
; ..\USER\isr.c	    56  float yuan_Angle,yuan_Angle1;
; ..\USER\isr.c	    57  int road_kp=6;
; ..\USER\isr.c	    58  int YuanPwm,Yuan_PWM_Kp=30,Yuan_PWM_Kd=0.2;
; ..\USER\isr.c	    59  int yuan_flag;
; ..\USER\isr.c	    60  
; ..\USER\isr.c	    61  
; ..\USER\isr.c	    62  int32 distance;
; ..\USER\isr.c	    63  int32 Flag,flag1;
; ..\USER\isr.c	    64  //PIT中断函数  示例
; ..\USER\isr.c	    65  int32 Road_Lenth;
; ..\USER\isr.c	    66  float out_Kp=1.2,out_run_kp=8;
; ..\USER\isr.c	    67  int outpwm=2000;
; ..\USER\isr.c	    68  uint8 data;
; ..\USER\isr.c	    69  int Flag_10ms;
; ..\USER\isr.c	    70  extern int32 road;
; ..\USER\isr.c	    71  int stop_road;
; ..\USER\isr.c	    72  #include "Ks103.h"
; ..\USER\isr.c	    73  IFX_INTERRUPT(cc60_pit_ch0_isr, 0, CCU6_0_CH0_ISR_PRIORITY)
	movh.a	a14,#@his(cc60_pit_ch0_isr)
	lea	a14,[a14]@los(cc60_pit_ch0_isr)
	ji	a14
	.sdecl	'.text.isr.cc60_pit_ch0_isr',code,cluster('cc60_pit_ch0_isr')
	.sect	'.text.isr.cc60_pit_ch0_isr'
	.align	2
	
	.global	cc60_pit_ch0_isr
; Function cc60_pit_ch0_isr
.L43:
cc60_pit_ch0_isr:	.type	func
	svlcx
.L250:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L251:

; ..\USER\isr.c	    74  
; ..\USER\isr.c	    75  //	        {
; ..\USER\isr.c	    76  //	        	set_speed=0;
; ..\USER\isr.c	    77  //
; ..\USER\isr.c	    78  //	        }
; ..\USER\isr.c	    79  
; ..\USER\isr.c	    80  
; ..\USER\isr.c	    81  
; ..\USER\isr.c	    82  	encoder2 = -gpt12_get(GPT12_T2);
; ..\USER\isr.c	    83  	encoder1 = gpt12_get(GPT12_T5);
; ..\USER\isr.c	    84  //	out_distance=(encoder1+encoder2)/2+out_distance;
; ..\USER\isr.c	    85  	gpt12_clear(GPT12_T2);
; ..\USER\isr.c	    86  	gpt12_clear(GPT12_T5);
	movh.a	a15,#@his(encoder2)
	lea	a15,[a15]@los(encoder2)
.L463:
	mov	d4,#0
	call	gpt12_get
.L464:
	rsub	d2,#0
.L465:
	st.h	[a15],d2
.L466:

; ..\USER\isr.c	    87  
	movh.a	a15,#@his(encoder1)
	lea	a15,[a15]@los(encoder1)
.L467:
	mov	d4,#3
	call	gpt12_get
.L468:
	st.h	[a15],d2
.L469:

; ..\USER\isr.c	    88  //    ad_value1=(adc_p1*last_value1+adc_p2*pre_value1+adc_p3*ad_value1)/(adc_p1+adc_p2+adc_p3);
; ..\USER\isr.c	    89  //    ad_value2=(adc_p1*last_value2+adc_p2*pre_value2+adc_p3*ad_value2)/(adc_p1+adc_p2+adc_p3);
	mov	d4,#0
	call	gpt12_clear
.L470:

; ..\USER\isr.c	    90  //    ad_value3=(adc_p1*last_value3+adc_p2*pre_value3+adc_p3*ad_value3)/(adc_p1+adc_p2+adc_p3);
	mov	d4,#3
	call	gpt12_clear
.L471:

; ..\USER\isr.c	    91  
; ..\USER\isr.c	    92  //      last_value1= pre_value1;
; ..\USER\isr.c	    93  //      pre_value1=ad_value1;
; ..\USER\isr.c	    94  //      last_value3= pre_value3;
; ..\USER\isr.c	    95  //      pre_value3=ad_value3;
; ..\USER\isr.c	    96  //      last_value2= pre_value2;
; ..\USER\isr.c	    97  //      pre_value2=ad_value2;
; ..\USER\isr.c	    98  	//out_line( );
; ..\USER\isr.c	    99  
; ..\USER\isr.c	   100  
; ..\USER\isr.c	   101  	if(error1>error_limit) error1=error_limit;
; ..\USER\isr.c	   102  	if(error1<-error_limit) error1=-error_limit;
; ..\USER\isr.c	   103  	adc_pwm=(int)(adc_p*(error1)+adc_d*(error1-last_error1));
; ..\USER\isr.c	   104  	last_error1=error1;
; ..\USER\isr.c	   105  	//turn();
	movh.a	a15,#@his(error1)
	lea	a15,[a15]@los(error1)
	ld.w	d15,[a15]
.L472:
	movh.a	a15,#@his(error_limit)
	lea	a15,[a15]@los(error_limit)
	ld.w	d0,[a15]
.L473:
	jge	d0,d15,.L2
.L474:
	movh.a	a15,#@his(error1)
	lea	a15,[a15]@los(error1)
.L475:
	movh.a	a2,#@his(error_limit)
	lea	a2,[a2]@los(error_limit)
	ld.w	d15,[a2]
.L476:
	st.w	[a15],d15
.L2:

; ..\USER\isr.c	   106  //	adc_error=ad_error1;
	movh.a	a15,#@his(error1)
	lea	a15,[a15]@los(error1)
	ld.w	d15,[a15]
.L477:
	movh.a	a15,#@his(error_limit)
	lea	a15,[a15]@los(error_limit)
	ld.w	d0,[a15]
.L478:
	rsub	d0,#0
.L479:
	jge	d15,d0,.L3
.L480:
	movh.a	a15,#@his(error1)
	lea	a15,[a15]@los(error1)
.L481:
	movh.a	a2,#@his(error_limit)
	lea	a2,[a2]@los(error_limit)
	ld.w	d15,[a2]
.L482:
	rsub	d15,#0
.L483:
	st.w	[a15],d15
.L3:

; ..\USER\isr.c	   107  //	if(adc_error>adc_limit)adc_error=adc_limit;
	movh.a	a15,#@his(adc_pwm)
	lea	a15,[a15]@los(adc_pwm)
.L484:
	movh.a	a2,#@his(adc_p)
	lea	a2,[a2]@los(adc_p)
	ld.w	d15,[a2]
.L485:
	movh.a	a2,#@his(error1)
	lea	a2,[a2]@los(error1)
	ld.w	d0,[a2]
	itof	d0,d0
.L486:
	movh.a	a2,#@his(adc_d)
	lea	a2,[a2]@los(adc_d)
	ld.w	d2,[a2]
.L487:
	movh.a	a2,#@his(error1)
	lea	a2,[a2]@los(error1)
	ld.w	d1,[a2]
.L488:
	movh.a	a2,#@his(last_error1)
	lea	a2,[a2]@los(last_error1)
	ld.w	d3,[a2]
.L489:
	sub	d1,d3
	itof	d1,d1
.L490:
	mul.f	d1,d2,d1
.L491:
	madd.f	d15,d1,d15,d0
.L492:
	ftoiz	d15,d15
.L493:
	st.w	[a15],d15
.L494:

; ..\USER\isr.c	   108  //	if(adc_error<-adc_limit)adc_error=-adc_limit;
	movh.a	a15,#@his(last_error1)
	lea	a15,[a15]@los(last_error1)
.L495:
	movh.a	a2,#@his(error1)
	lea	a2,[a2]@los(error1)
	ld.w	d15,[a2]
.L496:
	st.w	[a15],d15
.L497:

; ..\USER\isr.c	   109  //	adc_pwm=(int)(adc_p*adc_error+adc_d*(adc_error-adc_lasterror));
; ..\USER\isr.c	   110  //	adc_lasterror=adc_error;
; ..\USER\isr.c	   111  
; ..\USER\isr.c	   112  	if(speed_flag==2)
; ..\USER\isr.c	   113  	{
; ..\USER\isr.c	   114  //    	out_line();
; ..\USER\isr.c	   115  
; ..\USER\isr.c	   116  
	movh.a	a15,#@his(speed_flag)
	lea	a15,[a15]@los(speed_flag)
	ld.w	d15,[a15]
.L498:
	jne	d15,#2,.L4
.L4:

; ..\USER\isr.c	   117  	}
; ..\USER\isr.c	   118      if(speed_flag==1)
; ..\USER\isr.c	   119  	{
; ..\USER\isr.c	   120          speed1_power = -adc_pwm;
; ..\USER\isr.c	   121          speed2_power = +adc_pwm;
; ..\USER\isr.c	   122  
	movh.a	a15,#@his(speed_flag)
	lea	a15,[a15]@los(speed_flag)
	ld.w	d15,[a15]
.L499:
	jne	d15,#1,.L5
.L500:

; ..\USER\isr.c	   123          //out_line;
; ..\USER\isr.c	   124  	}
	movh.a	a15,#@his(speed1_power)
	lea	a15,[a15]@los(speed1_power)
.L501:
	movh.a	a2,#@his(adc_pwm)
	lea	a2,[a2]@los(adc_pwm)
	ld.w	d15,[a2]
.L502:
	rsub	d15,#0
.L503:
	st.w	[a15],d15
.L504:

; ..\USER\isr.c	   125  	if(speed_flag==0)
	movh.a	a15,#@his(speed2_power)
	lea	a15,[a15]@los(speed2_power)
.L505:
	movh.a	a2,#@his(adc_pwm)
	lea	a2,[a2]@los(adc_pwm)
	ld.w	d15,[a2]
.L506:
	st.w	[a15],d15
.L5:

; ..\USER\isr.c	   126  	{speed1_power=0;
; ..\USER\isr.c	   127  	speed2_power=0;
; ..\USER\isr.c	   128  
; ..\USER\isr.c	   129  	}
	movh.a	a15,#@his(speed_flag)
	lea	a15,[a15]@los(speed_flag)
	ld.w	d15,[a15]
.L507:
	jne	d15,#0,.L6
.L508:

; ..\USER\isr.c	   130  //if(stop_flag)
	movh.a	a15,#@his(speed1_power)
	lea	a15,[a15]@los(speed1_power)
.L509:
	mov	d15,#0
.L510:
	st.w	[a15],d15
.L511:

; ..\USER\isr.c	   131  //{speed1_power=-500;
	movh.a	a15,#@his(speed2_power)
	lea	a15,[a15]@los(speed2_power)
.L512:
	mov	d15,#0
.L513:
	st.w	[a15],d15
.L6:

; ..\USER\isr.c	   132  //speed2_power=-500;
; ..\USER\isr.c	   133  //
; ..\USER\isr.c	   134  //
; ..\USER\isr.c	   135  //
; ..\USER\isr.c	   136  //}
; ..\USER\isr.c	   137  //    speed1_power = 800-adc_pwm;
; ..\USER\isr.c	   138  //    speed2_power = 800+adc_pwm;
; ..\USER\isr.c	   139  
; ..\USER\isr.c	   140  
; ..\USER\isr.c	   141  //       speed1_power = -adc_pwm;
; ..\USER\isr.c	   142  //       speed2_power = +adc_pwm;
; ..\USER\isr.c	   143  
; ..\USER\isr.c	   144  //	        if(out1>=limit_out)out1=limit_out;
; ..\USER\isr.c	   145  //	        if(out1<=-limit_out)out1=-limit_out;
; ..\USER\isr.c	   146  //	        if(out2>=limit_out)out2=limit_out;
; ..\USER\isr.c	   147  //	        if(out2<=-limit_out)out2=-limit_out;
; ..\USER\isr.c	   148  	//    	        increase=0;
; ..\USER\isr.c	   149  //	        speed1_power = out1+increase;
; ..\USER\isr.c	   150  //	        speed2_power = out2-increase;
; ..\USER\isr.c	   151  
; ..\USER\isr.c	   152  //	        speed1_power = -adc_pwm+out1;
; ..\USER\isr.c	   153  //	        speed2_power = +adc_pwm+out2;
; ..\USER\isr.c	   154  	        //out_line();
; ..\USER\isr.c	   155  //        speed1_power = -adc_pwm;
; ..\USER\isr.c	   156  //	        speed2_power = +adc_pwm;
; ..\USER\isr.c	   157  //	    Yuan();
; ..\USER\isr.c	   158  
; ..\USER\isr.c	   159  //	Road_Lenth=Road_Lenth+(encoder1+encoder2)/12;
; ..\USER\isr.c	   160  //
; ..\USER\isr.c	   161  //
; ..\USER\isr.c	   162  //
; ..\USER\isr.c	   163  //
; ..\USER\isr.c	   164  //	        	 yuan_Angle1=road_kp*(Road_Lenth);
; ..\USER\isr.c	   165  //
; ..\USER\isr.c	   166  //	         if(icm_gyro_x<-5 && icm_gyro_x >-20)
; ..\USER\isr.c	   167  //	             {
; ..\USER\isr.c	   168  //
; ..\USER\isr.c	   169  //
; ..\USER\isr.c	   170  //
; ..\USER\isr.c	   171  //
; ..\USER\isr.c	   172  //	             }
; ..\USER\isr.c	   173  //	             else if(icm_gyro_x!=0){
; ..\USER\isr.c	   174  //	           	  yuan_Angle=yuan_Angle+icm_gyro_x+14;
; ..\USER\isr.c	   175  //	             }
; ..\USER\isr.c	   176  //	         YuanPwm=(int)(Yuan_PWM_Kp*(yuan_Angle1-yuan_Angle)+Yuan_PWM_Kd*(icm_gyro_x));
; ..\USER\isr.c	   177  
; ..\USER\isr.c	   178  //	         if(YuanPwm>1000)YuanPwm=1000;
; ..\USER\isr.c	   179  //	             if(YuanPwm<-1000)YuanPwm=-1000;
; ..\USER\isr.c	   180  //
; ..\USER\isr.c	   181  //	//             speed1_power=-YuanPwm+out1;
; ..\USER\isr.c	   182  //	//             speed2_power=+YuanPwm+out1;
; ..\USER\isr.c	   183  //
; ..\USER\isr.c	   184  //	             speed1_power=-YuanPwm+out1;
; ..\USER\isr.c	   185  //	             speed2_power=+YuanPwm+out1;
; ..\USER\isr.c	   186  
; ..\USER\isr.c	   187  
; ..\USER\isr.c	   188         if(stop_flag)
; ..\USER\isr.c	   189         {
; ..\USER\isr.c	   190  
; ..\USER\isr.c	   191      	   stop_road=stop_road+(encoder2+encoder1)/2;
; ..\USER\isr.c	   192  
	movh.a	a15,#@his(stop_flag)
	lea	a15,[a15]@los(stop_flag)
	ld.w	d15,[a15]
.L514:
	jeq	d15,#0,.L7
.L515:

; ..\USER\isr.c	   193            if(stop_road<10000)
; ..\USER\isr.c	   194            {  set_speed=50;
; ..\USER\isr.c	   195  	        speed1_power = out1;
	movh.a	a15,#@his(stop_road)
	lea	a15,[a15]@los(stop_road)
.L516:
	movh.a	a2,#@his(stop_road)
	lea	a2,[a2]@los(stop_road)
	ld.w	d0,[a2]
.L517:
	movh.a	a2,#@his(encoder2)
	lea	a2,[a2]@los(encoder2)
	ld.h	d1,[a2]
.L518:
	movh.a	a2,#@his(encoder1)
	lea	a2,[a2]@los(encoder1)
	ld.h	d15,[a2]
.L519:
	add	d1,d15
.L520:
	ge	d15,d1,#0
	caddn	d1,d15,#1
	sha	d1,#-1
.L521:
	add	d0,d1
.L522:
	st.w	[a15],d0
.L523:

; ..\USER\isr.c	   196  	        speed2_power = out1;
; ..\USER\isr.c	   197  
	movh.a	a15,#@his(stop_road)
	lea	a15,[a15]@los(stop_road)
	ld.w	d15,[a15]
.L524:
	mov	d0,#10000
.L525:
	jge	d15,d0,.L8
.L526:

; ..\USER\isr.c	   198            }
	movh.a	a15,#@his(set_speed)
	lea	a15,[a15]@los(set_speed)
.L527:
	mov	d15,#50
.L528:
	st.w	[a15],d15
.L529:

; ..\USER\isr.c	   199            else {
	movh.a	a15,#@his(speed1_power)
	lea	a15,[a15]@los(speed1_power)
.L530:
	movh.a	a2,#@his(out1)
	lea	a2,[a2]@los(out1)
	ld.w	d15,[a2]
.L531:
	st.w	[a15],d15
.L532:

; ..\USER\isr.c	   200  
	movh.a	a15,#@his(speed2_power)
	lea	a15,[a15]@los(speed2_power)
.L533:
	movh.a	a2,#@his(out1)
	lea	a2,[a2]@los(out1)
	ld.w	d15,[a2]
.L534:
	st.w	[a15],d15
.L535:
	j	.L9
.L8:

; ..\USER\isr.c	   201          	  speed1_power=-500;
; ..\USER\isr.c	   202          	  speed2_power=-500;
; ..\USER\isr.c	   203  
; ..\USER\isr.c	   204            }
; ..\USER\isr.c	   205  
	movh.a	a15,#@his(speed1_power)
	lea	a15,[a15]@los(speed1_power)
.L536:
	mov	d15,#-500
.L537:
	st.w	[a15],d15
.L538:

; ..\USER\isr.c	   206         }
	movh.a	a15,#@his(speed2_power)
	lea	a15,[a15]@los(speed2_power)
.L539:
	mov	d15,#-500
.L540:
	st.w	[a15],d15
.L9:
.L7:

; ..\USER\isr.c	   207         if(lose_stop_flag)
; ..\USER\isr.c	   208         {speed1_power=0;
; ..\USER\isr.c	   209  
; ..\USER\isr.c	   210         speed2_power=0;
; ..\USER\isr.c	   211  
	movh.a	a15,#@his(lose_stop_flag)
	lea	a15,[a15]@los(lose_stop_flag)
	ld.w	d15,[a15]
.L541:
	jeq	d15,#0,.L10
.L542:

; ..\USER\isr.c	   212         }
	movh.a	a15,#@his(speed1_power)
	lea	a15,[a15]@los(speed1_power)
.L543:
	mov	d15,#0
.L544:
	st.w	[a15],d15
.L545:

; ..\USER\isr.c	   213        // speed1_power=2000;
; ..\USER\isr.c	   214        // speed2_power=2000;
	movh.a	a15,#@his(speed2_power)
	lea	a15,[a15]@los(speed2_power)
.L546:
	mov	d15,#0
.L547:
	st.w	[a15],d15
.L10:

; ..\USER\isr.c	   215         speed_pid(encoder1,encoder2,600);
; ..\USER\isr.c	   216  	        speed1_power = out1;
; ..\USER\isr.c	   217  	        speed2_power = out1;
; ..\USER\isr.c	   218  	        	    lcd_showstr(0,4,"encoder1");
; ..\USER\isr.c	   219  	        	 	lcd_showint16(80,4 ,encoder1);
	movh.a	a15,#@his(encoder1)
	lea	a15,[a15]@los(encoder1)
	ld.h	d4,[a15]
.L548:
	movh.a	a15,#@his(encoder2)
	lea	a15,[a15]@los(encoder2)
	ld.h	d5,[a15]
.L549:
	mov	d6,#600
	call	speed_pid
.L550:

; ..\USER\isr.c	   220  	        if(speed1_power>=limit_out)speed1_power=limit_out;
	movh.a	a15,#@his(speed1_power)
	lea	a15,[a15]@los(speed1_power)
.L551:
	movh.a	a2,#@his(out1)
	lea	a2,[a2]@los(out1)
	ld.w	d15,[a2]
.L552:
	st.w	[a15],d15
.L553:

; ..\USER\isr.c	   221  	        if(speed1_power<=-limit_out)speed1_power=-limit_out;
	movh.a	a15,#@his(speed2_power)
	lea	a15,[a15]@los(speed2_power)
.L554:
	movh.a	a2,#@his(out1)
	lea	a2,[a2]@los(out1)
	ld.w	d15,[a2]
.L555:
	st.w	[a15],d15
.L556:

; ..\USER\isr.c	   222  	        if(speed2_power>=limit_out)speed2_power=limit_out;
	mov	d4,#0
.L557:
	mov	d5,#4
.L558:
	movh.a	a4,#@his(.1.str)
	lea	a4,[a4]@los(.1.str)
	call	lcd_showstr
.L559:

; ..\USER\isr.c	   223  	        if(speed2_power<=-limit_out)speed2_power=-limit_out;
	mov	d4,#80
.L560:
	mov	d5,#4
.L561:
	movh.a	a15,#@his(encoder1)
	lea	a15,[a15]@los(encoder1)
	ld.h	d6,[a15]
	call	lcd_showint16
.L562:

; ..\USER\isr.c	   224  
	movh.a	a15,#@his(speed1_power)
	lea	a15,[a15]@los(speed1_power)
	ld.w	d15,[a15]
.L563:
	movh.a	a15,#@his(limit_out)
	lea	a15,[a15]@los(limit_out)
	ld.w	d0,[a15]
.L564:
	jlt	d15,d0,.L11
.L565:
	movh.a	a15,#@his(speed1_power)
	lea	a15,[a15]@los(speed1_power)
.L566:
	movh.a	a2,#@his(limit_out)
	lea	a2,[a2]@los(limit_out)
	ld.w	d15,[a2]
.L567:
	st.w	[a15],d15
.L11:

; ..\USER\isr.c	   225  
	movh.a	a15,#@his(speed1_power)
	lea	a15,[a15]@los(speed1_power)
	ld.w	d15,[a15]
.L568:
	movh.a	a15,#@his(limit_out)
	lea	a15,[a15]@los(limit_out)
	ld.w	d0,[a15]
.L569:
	rsub	d0,#0
.L570:
	jlt	d0,d15,.L12
.L571:
	movh.a	a15,#@his(speed1_power)
	lea	a15,[a15]@los(speed1_power)
.L572:
	movh.a	a2,#@his(limit_out)
	lea	a2,[a2]@los(limit_out)
	ld.w	d15,[a2]
.L573:
	rsub	d15,#0
.L574:
	st.w	[a15],d15
.L12:

; ..\USER\isr.c	   226  	        if(speed1_power>=0) //电机1   正转 设置占空比为 百分之 (1000/GTM_ATOM0_PWM_DUTY_MAX*100)
	movh.a	a15,#@his(speed2_power)
	lea	a15,[a15]@los(speed2_power)
	ld.w	d15,[a15]
.L575:
	movh.a	a15,#@his(limit_out)
	lea	a15,[a15]@los(limit_out)
	ld.w	d0,[a15]
.L576:
	jlt	d15,d0,.L13
.L577:
	movh.a	a15,#@his(speed2_power)
	lea	a15,[a15]@los(speed2_power)
.L578:
	movh.a	a2,#@his(limit_out)
	lea	a2,[a2]@los(limit_out)
	ld.w	d15,[a2]
.L579:
	st.w	[a15],d15
.L13:

; ..\USER\isr.c	   227  	           	   	                {
	movh.a	a15,#@his(speed2_power)
	lea	a15,[a15]@los(speed2_power)
	ld.w	d15,[a15]
.L580:
	movh.a	a15,#@his(limit_out)
	lea	a15,[a15]@los(limit_out)
	ld.w	d0,[a15]
.L581:
	rsub	d0,#0
.L582:
	jlt	d0,d15,.L14
.L583:
	movh.a	a15,#@his(speed2_power)
	lea	a15,[a15]@los(speed2_power)
.L584:
	movh.a	a2,#@his(limit_out)
	lea	a2,[a2]@los(limit_out)
	ld.w	d15,[a2]
.L585:
	rsub	d15,#0
.L586:
	st.w	[a15],d15
.L14:

; ..\USER\isr.c	   228  	           	   	                    pwm_duty(MOTOR1_A, speed1_power+left_pwm);
; ..\USER\isr.c	   229  	           	   	                    pwm_duty(MOTOR1_B, 0);
; ..\USER\isr.c	   230  	           	   	                }
	movh.a	a15,#@his(speed1_power)
	lea	a15,[a15]@los(speed1_power)
	ld.w	d15,[a15]
.L587:
	jlt	d15,#0,.L15
.L588:

; ..\USER\isr.c	   231  	           	   	                else                //电机1   反转
; ..\USER\isr.c	   232  	           	   	                {
	mov	d4,#4
.L589:
	movh.a	a15,#@his(speed1_power)
	lea	a15,[a15]@los(speed1_power)
	ld.w	d5,[a15]
.L590:
	movh.a	a15,#@his(left_pwm)
	lea	a15,[a15]@los(left_pwm)
	ld.w	d15,[a15]
.L591:
	add	d5,d15
	call	pwm_duty
.L592:

; ..\USER\isr.c	   233  	           	   	                    pwm_duty(MOTOR1_A, 0);
	mov	d4,#11
.L593:
	mov	d5,#0
	call	pwm_duty
.L594:
	j	.L16
.L15:

; ..\USER\isr.c	   234  	           	   	                    pwm_duty(MOTOR1_B, -speed1_power+left_pwm);
; ..\USER\isr.c	   235  	           	   	                }
; ..\USER\isr.c	   236  	         if(speed2_power>=0) //电机2   正转
; ..\USER\isr.c	   237  	           	   	                {
	mov	d4,#4
.L595:
	mov	d5,#0
	call	pwm_duty
.L596:

; ..\USER\isr.c	   238  	           	   	                    pwm_duty(MOTOR2_A, speed2_power+right_pwm);
	mov	d4,#11
.L597:
	movh.a	a15,#@his(speed1_power)
	lea	a15,[a15]@los(speed1_power)
	ld.w	d5,[a15]
.L598:
	rsub	d5,#0
.L599:
	movh.a	a15,#@his(left_pwm)
	lea	a15,[a15]@los(left_pwm)
	ld.w	d15,[a15]
.L600:
	add	d5,d15
	call	pwm_duty
.L16:

; ..\USER\isr.c	   239  	           	   	                    pwm_duty(MOTOR2_B, 0);
; ..\USER\isr.c	   240  	           	   	                }
	movh.a	a15,#@his(speed2_power)
	lea	a15,[a15]@los(speed2_power)
	ld.w	d15,[a15]
.L601:
	jlt	d15,#0,.L17
.L602:

; ..\USER\isr.c	   241  	           	   	                else                //电机2   反转
; ..\USER\isr.c	   242  	           	   	                {
	mov	d4,#19
.L603:
	movh.a	a15,#@his(speed2_power)
	lea	a15,[a15]@los(speed2_power)
	ld.w	d5,[a15]
.L604:
	movh.a	a15,#@his(right_pwm)
	lea	a15,[a15]@los(right_pwm)
	ld.w	d15,[a15]
.L605:
	add	d5,d15
	call	pwm_duty
.L606:

; ..\USER\isr.c	   243  	           	   	                    pwm_duty(MOTOR2_A, 0);
	mov	d4,#26
.L607:
	mov	d5,#0
	call	pwm_duty
.L608:
	j	.L18
.L17:

; ..\USER\isr.c	   244  	           	   	                    pwm_duty(MOTOR2_B, -speed2_power+right_pwm);
; ..\USER\isr.c	   245  	           	   	                }
; ..\USER\isr.c	   246  	Flag_10ms++;
; ..\USER\isr.c	   247  
	mov	d4,#19
.L609:
	mov	d5,#0
	call	pwm_duty
.L610:

; ..\USER\isr.c	   248  
	mov	d4,#26
.L611:
	movh.a	a15,#@his(speed2_power)
	lea	a15,[a15]@los(speed2_power)
	ld.w	d5,[a15]
.L612:
	rsub	d5,#0
.L613:
	movh.a	a15,#@his(right_pwm)
	lea	a15,[a15]@los(right_pwm)
	ld.w	d15,[a15]
.L614:
	add	d5,d15
	call	pwm_duty
.L18:

; ..\USER\isr.c	   249  	PIT_CLEAR_FLAG(CCU6_0, PIT_CH0);
; ..\USER\isr.c	   250  
	movh.a	a15,#@his(Flag_10ms)
	lea	a15,[a15]@los(Flag_10ms)
	movh.a	a2,#@his(Flag_10ms)
	lea	a2,[a2]@los(Flag_10ms)
	ld.w	d15,[a2]
.L615:
	add	d15,#1
	st.w	[a15],d15
.L616:

; ..\USER\isr.c	   251  }
; ..\USER\isr.c	   252  
; ..\USER\isr.c	   253  
	mov	d4,#0
	call	IfxCcu6_getAddress
	mov	d8,#7
.L256:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     2   * \file IfxCcu6.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     3   * \brief CCU6  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     4   * \ingroup IfxLld_Ccu6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    45   * \defgroup IfxLld_Ccu6_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    46   * \ingroup IfxLld_Ccu6_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    47   * \defgroup IfxLld_Ccu6_Std_Operative Operative Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    48   * \ingroup IfxLld_Ccu6_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    49   * \defgroup IfxLld_Ccu6_Std_Utility Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    50   * \ingroup IfxLld_Ccu6_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    51   * \defgroup IfxLld_Ccu6_Std_Configuration Configuration Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    52   * \ingroup IfxLld_Ccu6_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    53   * \defgroup IfxLld_Ccu6_Std_IO IO Pin Configuration Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    54   * \ingroup IfxLld_Ccu6_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    55   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    56  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    57  #ifndef IFXCCU6_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    58  #define IFXCCU6_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    59  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    60  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    61  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    62  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    63  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    64  #include "_Impl/IfxCcu6_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    65  #include "Src/Std/IfxSrc.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    66  #include "Cpu/Std/IfxCpu_Intrinsics.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    67  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    68  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    69  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    70  #include "_PinMap/IfxCcu6_PinMap.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    71  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    72  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    73  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    74  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    75  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    76  /** \addtogroup IfxLld_Ccu6_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    77   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    78  /** \brief Input selection, ( CC6x capture input / CTRAP input / CCPOSx input )\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    79   * Definition in Ifx_CCU.PISEL0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    80   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    81  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    82  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    83      IfxCcu6_CaptureCompareInput_cC60   = IFX_CCU6_PISEL0_ISCC60_OFF,  /**< \brief CC60 capture input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    84      IfxCcu6_CaptureCompareInput_cC61   = IFX_CCU6_PISEL0_ISCC61_OFF,  /**< \brief CC61 capture input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    85      IfxCcu6_CaptureCompareInput_cC62   = IFX_CCU6_PISEL0_ISCC62_OFF,  /**< \brief CC62 capture input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    86      IfxCcu6_CaptureCompareInput_cTRAP  = IFX_CCU6_PISEL0_ISTRP_OFF,   /**< \brief CTRAP input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    87      IfxCcu6_CaptureCompareInput_cCPOS0 = IFX_CCU6_PISEL0_ISPOS0_OFF,  /**< \brief CCPOS0 input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    88      IfxCcu6_CaptureCompareInput_cCPOS1 = IFX_CCU6_PISEL0_ISPOS1_OFF,  /**< \brief CCPOS1 input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    89      IfxCcu6_CaptureCompareInput_cCPOS2 = IFX_CCU6_PISEL0_ISPOS2_OFF   /**< \brief CCPOS2 input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    90  } IfxCcu6_CaptureCompareInput;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    91  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    92  /** \brief Selection of actual input signal for the capture compare inputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    93   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    94  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    95  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    96      IfxCcu6_CaptureCompareInputSignal_a = 0,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    97      IfxCcu6_CaptureCompareInputSignal_b = 1,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    98      IfxCcu6_CaptureCompareInputSignal_c = 2,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    99      IfxCcu6_CaptureCompareInputSignal_d = 3   /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   100  } IfxCcu6_CaptureCompareInputSignal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   101  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   102  /** \brief capture/compare state to set / clear the CC6xST-bits
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   103   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   104  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   105  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   106      IfxCcu6_CaptureCompareState_set    = 0, /**< \brief Bit CC6xST is set */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   107      IfxCcu6_CaptureCompareState_clear  = 1, /**< \brief Bit CC6xST is cleared */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   108      IfxCcu6_CaptureCompareState_toggle = 2  /**< \brief Bit CC6xST is toggled */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   109  } IfxCcu6_CaptureCompareState;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   110  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   111  /** \brief Capture compare output pins
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   112   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   113  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   114  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   115      IfxCcu6_ChannelOut_cc0   = 0,  /**< \brief CC60 compare output CC0 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   116      IfxCcu6_ChannelOut_cout0 = 1,  /**< \brief CC60 compare output COUT0 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   117      IfxCcu6_ChannelOut_cc1   = 2,  /**< \brief CC61 compare output CC1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   118      IfxCcu6_ChannelOut_cout1 = 3,  /**< \brief CC61 compare output COUT1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   119      IfxCcu6_ChannelOut_cc2   = 4,  /**< \brief CC62 compare output CC2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   120      IfxCcu6_ChannelOut_cout2 = 5,  /**< \brief CC62 compare output COUT2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   121      IfxCcu6_ChannelOut_cout3 = 6   /**< \brief CC63 compare output COUT3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   122  } IfxCcu6_ChannelOut;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   124  /** \brief Defines the input event leading to a counting action of the timer (T12 / T13)\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   125   * Definition in Ifx_CCU.PISEL2.B.ISCNT12 / Ifx_CCU.PISEL2.B.ISCNT13
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   126   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   127  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   128  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   129      IfxCcu6_CountingInputMode_internal        = 0, /**< \brief The T1x prescaler generates the counting events,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   130                                                      * Bit TCTR4.T1xCNT is not taken into account. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   131      IfxCcu6_CountingInputMode_manual          = 1, /**< \brief Bit TCTR4.T1xCNT written with 1 is a counting
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   132                                                      * event. The T1x prescaler is not taken into account */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   133      IfxCcu6_CountingInputMode_externalRising  = 2, /**< \brief The timer T1x is counting each rising edge
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   134                                                      * detected in the selected T1xHR signal */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   135      IfxCcu6_CountingInputMode_externalFalling = 3  /**< \brief The timer T1x is counting each falling edge
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   136                                                      * detected in the selected T1xHR signal */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   137  } IfxCcu6_CountingInputMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   138  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   139  /** \brief Controls whether the source signal for the sampling of the Hall input pattern (selected by HSYNC) is delayed by the Dead-Time Counter 0\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   140   * Definition in Ifx_CCU.T12MSEL.B.DBYP
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   141   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   142  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   143  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   144      IfxCcu6_DelayBypass_notActive = 0,  /**< \brief Dead-Time Counter 0 is generating a delay after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   145                                           * the source signal becomes active */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   146      IfxCcu6_DelayBypass_active    = 1   /**< \brief Dead-Time Counter 0 is not used for a delay */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   147  } IfxCcu6_DelayBypass;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   148  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   149  /** \brief Defines the event of signal T1xHR that can set the run bit T1xR by HW\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   150   * Definition in Ifx_CCU.TCTR2.B.T12RSEL / IIfx_CCU.TCTR2.B.T13RSEL
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   151   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   152  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   153  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   154      IfxCcu6_ExternalTriggerMode_disable     = 0,  /**< \brief The external setting of T1xR is disabled */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   155      IfxCcu6_ExternalTriggerMode_risingEdge  = 1,  /**< \brief Bit T1xR is set if a rising edge of signal T1xHR is
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   156                                                     * detected. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   157      IfxCcu6_ExternalTriggerMode_fallingEdge = 2,  /**< \brief Bit T1xR is set if a falling edge of signal T1xHR is
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   158                                                     * detected. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   159      IfxCcu6_ExternalTriggerMode_anyEdge     = 3   /**< \brief Bit T1xR is set if an edge of signal T1xHR is
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   160                                                     * detected */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   161  } IfxCcu6_ExternalTriggerMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   162  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   163  /** \brief Defines the source for the sampling of the Hall input pattern and the comparison to the current and the expected Hall pattern bit fields\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   164   * Definition in Ifx_CCU.T12MSEL.HSYNC
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   165   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   166  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   167  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   168      IfxCcu6_HallSensorTriggerMode_permanentCheck    = 0,  /**< \brief Any edge at any of the inputs CCPOSx, independent from any PWM
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   169                                                             * signal */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   170      IfxCcu6_HallSensorTriggerMode_cM63              = 1,  /**< \brief A T13 Compare-Match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   171      IfxCcu6_HallSensorTriggerMode_t13PM             = 2,  /**< \brief A T13 Period-Match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   172      IfxCcu6_HallSensorTriggerMode_off               = 3,  /**< \brief Hall sampling triggered by HW sources is switched off */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   173      IfxCcu6_HallSensorTriggerMode_t12PMCountingUp   = 4,  /**< \brief A T12 Period-Match while counting up (T12_PM and CDIR = 0) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   174      IfxCcu6_HallSensorTriggerMode_t12OMCountingDown = 5,  /**< \brief A T12 One-Match while counting down (T12_PM and CDIR = 1) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   175      IfxCcu6_HallSensorTriggerMode_cM61CountingUp    = 6,  /**< \brief A T12 Compare-Match of compare channel CC61 while counting up (CM_61 and CDIR = 0) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   176      IfxCcu6_HallSensorTriggerMode_cM61CountingDown  = 7   /**< \brief A T12 Compare-Match of compare channel CC61 while counting down (CM_61 and CDIR = 1) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   177  } IfxCcu6_HallSensorTriggerMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   178  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   179  /** \brief Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   180   * Description in Ifx_CCU.IEN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   181   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   182  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   183  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   184      IfxCcu6_InterruptSource_cc60RisingEdge   = IFX_CCU6_IS_ICC60R_OFF, /**< \brief Capture compare match rising edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   185                                                                          * enable for channel CC60 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   186      IfxCcu6_InterruptSource_cc60FallingEdge  = IFX_CCU6_IS_ICC60F_OFF, /**< \brief Capture compare match falling edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   187                                                                          * enable for channel CC60 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   188      IfxCcu6_InterruptSource_cc61RisingEdge   = IFX_CCU6_IS_ICC61R_OFF, /**< \brief Capture compare match rising edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   189                                                                          * enable for channel CC61 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   190      IfxCcu6_InterruptSource_cc61FallingEdge  = IFX_CCU6_IS_ICC61F_OFF, /**< \brief Capture compare match falling edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   191                                                                          * enable for channel CC61 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   192      IfxCcu6_InterruptSource_cc62RisingEdge   = IFX_CCU6_IS_ICC62R_OFF, /**< \brief Capture compare match rising edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   193                                                                          * enable for channel CC62 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   194      IfxCcu6_InterruptSource_cc62FallingEdge  = IFX_CCU6_IS_ICC62F_OFF, /**< \brief Capture compare match falling edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   195                                                                          * enable for channel CC62 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   196      IfxCcu6_InterruptSource_t12OneMatch      = IFX_CCU6_IS_T12OM_OFF,  /**< \brief Interrupt enable for T12 one-match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   197      IfxCcu6_InterruptSource_t12PeriodMatch   = IFX_CCU6_IS_T12PM_OFF,  /**< \brief Interrupt enable for T12 period-match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   198      IfxCcu6_InterruptSource_t13CompareMatch  = IFX_CCU6_IS_T13CM_OFF,  /**< \brief Interrupt enable for T13 compare-match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   199      IfxCcu6_InterruptSource_t13PeriodMatch   = IFX_CCU6_IS_T13PM_OFF,  /**< \brief Interrupt enable for T13 period-match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   200      IfxCcu6_InterruptSource_trap             = IFX_CCU6_IS_TRPF_OFF,   /**< \brief Interrupt enable for trap flag */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   201      IfxCcu6_InterruptSource_correctHallEvent = IFX_CCU6_IS_CHE_OFF,    /**< \brief Interrupt enable for correct hall event */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   202      IfxCcu6_InterruptSource_wrongHallEvent   = IFX_CCU6_IS_WHE_OFF     /**< \brief Interrupt enable for wrong hall event */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   203  } IfxCcu6_InterruptSource;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   204  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   205  /** \brief Selection of the trigger request source (next multi-channel event) for the shadow transfer MCM_ST from MCMPS to MCMP\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   206   * Definition in Ifx_CCU.MCMCTR.B.SWSEL
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   207   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   208  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   209  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   210      IfxCcu6_MultiChannelSwitchingSelect_noEvent                 = 0,  /**< \brief No trigger request will be generated */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   211      IfxCcu6_MultiChannelSwitchingSelect_correctHallEvent        = 1,  /**< \brief Correct Hall pattern detected (CM_CHE) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   212      IfxCcu6_MultiChannelSwitchingSelect_t13PeriodMatch          = 2,  /**< \brief T13 period-match detected (while counting up) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   213      IfxCcu6_MultiChannelSwitchingSelect_t12OneMatch             = 3,  /**< \brief T12 one-match (while counting down) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   214      IfxCcu6_MultiChannelSwitchingSelect_t12Channel1CompareMatch = 4,  /**< \brief T12 channel 1 compare-match detected (phase
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   215                                                                         * delay function) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   216      IfxCcu6_MultiChannelSwitchingSelect_t12PeriodMatch          = 5   /**< \brief T12 period match detected (while counting up) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   217  } IfxCcu6_MultiChannelSwitchingSelect;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   219  /** \brief Selection of the synchronization mechanism for the shadow transfer event MCM_ST\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   220   * Definition in Ifx_CCU.MCMCTR.B.SWSYN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   222  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   223  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   224      IfxCcu6_MultiChannelSwitchingSync_direct       = 0,  /**< \brief Direct, the trigger event immediately leads to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   225                                                            * shadow transfer */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   226      IfxCcu6_MultiChannelSwitchingSync_t13ZeroMatch = 1,  /**< \brief A T13 zero-match triggers the shadow transfer */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   227      IfxCcu6_MultiChannelSwitchingSync_t12ZeroMatch = 2   /**< \brief A T12 zero-match (while counting up) triggers the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   228                                                            * shadow transfer */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   229  } IfxCcu6_MultiChannelSwitchingSync;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   230  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   231  /** \brief Selection of service request outputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   232   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   233  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   234  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   235      IfxCcu6_ServiceRequest_0 = 0,      /**< \brief Service request output SR0  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   236      IfxCcu6_ServiceRequest_1,          /**< \brief Service request output SR1  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   237      IfxCcu6_ServiceRequest_2,          /**< \brief Service request output SR2  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   238      IfxCcu6_ServiceRequest_3           /**< \brief Service request output SR3  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   239  } IfxCcu6_ServiceRequest;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   240  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   241  /** \brief Enable/disable the sensitivity of the module to sleep signal\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   242   * Definition in Ifx_CCU6.CLC.B.EDIS
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   243   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   244  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   245  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   246      IfxCcu6_SleepMode_enable  = 0, /**< \brief enables sleep mode */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   247      IfxCcu6_SleepMode_disable = 1  /**< \brief disables sleep mode */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   248  } IfxCcu6_SleepMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   249  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   250  /** \brief OCDS Suspend Control (OCDS.SUS)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   252  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   253  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   254      IfxCcu6_SuspendMode_none = 0,  /**< \brief No suspend */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   255      IfxCcu6_SuspendMode_hard = 1,  /**< \brief Hard Suspend */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   256      IfxCcu6_SuspendMode_soft = 2   /**< \brief Soft Suspend */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   257  } IfxCcu6_SuspendMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   258  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   259  /** \brief Capture compare channel of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   261  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   262  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   263      IfxCcu6_T12Channel_0 = 0,      /**< \brief T12 channel CC60  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   264      IfxCcu6_T12Channel_1,          /**< \brief T12 channel CC61  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   265      IfxCcu6_T12Channel_2           /**< \brief T12 channel CC62  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   266  } IfxCcu6_T12Channel;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   267  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   268  /** \brief The operating mode for the T12 channels are defined by the bit fields Ifx_CCU.T12MSEL.MSEL6x.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   270  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   271  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   272      IfxCcu6_T12ChannelMode_off                                   = 0,  /**< \brief Capture/Compare modes switched off */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   273      IfxCcu6_T12ChannelMode_compareMode                           = 1,  /**< \brief Compare mode */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   274      IfxCcu6_T12ChannelMode_doubleRegisterCaptureRisingAndFalling = 4,  /**< \brief CC6xIN rising edge: T12 stored in CC6xR, falling edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   275      IfxCcu6_T12ChannelMode_doubleRegisterCaptureRising           = 5,  /**< \brief CC6xIN rising edge: CC6nSR stored in CC6xR, falling edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   276      IfxCcu6_T12ChannelMode_doubleRegisterCaptureFalling          = 6,  /**< \brief CC6xIN rising edge: CC6nSR stored in CC6xR, falling edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   277      IfxCcu6_T12ChannelMode_doubleRegisterCaptureAny              = 7,  /**< \brief CC6xIN any active edge: CC6nSR stored in CC6xR, any active edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   278      IfxCcu6_T12ChannelMode_hallSensor                            = 8,  /**< \brief Hall Sensor Mode, In order to properly enable this mode, all three MSEL6x fields have to be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   279                                                                          * programmed to Hall Sensor mode */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   280      IfxCcu6_T12ChannelMode_hysteresisLikecompare                 = 9,  /**< \brief Hysteresis-like compare mode */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   281      IfxCcu6_T12ChannelMode_multiInputCaptureRisingAndFalling     = 10, /**< \brief CC6xIN rising edge: T12 stored in CC6xR, CCPOSx falling edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   282      IfxCcu6_T12ChannelMode_multiInputCaptureFallingAndRising     = 11, /**< \brief CC6xIN falling edge: T12 stored in CC6xR, CCPOSx rising edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   283      IfxCcu6_T12ChannelMode_multiInputCaptureBothRising           = 12, /**< \brief CC6xIN rising edge: T12 stored in CC6xR, CCPOSx rising edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   284      IfxCcu6_T12ChannelMode_multiInputCaptureBothFalling          = 13, /**< \brief CC6xIN falling edge: T12 stored in CC6xR, CCPOSx falling edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   285      IfxCcu6_T12ChannelMode_multiInputCaptureAny                  = 14  /**< \brief CC6xIN any active edge : T12 stored in CC6xR, CCPOSx any active edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   286  } IfxCcu6_T12ChannelMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   287  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   288  /** \brief Counting direction of Timer12\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   289   * Definition in Ifx_CCU.TCTR0.B.CDIR
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   290   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   291  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   292  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   293      IfxCcu6_T12CountDirection_up   = 0, /**< \brief Counting up */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   294      IfxCcu6_T12CountDirection_down = 1  /**< \brief Counting down */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   295  } IfxCcu6_T12CountDirection;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   296  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   297  /** \brief Operating mode of Timer 12\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   298   * Definition in Ifx_CCU.TCTR0.B.CTM
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   299   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   300  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   301  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   302      IfxCcu6_T12CountMode_edgeAligned   = 0, /**< \brief T12 always counts up and continues counting
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   303                                               * from zero after reaching the period value. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   304      IfxCcu6_T12CountMode_centerAligned = 1  /**< \brief T12 counts down after detecting a period-match
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   305                                               * and counts up after detecting a one-match. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   306  } IfxCcu6_T12CountMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   307  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   308  /** \brief Delivers additional information to control the automatic set of bit T13R in the case that the trigger action defined by T13 trigger event control (T13TEC) is detected.\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   309   * Definition in Ifx_CCU.TCTR2.B.T13TED
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   310   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   311  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   312  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   313      IfxCcu6_T13TriggerDirection_noAction          = 0,  /**< \brief no action */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   314      IfxCcu6_T13TriggerDirection_onT12CountingUp   = 1,  /**< \brief while T12 is counting up */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   315      IfxCcu6_T13TriggerDirection_onT12CountingDown = 2,  /**< \brief while T12 is counting down */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   316      IfxCcu6_T13TriggerDirection_anyT12            = 3   /**< \brief independent on the count direction of T12 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   317  } IfxCcu6_T13TriggerDirection;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   319  /** \brief Selects the trigger event to start T13 (automatic set of T13R for synchronization to T12 compare signals)\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   320   * Definition in Ifx_CCU.TCTR2.B.T13TEC
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   321   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   322  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   323  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   324      IfxCcu6_T13TriggerEvent_noAction        = 0,  /**< \brief no action */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   325      IfxCcu6_T13TriggerEvent_onCC60RCompare  = 1,  /**< \brief set T13R on a T12 compare event on channel 0 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   326      IfxCcu6_T13TriggerEvent_onCC61RCompare  = 2,  /**< \brief set T13R on a T12 compare event on channel 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   327      IfxCcu6_T13TriggerEvent_onCC62RCompare  = 3,  /**< \brief set T13R on a T12 compare event on channel 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   328      IfxCcu6_T13TriggerEvent_onAnyT12Compare = 4,  /**< \brief set T13R on any T12 compare event (ch. 0, 1, 2) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   329      IfxCcu6_T13TriggerEvent_onT12Period     = 5,  /**< \brief set T13R upon a period-match of T12 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   330      IfxCcu6_T13TriggerEvent_onT12Zero       = 6,  /**< \brief set T13R upon a zero-match of T12 (while
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   331                                                     * counting up) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   332      IfxCcu6_T13TriggerEvent_onCCPOSxEdge    = 7   /**< \brief set T13R on any edge of inputs CCPOSx */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   333  } IfxCcu6_T13TriggerEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   334  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   335  /** \brief Timer number ( T12 / T13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   336   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   337  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   338  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   339      IfxCcu6_TimerId_t12 = 0,  /**< \brief Timer 12 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   340      IfxCcu6_TimerId_t13 = 1   /**< \brief Timer 13 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   341  } IfxCcu6_TimerId;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   342  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   343  /** \brief Selects the input clock for timers (T12 or T13) that is derived from the peripheral clock according to the equation\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   344   * Definition in Ifx_CCU.TCTR0.B.T12CLK / Ifx_CCU.TCTR0.B.T13CLK
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   345   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   346  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   347  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   348      IfxCcu6_TimerInputClock_fcc6      = 0, /**< \brief fcc6 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   349      IfxCcu6_TimerInputClock_fcc6By2   = 1, /**< \brief fcc6 / 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   350      IfxCcu6_TimerInputClock_fcc6By4   = 2, /**< \brief fcc6 / 4 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   351      IfxCcu6_TimerInputClock_fcc6By8   = 3, /**< \brief fcc6 / 8 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   352      IfxCcu6_TimerInputClock_fcc6By16  = 4, /**< \brief fcc6 / 16 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   353      IfxCcu6_TimerInputClock_fcc6By32  = 5, /**< \brief fcc6 / 32 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   354      IfxCcu6_TimerInputClock_fcc6By64  = 6, /**< \brief fcc6 / 64 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   355      IfxCcu6_TimerInputClock_fcc6By128 = 7  /**< \brief fcc6 / 128 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   356  } IfxCcu6_TimerInputClock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   357  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   358  /** \brief Selection of actual input signal for the timer inputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   359   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   360  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   361  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   362      IfxCcu6_TimerInputSignal_a = 0,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   363      IfxCcu6_TimerInputSignal_b = 1,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   364      IfxCcu6_TimerInputSignal_c = 2,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   365      IfxCcu6_TimerInputSignal_d = 3,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   366      IfxCcu6_TimerInputSignal_e = 0,  /**< \brief defines the input signal used as T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   367      IfxCcu6_TimerInputSignal_f = 1,  /**< \brief defines the input signal used as T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   368      IfxCcu6_TimerInputSignal_g = 2,  /**< \brief defines the input signal used as T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   369      IfxCcu6_TimerInputSignal_h = 3   /**< \brief defines the input signal used as T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   370  } IfxCcu6_TimerInputSignal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   371  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   372  /** \brief Timer (T12 / T13) run status\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   373   * Definition in Ifx_CCU.TCTR0.B.T12R and Ifx_CCU.TCTR0.B.T13R
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   374   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   375  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   376  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   377      IfxCcu6_TimerRunStatus_stopped = 0,  /**< \brief Timer T1x is stopped. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   378      IfxCcu6_TimerRunStatus_running = 1   /**< \brief Timer T1x is running. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   379  } IfxCcu6_TimerRunStatus;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   381  /** \brief Defines how the trap flag TRPF can be cleared after the trap input condition is no longer valid (either by CTRAP = 1 or by TRPPEN = 0)\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   382   * Definition in Ifx_CCU.TRPCTR.B.TRPM2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   383   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   384  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   385  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   386      IfxCcu6_TrapMode_automatic = 0,  /**< \brief Bit TRPF is cleared by HW */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   387      IfxCcu6_TrapMode_manual    = 1   /**< \brief Bit TRPF stays 0, It has to be cleared by SW by writing
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   388                                        * ISR.RTRPF = 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   389  } IfxCcu6_TrapMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   390  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   391  /** \brief Defines the behavior of the selected outputs when leaving the trap state, after the trap condition has become inactive again\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   392   * Definition in Ifx_CCU.TRPCTR.B.TRPMx (x = 0, 1)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   394  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   395  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   396      IfxCcu6_TrapState_t12Sync   = 0, /**< \brief The trap state is left when a zero-match
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   397                                        * of T12 (while counting up) is detected */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   398      IfxCcu6_TrapState_t13Sync   = 1, /**< \brief The trap state is left when a zeromatch
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   399                                        * of T13 is detected */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   400      IfxCcu6_TrapState_immediate = 3  /**< \brief The trap state is left immediately without any synchronization to T12 or T13 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   401  } IfxCcu6_TrapState;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   402  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   403  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   404  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   405  /** \addtogroup IfxLld_Ccu6_Std_Operative
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   406   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   407  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   408  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   409  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   410  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   411  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   412  /** \brief Clears the counters of the Timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   413   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   414   * \param t12 Timer12 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   415   * \param t13 Timer13 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   416   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   417   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   418  IFX_INLINE void IfxCcu6_clearCounter(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   419  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   420  /** \brief Clears all the three dead-time counter channels to zero.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   421   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   422   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   423   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   424  IFX_INLINE void IfxCcu6_clearDeadTimeCounters(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   425  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   426  /** \brief Clears the selected interrupt flag
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   427   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   428   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   429   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   430   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   431  IFX_INLINE void IfxCcu6_clearInterruptStatusFlag(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   432  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   433  /** \brief Clears the T12  One notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   434   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   435   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   436   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   437  IFX_INLINE void IfxCcu6_clearT12OneNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   438  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   439  /** \brief Clears the T12  period notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   440   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   441   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   442   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   443  IFX_INLINE void IfxCcu6_clearT12PeriodNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   444  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   445  /** \brief Clears the T13  compare notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   446   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   449  IFX_INLINE void IfxCcu6_clearT13CompareNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   451  /** \brief Returns the Timer pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   452   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   453   * \return Timer pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   454   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   455  IFX_INLINE volatile uint32 *IfxCcu6_getT12TimerPointer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   456  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   457  /** \brief Returns the status of module enabled or disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   458   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   459   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   460   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   461  IFX_INLINE boolean IfxCcu6_isModuleEnabled(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   462  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   463  /** \brief Returns the status of T12 one notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   464   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   465   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   466   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   467  IFX_INLINE boolean IfxCcu6_isT12OneNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   468  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   469  /** \brief Returns the status of T12 period notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   470   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   471   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   472   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   473  IFX_INLINE boolean IfxCcu6_isT12PeriodNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   474  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   475  /** \brief Returns the status of T13 compare notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   476   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   477   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   479  IFX_INLINE boolean IfxCcu6_isT13CompareNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   481  /** \brief Sets the input event leading to a counting action of Timers (T12 / T13).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   482   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   483   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   484   * \param mode Input event leading to a counting action of the timer (T12 / T13)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   485   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   486   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   487  IFX_INLINE void IfxCcu6_setCountingInputMode(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer, IfxCcu6_CountingInputMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   488  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   489  /** \brief Sets the current hall pattern for the multichannel mode (writes into shadow register)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   490   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   491   * \param pattern Current hall pattern
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   492   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   493   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   494  IFX_INLINE void IfxCcu6_setCurrentHallPattern(Ifx_CCU6 *ccu6, uint8 pattern);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   495  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   496  /** \brief Sets the delay between switching from the passive state to the active state of the selected outputs (dead time)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   497   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   498   * \param value Value of the dead time to be induced
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   499   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   500   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   501  IFX_INLINE void IfxCcu6_setDeadTimeValue(Ifx_CCU6 *ccu6, uint8 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   503  /** \brief Sets the expected hall pattern for the multichannel mode (writes into shadow register)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   504   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   505   * \param pattern Expected hall pattern
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   506   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   507   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   508  IFX_INLINE void IfxCcu6_setExpectedHallPattern(Ifx_CCU6 *ccu6, uint8 pattern);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   509  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   510  /** \brief Sets the event of signal T1xHR that can set the run bit T1xR by HW
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   511   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   512   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   513   * \param mode External trigger mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   514   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   515   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   516  IFX_INLINE void IfxCcu6_setExternalRunMode(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer, IfxCcu6_ExternalTriggerMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   517  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   518  /** \brief Sets source for the sampling of the Hall input pattern and the comparison to the current and the expected Hall pattern bit fields
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   519   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   520   * \param mode Hall sensor input trigger event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   521   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   523  IFX_INLINE void IfxCcu6_setHallSensorTriggerMode(Ifx_CCU6 *ccu6, IfxCcu6_HallSensorTriggerMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   525  /** \brief Sets the input clock for timers (T12 or T13)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   526   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   527   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   528   * \param frequency Input clock for timers (T12 or T13)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   530   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   531  IFX_INLINE void IfxCcu6_setInputClockFrequency(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer, IfxCcu6_TimerInputClock frequency);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   532  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   533  /** \brief Sets the selected interrupt flag
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   534   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   535   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   536   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   537   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   538  IFX_INLINE void IfxCcu6_setInterruptStatusFlag(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   539  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   540  /** \brief Sets the output pattern for the multichannel mode (writes into shadow register)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   541   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   542   * \param pattern Output pattern for the multichannel mode.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   543   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   544   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   545  IFX_INLINE void IfxCcu6_setMultiChannelPwmPattern(Ifx_CCU6 *ccu6, uint8 pattern);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   546  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   547  /** \brief Sets the trigger request source (next multi-channel event) for the shadow transfer MCM_ST from MCMPS to MCMP
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   548   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   549   * \param mode Trigger request source (next multi-channel event) for the shadow transfer MCM_ST
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   550   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   551   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   552  IFX_INLINE void IfxCcu6_setMultiChannelSwitchingMode(Ifx_CCU6 *ccu6, IfxCcu6_MultiChannelSwitchingSelect mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   553  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   554  /** \brief Sets the synchronization mechanism of the shadow transfer event MCM_ST\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   555   * if it has been requested before (flag R set by an event selected by SWSEL) and if MCMEN = 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   556   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   557   * \param sync Synchronization mechanism of the shadow transfer event MCM_ST
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   558   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   559   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   560  IFX_INLINE void IfxCcu6_setMultiChannelSwitchingSync(Ifx_CCU6 *ccu6, IfxCcu6_MultiChannelSwitchingSync sync);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   561  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   562  /** \brief Sets the state of the corresponding compare channel, that is considered to be the passive state
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   563   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   564   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   565   * \param state FALSE: passive state when CC6xST == 0\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   566   * TRUE : passive state when CC6xST == 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   567   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   568   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   569  IFX_INLINE void IfxCcu6_setOutputPassiveState(Ifx_CCU6 *ccu6, IfxCcu6_ChannelOut channelOut, boolean state);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   570  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   571  /** \brief Enables / Disables the single shot mode of Timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   572   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   573   * \param t12 Timer12 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   574   * \param t13 Timer13 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   575   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   576   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   577  IFX_INLINE void IfxCcu6_setSingleShotModeEnable(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   579  /** \brief Sets the operating mode of the Timer12 capture/compare channels
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   580   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   581   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   582   * \param mode The operating mode for the T12 channels
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   583   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   584   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   585  IFX_INLINE void IfxCcu6_setT12ChannelMode(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel, IfxCcu6_T12ChannelMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   586  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   587  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   588   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   589   * \param mode Operating mode of Timer 12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   590   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   591   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   592  IFX_INLINE void IfxCcu6_setT12CountMode(Ifx_CCU6 *ccu6, IfxCcu6_T12CountMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   593  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   594  /** \brief Sets the 16-bit counter value of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   595   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   596   * \param value Counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   597   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   598   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   599  IFX_INLINE void IfxCcu6_setT12CounterValue(Ifx_CCU6 *ccu6, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   600  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   601  /** \brief Sets the period value that leads Timer12 counter value to a period-match
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   602   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   603   * \param value Period value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   604   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   605   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   606  IFX_INLINE void IfxCcu6_setT12PeriodValue(Ifx_CCU6 *ccu6, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   607  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   608  /** \brief Sets the 16-bit compare value of Timer13 (writes into shadow register)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   609   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   610   * \param value Compare value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   611   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   612   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   613  IFX_INLINE void IfxCcu6_setT13CompareValue(Ifx_CCU6 *ccu6, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   614  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   615  /** \brief Sets the 16-bit counter value of Timer13
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   616   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   617   * \param value counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   618   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   619   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   620  IFX_INLINE void IfxCcu6_setT13CounterValue(Ifx_CCU6 *ccu6, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   621  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   622  /** \brief Sets the period value that leads Timer13 counter value to a period-match
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   623   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   624   * \param value period value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   625   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   626   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   627  IFX_INLINE void IfxCcu6_setT13PeriodValue(Ifx_CCU6 *ccu6, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   628  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   629  /** \brief Sets the Timer13 trigger event direction
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   630   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   631   * \param direction T13 trigger event direction
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   632   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   634  IFX_INLINE void IfxCcu6_setT13TriggerEventDirection(Ifx_CCU6 *ccu6, IfxCcu6_T13TriggerDirection direction);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   636  /** \brief Sets the trigger event to start Timer13 (automatic set of T13R for synchronization to Timer12 compare signals)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   637   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   638   * \param mode The trigger event to start T13
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   639   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   640   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   641  IFX_INLINE void IfxCcu6_setT13TriggerEventMode(Ifx_CCU6 *ccu6, IfxCcu6_T13TriggerEvent mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   642  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   643  /** \brief Sets the mode of clearing the trap flag TRPF after the trap input condition is no longer valid
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   644   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   645   * \param mode Trap mode selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   646   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   647   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   648  IFX_INLINE void IfxCcu6_setTrapMode(Ifx_CCU6 *ccu6, IfxCcu6_TrapMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   649  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   650  /** \brief Sets behaviour of the selected outputs when leaving the trap state after the trap condition has become inactive again.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   651   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   652   * \param state Trap state selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   653   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   654   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   655  IFX_INLINE void IfxCcu6_setTrapState(Ifx_CCU6 *ccu6, IfxCcu6_TrapState state);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   656  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   657  /** \brief starts the timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   658   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   659   * \param t12 Timer12 start choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   660   * \param t13 Timer13 start choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   661   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   662   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   663  IFX_INLINE void IfxCcu6_startTimer(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   664  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   665  /** \brief starts the timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   666   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   667   * \param t12 Timer12 stop choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   668   * \param t13 Timer13 stop choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   669   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   670   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   671  IFX_INLINE void IfxCcu6_stopTimer(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   672  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   673  /** \brief Updates the hall pattern (current hall, expected hall, moduleation output), in a single write
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   674   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   675   * \param currentHall Current hall pattern
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   676   * \param expectedHall Expected hall pattern
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   677   * \param output Output pattern for the multichannel mode.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   678   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   679   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   680  IFX_INLINE void IfxCcu6_updateHallPattern(Ifx_CCU6 *ccu6, uint8 currentHall, uint8 expectedHall, uint8 output);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   681  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   682  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   683  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   684  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   685  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   686  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   687   * \param ccu6 Specifies Ccu6 module
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   688   * \param outputLine Output Line
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   689   * \param selectedTrigger Trigger selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   690   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   691   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   692  IFX_EXTERN void IfxCcu6_connectTrigger(Ifx_CCU6 *ccu6, IfxCcu6_TrigOut outputLine, IfxCcu6_TrigSel selectedTrigger);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   693  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   694  /** \brief Routes the interrupt node pointer to the selected service requests
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   695   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   696   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   697   * \param serviceRequest Selection of service request outputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   698   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   699   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   700  IFX_EXTERN void IfxCcu6_routeInterruptNode(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source, IfxCcu6_ServiceRequest serviceRequest);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   701  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   702  /** \brief Sets the passive state level of the PWM outputs of the module
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   703   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   704   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   705   * \param state FALSE: The passive level is 0.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   706   * TRUE : The passive level is 1.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   707   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   708   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   709  IFX_EXTERN void IfxCcu6_setOutputPassiveLevel(Ifx_CCU6 *ccu6, IfxCcu6_ChannelOut channelOut, boolean state);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   710  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   711  /** \brief Sets software-control (independent set and clear conditions) for the Timer12 channel state bits CC6xST (x=0,1,2)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   712   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   713   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   714   * \param state capture/compare state selection (set / clear / toggle)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   715   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   716   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   717  IFX_EXTERN void IfxCcu6_setT12CaptureCompareState(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel, IfxCcu6_CaptureCompareState state);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   718  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   719  /** \brief Sets the 16-bit compare value of Timer12 (writes into shadow registers)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   720   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   721   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   722   * \param value Compare value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   723   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   724   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   725  IFX_EXTERN void IfxCcu6_setT12CompareValue(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   726  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   727  /** \brief Sets the frequency and clock input of the Timer 12.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   728   * Caution: If desired frequency cannot achieved (by successive divisions by 2) :
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   729   * Then the nearest frequency value is set ( >= desired value)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   730   * The resulting frequency is captured in the handler element : CaptureFrequency.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   731   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   732   * \param frequency Requested timer frequency in Hz
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   733   * \param period period value to be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   734   * \param countMode Counting mode of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   735   * \return Zero, if the function failed to fulfill requested frequency and resolution\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   736   * Positive, if the function can find settings close to the requested frequency and resolution above the requested
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   737   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   738  IFX_EXTERN float32 IfxCcu6_setT12Frequency(Ifx_CCU6 *ccu6, float32 frequency, Ifx_TimerValue period, IfxCcu6_T12CountMode countMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   739  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   740  /** \brief selects the actual input signal for the timer inputs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   741   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   742   * \param extInput External input signal for the Timer 12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   743   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   744   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   745  IFX_EXTERN void IfxCcu6_setT12InputSignal(Ifx_CCU6 *ccu6, IfxCcu6_T12hr_In *extInput);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   746  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   747  /** \brief Sets software-control (independent set and clear conditions) for the Timer13 channel state bits CC63ST
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   748   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   749   * \param state capture/compare state selection (set / clear / toggle)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   750   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   751   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   752  IFX_EXTERN void IfxCcu6_setT13CaptureCompareState(Ifx_CCU6 *ccu6, IfxCcu6_CaptureCompareState state);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   753  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   754  /** \brief Sets the frequency and clock input of the Timer 13
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   755   * Caution: If desired frequency cannot achieved (by successive divisions by 2) :
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   756   * Then the nearest frequency value is set ( >= desired value)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   757   * The resulting frequency is captured in the handler element : captureFrequency.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   758   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   759   * \param frequency Requested timer frequency in Hz
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   760   * \param period period value to be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   761   * \return Zero, if the function failed to fulfill requested frequency and resolution\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   762   * Positive, if the function can find settings close to the requested frequency and resolution above the requested
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   763   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   764  IFX_EXTERN float32 IfxCcu6_setT13Frequency(Ifx_CCU6 *ccu6, float32 frequency, Ifx_TimerValue period);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   765  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   766  /** \brief selects the actual input signal for the timer inputs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   767   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   768   * \param extInput External input signal for the Timer 13
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   769   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   770   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   771  IFX_EXTERN void IfxCcu6_setT13InputSignal(Ifx_CCU6 *ccu6, IfxCcu6_T13hr_In *extInput);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   772  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   773  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   774  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   775  /** \addtogroup IfxLld_Ccu6_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   776   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   777  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   778  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   779  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   780  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   781  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   782  /** \brief Indicate the status of the dead time generation for each compare channel (0, 1, 2) of timer T12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   783   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   784   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   785   * \return Status TRUE or FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   786   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   787  IFX_INLINE boolean IfxCcu6_getDeadTimeStatus(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   788  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   789  /** \brief Returns the value of the input Hall pattern of the Timer12 capture/compare channels CC6POS6x (x = 0, 1, 2)\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   790   * that has been compared to the current and expected value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   791   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   792   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   793   * \return Status\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   794   * TRUE : The input CCPOSx has been sampled as 0\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   795   * FALSE : The input CCPOSx has been sampled as 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   796   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   797  IFX_INLINE boolean IfxCcu6_getHallPatternSampleState(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   798  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   799  /** \brief Gets the status of the selected interrupt flag
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   800   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   801   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   802   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   803   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   804  IFX_INLINE boolean IfxCcu6_getInterruptStatusFlag(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   805  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   806  /** \brief indicates if the multi-channel mode functionality is available
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   807   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   808   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   809   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   810  IFX_INLINE boolean IfxCcu6_getMultiChannelModeAvailabilityStatus(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   811  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   812  /** \brief Gets the status of the shadow transfer request from MCMPS to MCMP
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   813   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   814   * \return Status\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   815   * FALSE: A shadow transfer MCM_ST is not requested\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   816   * TRUE:  A shadow transfer MCM_ST is requested, but has not yet been executed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   817   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   818  IFX_INLINE boolean IfxCcu6_getMultiChannelPWMPatternShadowTransferStatus(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   819  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   820  /** \brief Returns the Timer (T12 / T13) shadow transfer enable status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   821   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   822   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   823   * \return Status (TRUE: enable / FALSE: disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   824   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   825  IFX_INLINE boolean IfxCcu6_getShadowTransferStatus(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   826  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   827  /** \brief Returns the state of the Timer12 capture/compare channels CC6xST (x = 0, 1, 2)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   828   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   829   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   830   * \return Status TRUE or FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   831   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   832  IFX_INLINE boolean IfxCcu6_getT12CaptureCompareState(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   833  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   834  /** \brief Returns the current counting direction of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   835   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   836   * \return direction (up / down)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   837   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   838  IFX_INLINE IfxCcu6_T12CountDirection IfxCcu6_getT12CountDirection(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   839  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   840  /** \brief Returns the state of the Timer13 capture/compare channel CC63ST
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   841   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   842   * \return Status TRUE or FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   843   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   844  IFX_INLINE boolean IfxCcu6_getT13CaptureCompareState(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   845  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   846  /** \brief indicates the Timer blocks (T12 / T13) availability
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   847   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   848   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   849   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   850   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   851  IFX_INLINE boolean IfxCcu6_getTimerAvailabilityStatus(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   852  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   853  /** \brief Returns the Timer (T12 / T13) run status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   854   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   855   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   856   * \return Status (stopped / running)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   857   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   858  IFX_INLINE IfxCcu6_TimerRunStatus IfxCcu6_getTimerRunStatus(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   859  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   860  /** \brief Returns the module's suspend state.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   861   * TRUE :if module is suspended.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   862   * FALSE:if module is not yet suspended.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   863   * \param ccu6 Pointer to CCU6 module registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   864   * \return Suspend status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   865   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   866  IFX_INLINE boolean IfxCcu6_isModuleSuspended(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   867  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   868  /** \brief Configure the Module to Hard/Soft suspend mode.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   869   * Note: The api works only when the OCDS is enabled and in Supervisor Mode. When OCDS is disabled the OCS suspend control is ineffective.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   870   * \param ccu6 Pointer to CCU6 module registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   871   * \param mode Module suspend mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   872   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   873   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   874  IFX_INLINE void IfxCcu6_setSuspendMode(Ifx_CCU6 *ccu6, IfxCcu6_SuspendMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   875  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   876  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   877  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   878  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   879  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   880  /** \brief Returns the module index of the selected CCU6 module
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   881   * \param ccu6 Pointer to CCU6 module registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   882   * \return CCU6 module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   883   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   884  IFX_EXTERN Ifx_CCU6 *IfxCcu6_getAddress(IfxCcu6_Index ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   885  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   886  /** \brief Returns the capture register value of the selected channel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   887   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   888   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   889   * \return current value of the capture register of a selected channel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   890   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   891  IFX_EXTERN uint32 IfxCcu6_getCaptureRegisterValue(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   892  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   893  /** \brief Returns the capture shadow register value of the selected channel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   894   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   895   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   896   * \return current value of the capture shadow register of a selected channel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   897   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   898  IFX_EXTERN uint32 IfxCcu6_getCaptureShadowRegisterValue(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   899  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   900  /** \brief Returns CCU6 index
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   901   * \param ccu6 Specifies the pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   902   * \return Returns index. returns -1 in case of unknown index
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   903   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   904  IFX_EXTERN IfxCcu6_Index IfxCcu6_getIndex(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   905  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   906  /** \brief Returns the service request register
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   907   * \param ccu6 Specifies Ccu6 module
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   908   * \param serviceRequest Selection of service request outputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   909   * \return The service request register
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   910   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   911  IFX_EXTERN volatile Ifx_SRC_SRCR *IfxCcu6_getSrcAddress(Ifx_CCU6 *ccu6, IfxCcu6_ServiceRequest serviceRequest);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   912  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   913  /** \brief Returns the current value of the timer register
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   914   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   915   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   916   * \return current value of the timer register
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   917   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   918  IFX_EXTERN uint32 IfxCcu6_readTimer(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   919  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   920  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   921  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   922  /** \addtogroup IfxLld_Ccu6_Std_Configuration
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   923   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   924  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   925  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   926  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   927  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   928  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   929  /** \brief Clears all Interrupt flags
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   930   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   931   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   932   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   933  IFX_INLINE void IfxCcu6_clearAllInterruptStatusFlags(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   934  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   935  /** \brief Disables the additional prescaler of 1/256 can be enabled for the prescaler of T12 or T13 to support higher clock frequencies
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   936   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   937   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   938   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   939   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   940  IFX_INLINE void IfxCcu6_disableAdditionalPrescaler(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   941  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   942  /** \brief Disables the dead time generation for each compare channel (0, 1, 2) of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   943   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   944   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   945   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   946   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   947  IFX_INLINE void IfxCcu6_disableDeadTime(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   948  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   949  /** \brief Disables the delay of the source signal for the sampling of the Hall input pattern (selected by HSYNC)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   950   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   951   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   952   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   953  IFX_INLINE void IfxCcu6_disableDelayBypass(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   954  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   955  /** \brief Disables the selected interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   956   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   957   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   958   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   959   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   960  IFX_INLINE void IfxCcu6_disableInterrupt(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   961  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   962  /** \brief Sets multi channel mode unavailable, A write access to MCMOUTS is ignored
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   963   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   964   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   965   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   966  IFX_INLINE void IfxCcu6_disableMultiChannelMode(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   967  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   968  /** \brief Disables shadow transfers of the timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   969   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   970   * \param t12 Timer12 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   971   * \param t13 Timer13 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   972   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   973   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   974  IFX_INLINE void IfxCcu6_disableShadowTransfer(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   975  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   976  /** \brief Disables the single shot-mode of Timers (T12 T13).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   977   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   978   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   979   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   980   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   981  IFX_INLINE void IfxCcu6_disableSingleShotMode(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   982  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   983  /** \brief Disables the Inversion of T13 signal for the modulation of the CC6x and COUT6x (x = 0, 1, 2) signals\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   984   * T13 output CC63_O is equal to CC63ST
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   985   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   986   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   987   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   988  IFX_INLINE void IfxCcu6_disableT13InvertedModulation(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   989  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   990  /** \brief Sets Timer12 block unavailable, A write access to T12PR is ignored
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   991   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   992   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   993   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   994   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   995  IFX_INLINE void IfxCcu6_disableTimer(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   996  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   997  /** \brief Disables the trap functionality for the corresponding output signals
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   998   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   999   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1000   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1001   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1002  IFX_INLINE void IfxCcu6_disableTrap(Ifx_CCU6 *ccu6, IfxCcu6_ChannelOut channelOut);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1003  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1004  /** \brief Disables the input (pin) function for the trap generation
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1005   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1006   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1007   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1008  IFX_INLINE void IfxCcu6_disableTrapPin(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1009  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1010  /** \brief Enables the additional prescaler of 1/256 can be enabled for the prescaler of T12 or T13 to support higher clock frequencies
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1011   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1012   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1013   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1014   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1015  IFX_INLINE void IfxCcu6_enableAdditionalPrescaler(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1016  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1017  /** \brief Sets the single shot-mode of Timers (T12, T13).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1018   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1019   * \param t12 Timer12 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1020   * \param t13 Timer13 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1021   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1022   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1023  IFX_INLINE void IfxCcu6_enableCountEvent(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1024  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1025  /** \brief Enables the dead time generation for each compare channel (0, 1, 2) of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1026   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1027   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1028   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1029   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1030  IFX_INLINE void IfxCcu6_enableDeadTime(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1031  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1032  /** \brief Enables the delay of the source signal for the sampling of the Hall input pattern (selected by HSYNC) by the Dead-Time Counter 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1033   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1034   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1035   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1036  IFX_INLINE void IfxCcu6_enableDelayBypass(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1037  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1038  /** \brief Sets HP_ST immediately to update bit fields EXPH and CURH by EXPHS and CURHS
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1039   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1040   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1041   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1042  IFX_INLINE void IfxCcu6_enableHallPatternShadowTransfer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1043  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1044  /** \brief Enables the selected interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1045   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1046   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1047   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1048   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1049  IFX_INLINE void IfxCcu6_enableInterrupt(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1050  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1051  /** \brief Sets multi channel mode available, A write access to MCMOUTS is executed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1052   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1053   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1054   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1055  IFX_INLINE void IfxCcu6_enableMultiChannelMode(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1056  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1057  /** \brief Enables the Multi Channel Mode Availability
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1058   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1059   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1060   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1061  IFX_INLINE void IfxCcu6_enableMultiChannelModeAvailability(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1062  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1063  /** \brief Sets MCM_ST immediately to update bit field MCMP by the value of MCMPS.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1064   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1065   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1066   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1067  IFX_INLINE void IfxCcu6_enableMultiChannelPwmPatternShadowTransfer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1068  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1069  /** \brief Enables the shadow transfer T12_ST if flag MCMOUT.R is set or\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1070   * becomes set while a T12 one match is detected while counting down
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1071   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1072   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1073   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1074  IFX_INLINE void IfxCcu6_enableMultiChannelT12DowncountingShadowTransfer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1075  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1076  /** \brief Enables the shadow transfer T12_ST if flag MCMOUT.R is set or\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1077   * becomes set while a T12 period match is detected while counting up
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1078   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1079   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1080   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1081  IFX_INLINE void IfxCcu6_enableMultiChannelT12UpcountingShadowTransfer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1082  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1083  /** \brief Enables the shadow transfer T13_ST if flag MCMOUT.R is set or\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1084   * becomes set while a T13 period match is detected
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1085   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1086   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1087   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1088  IFX_INLINE void IfxCcu6_enableMultiChannelT13UpcountingShadowTransfer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1089  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1090  /** \brief Enables shadow transfers of the timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1091   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1092   * \param t12 Timer12 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1093   * \param t13 Timer13 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1094   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1095   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1096  IFX_INLINE void IfxCcu6_enableShadowTransfer(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1097  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1098  /** \brief Enables the single shot-mode of Timers (T12 T13).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1099   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1100   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1101   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1102   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1103  IFX_INLINE void IfxCcu6_enableSingleShotMode(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1104  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1105  /** \brief Enables the Inversion of T13 signal for the modulation of the CC6x and COUT6x (x = 0, 1, 2) signals\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1106   * T13 output CC63_O is equal to CC63ST.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1107   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1108   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1109   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1110  IFX_INLINE void IfxCcu6_enableT13InvertedModulation(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1112  /** \brief Sets Timer12 block available, A write access to T12PR is executed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1113   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1114   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1115   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1116   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1117  IFX_INLINE void IfxCcu6_enableTimer(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1118  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1119  /** \brief Enables the trap functionality for the corresponding output signals
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1120   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1121   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1122   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1123   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1124  IFX_INLINE void IfxCcu6_enableTrap(Ifx_CCU6 *ccu6, IfxCcu6_ChannelOut channelOut);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1125  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1126  /** \brief Enables the input (pin) function for the trap generation
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1127   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1128   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1129   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1130  IFX_INLINE void IfxCcu6_enableTrapPin(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1131  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1132  /** \brief selects the actual input signal for the capture compare inputs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1133   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1134   * \param input Input selection, ( CC6x capture input / CTRAP input / CCPOSx input  )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1135   * \param signal selection of actual input signal for the module inputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1136   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1137   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1138  IFX_INLINE void IfxCcu6_setCaptureCompareInputSignal(Ifx_CCU6 *ccu6, IfxCcu6_CaptureCompareInput input, IfxCcu6_CaptureCompareInputSignal signal);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1139  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1140  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1141  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1142  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1143  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1144  /** \brief Disables the modulation of the corresponding output signal by PWM pattern generated by the timers T12 and T13.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1145   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1146   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1147   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1148   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1149   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1150  IFX_EXTERN void IfxCcu6_disableModulationOutput(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer, IfxCcu6_ChannelOut channelOut);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1152  /** \brief Disables the selected CCU6 kernel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1153   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1154   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1155   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1156  IFX_EXTERN void IfxCcu6_disableModule(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1157  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1158  /** \brief Enables the modulation of the corresponding output signal by PWM pattern generated by the timers T12 and T13.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1159   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1160   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1161   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1162   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1163   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1164  IFX_EXTERN void IfxCcu6_enableModulationOutput(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer, IfxCcu6_ChannelOut channelOut);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1166  /** \brief Enables the selected CCU6 kernel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1167   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1168   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1169   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1170  IFX_EXTERN void IfxCcu6_enableModule(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1171  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1172  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1173  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1174  /** \addtogroup IfxLld_Ccu6_Std_IO
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1175   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1176  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1177  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1178  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1179  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1181  /** \brief Initialises a CC60 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1182   * \param cc60In CC60 capture input CC60IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1183   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1184   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1185   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1186  IFX_INLINE void IfxCcu6_initCc60InPin(const IfxCcu6_Cc60in_In *cc60In, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1187  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1188  /** \brief Initialises a CC60 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1189   * \param cc60Out CC60 compare output CC0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1190   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1191   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1192   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1194  IFX_INLINE void IfxCcu6_initCc60OutPin(const IfxCcu6_Cc60_Out *cc60Out, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1196  /** \brief Initialises a CC61 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1197   * \param cc61In CC61 capture input CC61IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1198   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1199   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1201  IFX_INLINE void IfxCcu6_initCc61InPin(const IfxCcu6_Cc61in_In *cc61In, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1203  /** \brief Initialises a CC61 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1204   * \param cc61Out CC61 compare output CC1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1205   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1206   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1207   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1208   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1209  IFX_INLINE void IfxCcu6_initCc61OutPin(const IfxCcu6_Cc61_Out *cc61Out, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1210  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1211  /** \brief Initialises a CC62 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1212   * \param cc62In CC62 capture input CC62IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1213   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1214   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1215   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1216  IFX_INLINE void IfxCcu6_initCc62InPin(const IfxCcu6_Cc62in_In *cc62In, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1217  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1218  /** \brief Initialises a CC62 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1219   * \param cc62Out CC62 compare output CC2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1220   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1221   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1222   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1223   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1224  IFX_INLINE void IfxCcu6_initCc62OutPin(const IfxCcu6_Cc62_Out *cc62Out, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1225  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1226  /** \brief Initialises a CCPOS0 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1227   * \param ccpos0 CC60 capture input CCPOS0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1228   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1229   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1230   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1231  IFX_INLINE void IfxCcu6_initCcpos0Pin(const IfxCcu6_Ccpos0_In *ccpos0, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1233  /** \brief Initialises a CCPOS1 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1234   * \param ccpos1 CC61 capture input CCPOS1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1235   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1236   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1237   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1238  IFX_INLINE void IfxCcu6_initCcpos1Pin(const IfxCcu6_Ccpos1_In *ccpos1, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1239  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1240  /** \brief Initialises a CCPOS0 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1241   * \param ccpos2 CC62 capture input CCPOS2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1242   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1243   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1244   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1245  IFX_INLINE void IfxCcu6_initCcpos2Pin(const IfxCcu6_Ccpos2_In *ccpos2, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1246  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1247  /** \brief Initialises a COUT60 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1248   * \param cout60 CC60 compare output COUT0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1249   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1250   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1251   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1252   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1253  IFX_INLINE void IfxCcu6_initCout60Pin(const IfxCcu6_Cout60_Out *cout60, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1254  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1255  /** \brief Initialises a COUT61 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1256   * \param cout61 CC61 compare output COUT1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1257   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1258   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1259   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1261  IFX_INLINE void IfxCcu6_initCout61Pin(const IfxCcu6_Cout61_Out *cout61, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1263  /** \brief Initialises a COUT62 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1264   * \param cout62 CC62 compare output COUT2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1265   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1266   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1267   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1268   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1269  IFX_INLINE void IfxCcu6_initCout62Pin(const IfxCcu6_Cout62_Out *cout62, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1270  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1271  /** \brief Initialises a COUT63 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1272   * \param cout63 CC63 compare output COUT3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1273   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1274   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1275   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1276   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1277  IFX_INLINE void IfxCcu6_initCout63Pin(const IfxCcu6_Cout63_Out *cout63, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1278  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1279  /** \brief Initialises a CTRAP input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1280   * \param ctrap CTRAP input
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1281   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1282   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1283   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1284  IFX_INLINE void IfxCcu6_initCtrapPin(const IfxCcu6_Ctrap_In *ctrap, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1285  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1286  /** \brief Initialises a T12HR input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1287   * \param t12hrIn Timer 12 HR input T12HR
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1288   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1289   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1290   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1291  IFX_INLINE void IfxCcu6_initT12hrPin(const IfxCcu6_T12hr_In *t12hrIn, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1292  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1293  /** \brief Initialises a T13HR input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1294   * \param t13hrIn Timer 12 HR input T12HR
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1295   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1296   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1297   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1298  IFX_INLINE void IfxCcu6_initT13hrPin(const IfxCcu6_T13hr_In *t13hrIn, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1299  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1300  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1301  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1302  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1303  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1304  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1305  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1306  /** \brief Provides functionality for both setting of CC60 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1307   * \param cc60In CC60 capture input CC60IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1308   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1309   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1310   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1311   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1312  IFX_INLINE void IfxCcu6_initCc60InPinWithPadLevel(const IfxCcu6_Cc60in_In *cc60In, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1313  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1314  /** \brief Provides functionality for both setting of CC61 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1315   * \param cc61In CC61 capture input CC61IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1316   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1317   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1318   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1319   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1320  IFX_INLINE void IfxCcu6_initCc61InPinWithPadLevel(const IfxCcu6_Cc61in_In *cc61In, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1321  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1322  /** \brief Provides functionality for both setting of CC62 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1323   * \param cc62In CC62 capture input CC62IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1324   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1325   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1326   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1327   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1328  IFX_INLINE void IfxCcu6_initCc62InPinWithPadLevel(const IfxCcu6_Cc62in_In *cc62In, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1329  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1330  /** \brief Provides functionality for both setting of CCPOS0 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1331   * \param ccpos0 CC60 capture input CCPOS0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1332   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1333   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1334   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1335   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1336  IFX_INLINE void IfxCcu6_initCcpos0PinWithPadLevel(const IfxCcu6_Ccpos0_In *ccpos0, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1337  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1338  /** \brief Provides functionality for both setting of CCPOS1 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1339   * \param ccpos1 CC61 capture input CCPOS1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1340   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1341   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1344  IFX_INLINE void IfxCcu6_initCcpos1PinWithPadLevel(const IfxCcu6_Ccpos1_In *ccpos1, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1346  /** \brief Provides functionality for both setting of CCPOS2 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1347   * \param ccpos2 CC62 capture input CCPOS2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1348   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1349   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1350   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1351   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1352  IFX_INLINE void IfxCcu6_initCcpos2PinWithPadLevel(const IfxCcu6_Ccpos2_In *ccpos2, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1353  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1354  /** \brief Provides functionality for both setting of CTRAP pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1355   * \param ctrap CTRAP input
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1356   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1357   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1358   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1359   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1360  IFX_INLINE void IfxCcu6_initCtrapPinWithPadLevel(const IfxCcu6_Ctrap_In *ctrap, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1361  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1362  /** \brief Provides functionality for both setting of T12HR pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1363   * \param t12hrIn Timer 12 HR input T12HR
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1364   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1365   * \param padDriver Pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1366   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1367   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1368  IFX_INLINE void IfxCcu6_initT12hrPinWithPadLevel(const IfxCcu6_T12hr_In *t12hrIn, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1369  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1370  /** \brief Provides functionality for both setting of T13HR pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1371   * \param t13hrIn Timer 13 HR input T13HR
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1372   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1373   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1374   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1375   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1376  IFX_INLINE void IfxCcu6_initT13hrPinWithPadLevel(const IfxCcu6_T13hr_In *t13hrIn, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1377  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1378  /** \brief Sets the sensitivity of the module to sleep signal
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1379   * \param ccu6 pointer to CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1380   * \param mode mode selection (enable/disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1381   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1382   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1383  IFX_INLINE void IfxCcu6_setSleepMode(Ifx_CCU6 *ccu6, IfxCcu6_SleepMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1384  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1385  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1386  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1387  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1388  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1389  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1390   * \param ccu6 pointer to ccu6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1391   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1392   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1393  IFX_EXTERN void IfxCcu6_resetModule(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1394  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1395  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1396  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1397  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1398  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1399  IFX_INLINE void IfxCcu6_clearAllInterruptStatusFlags(Ifx_CCU6 *ccu6)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1400  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1401      ccu6->ISR.U = 0xFFFF;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1402  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1403  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1404  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1405  IFX_INLINE void IfxCcu6_clearCounter(Ifx_CCU6 *ccu6, boolean t12, boolean t13)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1406  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1407      Ifx_CCU6_TCTR4 tctr4;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1408      tctr4.U        = 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1409      tctr4.B.T12RES = t12;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1410      tctr4.B.T13RES = t13;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1411      ccu6->TCTR4.U  = tctr4.U;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1412  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1413  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1414  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1415  IFX_INLINE void IfxCcu6_clearDeadTimeCounters(Ifx_CCU6 *ccu6)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1416  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1417      ccu6->TCTR4.B.DTRES = TRUE;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1418  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1419  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1420  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1421  IFX_INLINE void IfxCcu6_clearInterruptStatusFlag(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1422  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1423      uint32 mask = (1U << source);
	mov	d15,#1
.L617:
	sh	d15,d15,d8
.L343:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1424      ccu6->ISR.U = mask;
	st.w	[a2]168,d15
.L257:

; ..\USER\isr.c	   254  it_ch1_isr, 0, CCU6_0_CH1_ISR_PRIORITY)
; ..\USER\isr.c	   255  {
	rslcx
	rfe
.L248:
	
__cc60_pit_ch0_isr_function_end:
	.size	cc60_pit_ch0_isr,__cc60_pit_ch0_isr_function_end-cc60_pit_ch0_isr
.L104:
	; End of function
	
	.sdecl	'.text.inttab0.intvec.01f',code
	.sect	'.text.inttab0.intvec.01f'

; ..\USER\isr.c	   256  	enableInterrupts();//开启中断嵌套
; ..\USER\isr.c	   257  
; ..\USER\isr.c	   258  	//distance=Ks103_getdistance();
	movh.a	a14,#@his(cc60_pit_ch1_isr)
	lea	a14,[a14]@los(cc60_pit_ch1_isr)
	ji	a14
	.sdecl	'.text.isr.cc60_pit_ch1_isr',code,cluster('cc60_pit_ch1_isr')
	.sect	'.text.isr.cc60_pit_ch1_isr'
	.align	2
	
	.global	cc60_pit_ch1_isr
; Function cc60_pit_ch1_isr
.L45:
cc60_pit_ch1_isr:	.type	func
	svlcx
.L266:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L267:

; ..\USER\isr.c	   259     	distance=Ks103_getdistance();
; ..\USER\isr.c	   260  //
; ..\USER\isr.c	   261  //	        //distance=Ks103_getdistance();
; ..\USER\isr.c	   262  //
; ..\USER\isr.c	   263  //
; ..\USER\isr.c	   264  //
; ..\USER\isr.c	   265  //
; ..\USER\isr.c	   266  //
; ..\USER\isr.c	   267  //	    	 flag1++;
; ..\USER\isr.c	   268  //	    	 if(flag1>200)
; ..\USER\isr.c	   269  //	    	 {flag1=200;}
; ..\USER\isr.c	   270  //
; ..\USER\isr.c	   271  //
; ..\USER\isr.c	   272  //
; ..\USER\isr.c	   273  //	    	 if(flag1==2000 &&distance<100)
; ..\USER\isr.c	   274  //	    	 {
; ..\USER\isr.c	   275  //	    		 set_speed=0;
; ..\USER\isr.c	   276  //
; ..\USER\isr.c	   277  //	    		 stop_flag=1;
; ..\USER\isr.c	   278  //	    	 }
; ..\USER\isr.c	   279  
; ..\USER\isr.c	   280  
; ..\USER\isr.c	   281  
; ..\USER\isr.c	   282  
; ..\USER\isr.c	   283  
; ..\USER\isr.c	   284  
; ..\USER\isr.c	   285  
; ..\USER\isr.c	   286  
; ..\USER\isr.c	   287  	PIT_CLEAR_FLAG(CCU6_0, PIT_CH1);
; ..\USER\isr.c	   288  
; ..\USER\isr.c	   289  
; ..\USER\isr.c	   290  }
; ..\USER\isr.c	   291  
; ..\USER\isr.c	   292  IFX_INTERRUPT(cc61_pit_ch0_isr, 0, CCU6_1_CH0_ISR_PRIORITY)
	mov	d4,#0
	call	IfxCcu6_getAddress
	mov	d15,#9
.L268:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     2   * \file IfxCcu6.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     3   * \brief CCU6  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     4   * \ingroup IfxLld_Ccu6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    45   * \defgroup IfxLld_Ccu6_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    46   * \ingroup IfxLld_Ccu6_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    47   * \defgroup IfxLld_Ccu6_Std_Operative Operative Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    48   * \ingroup IfxLld_Ccu6_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    49   * \defgroup IfxLld_Ccu6_Std_Utility Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    50   * \ingroup IfxLld_Ccu6_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    51   * \defgroup IfxLld_Ccu6_Std_Configuration Configuration Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    52   * \ingroup IfxLld_Ccu6_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    53   * \defgroup IfxLld_Ccu6_Std_IO IO Pin Configuration Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    54   * \ingroup IfxLld_Ccu6_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    55   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    56  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    57  #ifndef IFXCCU6_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    58  #define IFXCCU6_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    59  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    60  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    61  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    62  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    63  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    64  #include "_Impl/IfxCcu6_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    65  #include "Src/Std/IfxSrc.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    66  #include "Cpu/Std/IfxCpu_Intrinsics.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    67  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    68  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    69  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    70  #include "_PinMap/IfxCcu6_PinMap.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    71  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    72  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    73  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    74  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    75  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    76  /** \addtogroup IfxLld_Ccu6_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    77   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    78  /** \brief Input selection, ( CC6x capture input / CTRAP input / CCPOSx input )\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    79   * Definition in Ifx_CCU.PISEL0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    80   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    81  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    82  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    83      IfxCcu6_CaptureCompareInput_cC60   = IFX_CCU6_PISEL0_ISCC60_OFF,  /**< \brief CC60 capture input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    84      IfxCcu6_CaptureCompareInput_cC61   = IFX_CCU6_PISEL0_ISCC61_OFF,  /**< \brief CC61 capture input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    85      IfxCcu6_CaptureCompareInput_cC62   = IFX_CCU6_PISEL0_ISCC62_OFF,  /**< \brief CC62 capture input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    86      IfxCcu6_CaptureCompareInput_cTRAP  = IFX_CCU6_PISEL0_ISTRP_OFF,   /**< \brief CTRAP input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    87      IfxCcu6_CaptureCompareInput_cCPOS0 = IFX_CCU6_PISEL0_ISPOS0_OFF,  /**< \brief CCPOS0 input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    88      IfxCcu6_CaptureCompareInput_cCPOS1 = IFX_CCU6_PISEL0_ISPOS1_OFF,  /**< \brief CCPOS1 input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    89      IfxCcu6_CaptureCompareInput_cCPOS2 = IFX_CCU6_PISEL0_ISPOS2_OFF   /**< \brief CCPOS2 input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    90  } IfxCcu6_CaptureCompareInput;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    91  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    92  /** \brief Selection of actual input signal for the capture compare inputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    93   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    94  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    95  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    96      IfxCcu6_CaptureCompareInputSignal_a = 0,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    97      IfxCcu6_CaptureCompareInputSignal_b = 1,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    98      IfxCcu6_CaptureCompareInputSignal_c = 2,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    99      IfxCcu6_CaptureCompareInputSignal_d = 3   /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   100  } IfxCcu6_CaptureCompareInputSignal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   101  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   102  /** \brief capture/compare state to set / clear the CC6xST-bits
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   103   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   104  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   105  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   106      IfxCcu6_CaptureCompareState_set    = 0, /**< \brief Bit CC6xST is set */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   107      IfxCcu6_CaptureCompareState_clear  = 1, /**< \brief Bit CC6xST is cleared */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   108      IfxCcu6_CaptureCompareState_toggle = 2  /**< \brief Bit CC6xST is toggled */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   109  } IfxCcu6_CaptureCompareState;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   110  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   111  /** \brief Capture compare output pins
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   112   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   113  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   114  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   115      IfxCcu6_ChannelOut_cc0   = 0,  /**< \brief CC60 compare output CC0 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   116      IfxCcu6_ChannelOut_cout0 = 1,  /**< \brief CC60 compare output COUT0 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   117      IfxCcu6_ChannelOut_cc1   = 2,  /**< \brief CC61 compare output CC1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   118      IfxCcu6_ChannelOut_cout1 = 3,  /**< \brief CC61 compare output COUT1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   119      IfxCcu6_ChannelOut_cc2   = 4,  /**< \brief CC62 compare output CC2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   120      IfxCcu6_ChannelOut_cout2 = 5,  /**< \brief CC62 compare output COUT2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   121      IfxCcu6_ChannelOut_cout3 = 6   /**< \brief CC63 compare output COUT3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   122  } IfxCcu6_ChannelOut;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   124  /** \brief Defines the input event leading to a counting action of the timer (T12 / T13)\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   125   * Definition in Ifx_CCU.PISEL2.B.ISCNT12 / Ifx_CCU.PISEL2.B.ISCNT13
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   126   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   127  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   128  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   129      IfxCcu6_CountingInputMode_internal        = 0, /**< \brief The T1x prescaler generates the counting events,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   130                                                      * Bit TCTR4.T1xCNT is not taken into account. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   131      IfxCcu6_CountingInputMode_manual          = 1, /**< \brief Bit TCTR4.T1xCNT written with 1 is a counting
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   132                                                      * event. The T1x prescaler is not taken into account */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   133      IfxCcu6_CountingInputMode_externalRising  = 2, /**< \brief The timer T1x is counting each rising edge
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   134                                                      * detected in the selected T1xHR signal */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   135      IfxCcu6_CountingInputMode_externalFalling = 3  /**< \brief The timer T1x is counting each falling edge
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   136                                                      * detected in the selected T1xHR signal */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   137  } IfxCcu6_CountingInputMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   138  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   139  /** \brief Controls whether the source signal for the sampling of the Hall input pattern (selected by HSYNC) is delayed by the Dead-Time Counter 0\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   140   * Definition in Ifx_CCU.T12MSEL.B.DBYP
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   141   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   142  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   143  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   144      IfxCcu6_DelayBypass_notActive = 0,  /**< \brief Dead-Time Counter 0 is generating a delay after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   145                                           * the source signal becomes active */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   146      IfxCcu6_DelayBypass_active    = 1   /**< \brief Dead-Time Counter 0 is not used for a delay */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   147  } IfxCcu6_DelayBypass;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   148  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   149  /** \brief Defines the event of signal T1xHR that can set the run bit T1xR by HW\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   150   * Definition in Ifx_CCU.TCTR2.B.T12RSEL / IIfx_CCU.TCTR2.B.T13RSEL
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   151   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   152  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   153  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   154      IfxCcu6_ExternalTriggerMode_disable     = 0,  /**< \brief The external setting of T1xR is disabled */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   155      IfxCcu6_ExternalTriggerMode_risingEdge  = 1,  /**< \brief Bit T1xR is set if a rising edge of signal T1xHR is
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   156                                                     * detected. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   157      IfxCcu6_ExternalTriggerMode_fallingEdge = 2,  /**< \brief Bit T1xR is set if a falling edge of signal T1xHR is
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   158                                                     * detected. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   159      IfxCcu6_ExternalTriggerMode_anyEdge     = 3   /**< \brief Bit T1xR is set if an edge of signal T1xHR is
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   160                                                     * detected */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   161  } IfxCcu6_ExternalTriggerMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   162  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   163  /** \brief Defines the source for the sampling of the Hall input pattern and the comparison to the current and the expected Hall pattern bit fields\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   164   * Definition in Ifx_CCU.T12MSEL.HSYNC
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   165   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   166  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   167  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   168      IfxCcu6_HallSensorTriggerMode_permanentCheck    = 0,  /**< \brief Any edge at any of the inputs CCPOSx, independent from any PWM
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   169                                                             * signal */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   170      IfxCcu6_HallSensorTriggerMode_cM63              = 1,  /**< \brief A T13 Compare-Match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   171      IfxCcu6_HallSensorTriggerMode_t13PM             = 2,  /**< \brief A T13 Period-Match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   172      IfxCcu6_HallSensorTriggerMode_off               = 3,  /**< \brief Hall sampling triggered by HW sources is switched off */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   173      IfxCcu6_HallSensorTriggerMode_t12PMCountingUp   = 4,  /**< \brief A T12 Period-Match while counting up (T12_PM and CDIR = 0) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   174      IfxCcu6_HallSensorTriggerMode_t12OMCountingDown = 5,  /**< \brief A T12 One-Match while counting down (T12_PM and CDIR = 1) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   175      IfxCcu6_HallSensorTriggerMode_cM61CountingUp    = 6,  /**< \brief A T12 Compare-Match of compare channel CC61 while counting up (CM_61 and CDIR = 0) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   176      IfxCcu6_HallSensorTriggerMode_cM61CountingDown  = 7   /**< \brief A T12 Compare-Match of compare channel CC61 while counting down (CM_61 and CDIR = 1) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   177  } IfxCcu6_HallSensorTriggerMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   178  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   179  /** \brief Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   180   * Description in Ifx_CCU.IEN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   181   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   182  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   183  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   184      IfxCcu6_InterruptSource_cc60RisingEdge   = IFX_CCU6_IS_ICC60R_OFF, /**< \brief Capture compare match rising edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   185                                                                          * enable for channel CC60 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   186      IfxCcu6_InterruptSource_cc60FallingEdge  = IFX_CCU6_IS_ICC60F_OFF, /**< \brief Capture compare match falling edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   187                                                                          * enable for channel CC60 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   188      IfxCcu6_InterruptSource_cc61RisingEdge   = IFX_CCU6_IS_ICC61R_OFF, /**< \brief Capture compare match rising edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   189                                                                          * enable for channel CC61 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   190      IfxCcu6_InterruptSource_cc61FallingEdge  = IFX_CCU6_IS_ICC61F_OFF, /**< \brief Capture compare match falling edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   191                                                                          * enable for channel CC61 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   192      IfxCcu6_InterruptSource_cc62RisingEdge   = IFX_CCU6_IS_ICC62R_OFF, /**< \brief Capture compare match rising edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   193                                                                          * enable for channel CC62 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   194      IfxCcu6_InterruptSource_cc62FallingEdge  = IFX_CCU6_IS_ICC62F_OFF, /**< \brief Capture compare match falling edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   195                                                                          * enable for channel CC62 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   196      IfxCcu6_InterruptSource_t12OneMatch      = IFX_CCU6_IS_T12OM_OFF,  /**< \brief Interrupt enable for T12 one-match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   197      IfxCcu6_InterruptSource_t12PeriodMatch   = IFX_CCU6_IS_T12PM_OFF,  /**< \brief Interrupt enable for T12 period-match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   198      IfxCcu6_InterruptSource_t13CompareMatch  = IFX_CCU6_IS_T13CM_OFF,  /**< \brief Interrupt enable for T13 compare-match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   199      IfxCcu6_InterruptSource_t13PeriodMatch   = IFX_CCU6_IS_T13PM_OFF,  /**< \brief Interrupt enable for T13 period-match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   200      IfxCcu6_InterruptSource_trap             = IFX_CCU6_IS_TRPF_OFF,   /**< \brief Interrupt enable for trap flag */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   201      IfxCcu6_InterruptSource_correctHallEvent = IFX_CCU6_IS_CHE_OFF,    /**< \brief Interrupt enable for correct hall event */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   202      IfxCcu6_InterruptSource_wrongHallEvent   = IFX_CCU6_IS_WHE_OFF     /**< \brief Interrupt enable for wrong hall event */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   203  } IfxCcu6_InterruptSource;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   204  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   205  /** \brief Selection of the trigger request source (next multi-channel event) for the shadow transfer MCM_ST from MCMPS to MCMP\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   206   * Definition in Ifx_CCU.MCMCTR.B.SWSEL
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   207   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   208  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   209  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   210      IfxCcu6_MultiChannelSwitchingSelect_noEvent                 = 0,  /**< \brief No trigger request will be generated */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   211      IfxCcu6_MultiChannelSwitchingSelect_correctHallEvent        = 1,  /**< \brief Correct Hall pattern detected (CM_CHE) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   212      IfxCcu6_MultiChannelSwitchingSelect_t13PeriodMatch          = 2,  /**< \brief T13 period-match detected (while counting up) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   213      IfxCcu6_MultiChannelSwitchingSelect_t12OneMatch             = 3,  /**< \brief T12 one-match (while counting down) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   214      IfxCcu6_MultiChannelSwitchingSelect_t12Channel1CompareMatch = 4,  /**< \brief T12 channel 1 compare-match detected (phase
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   215                                                                         * delay function) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   216      IfxCcu6_MultiChannelSwitchingSelect_t12PeriodMatch          = 5   /**< \brief T12 period match detected (while counting up) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   217  } IfxCcu6_MultiChannelSwitchingSelect;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   219  /** \brief Selection of the synchronization mechanism for the shadow transfer event MCM_ST\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   220   * Definition in Ifx_CCU.MCMCTR.B.SWSYN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   222  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   223  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   224      IfxCcu6_MultiChannelSwitchingSync_direct       = 0,  /**< \brief Direct, the trigger event immediately leads to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   225                                                            * shadow transfer */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   226      IfxCcu6_MultiChannelSwitchingSync_t13ZeroMatch = 1,  /**< \brief A T13 zero-match triggers the shadow transfer */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   227      IfxCcu6_MultiChannelSwitchingSync_t12ZeroMatch = 2   /**< \brief A T12 zero-match (while counting up) triggers the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   228                                                            * shadow transfer */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   229  } IfxCcu6_MultiChannelSwitchingSync;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   230  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   231  /** \brief Selection of service request outputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   232   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   233  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   234  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   235      IfxCcu6_ServiceRequest_0 = 0,      /**< \brief Service request output SR0  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   236      IfxCcu6_ServiceRequest_1,          /**< \brief Service request output SR1  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   237      IfxCcu6_ServiceRequest_2,          /**< \brief Service request output SR2  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   238      IfxCcu6_ServiceRequest_3           /**< \brief Service request output SR3  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   239  } IfxCcu6_ServiceRequest;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   240  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   241  /** \brief Enable/disable the sensitivity of the module to sleep signal\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   242   * Definition in Ifx_CCU6.CLC.B.EDIS
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   243   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   244  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   245  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   246      IfxCcu6_SleepMode_enable  = 0, /**< \brief enables sleep mode */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   247      IfxCcu6_SleepMode_disable = 1  /**< \brief disables sleep mode */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   248  } IfxCcu6_SleepMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   249  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   250  /** \brief OCDS Suspend Control (OCDS.SUS)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   252  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   253  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   254      IfxCcu6_SuspendMode_none = 0,  /**< \brief No suspend */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   255      IfxCcu6_SuspendMode_hard = 1,  /**< \brief Hard Suspend */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   256      IfxCcu6_SuspendMode_soft = 2   /**< \brief Soft Suspend */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   257  } IfxCcu6_SuspendMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   258  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   259  /** \brief Capture compare channel of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   261  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   262  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   263      IfxCcu6_T12Channel_0 = 0,      /**< \brief T12 channel CC60  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   264      IfxCcu6_T12Channel_1,          /**< \brief T12 channel CC61  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   265      IfxCcu6_T12Channel_2           /**< \brief T12 channel CC62  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   266  } IfxCcu6_T12Channel;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   267  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   268  /** \brief The operating mode for the T12 channels are defined by the bit fields Ifx_CCU.T12MSEL.MSEL6x.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   270  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   271  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   272      IfxCcu6_T12ChannelMode_off                                   = 0,  /**< \brief Capture/Compare modes switched off */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   273      IfxCcu6_T12ChannelMode_compareMode                           = 1,  /**< \brief Compare mode */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   274      IfxCcu6_T12ChannelMode_doubleRegisterCaptureRisingAndFalling = 4,  /**< \brief CC6xIN rising edge: T12 stored in CC6xR, falling edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   275      IfxCcu6_T12ChannelMode_doubleRegisterCaptureRising           = 5,  /**< \brief CC6xIN rising edge: CC6nSR stored in CC6xR, falling edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   276      IfxCcu6_T12ChannelMode_doubleRegisterCaptureFalling          = 6,  /**< \brief CC6xIN rising edge: CC6nSR stored in CC6xR, falling edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   277      IfxCcu6_T12ChannelMode_doubleRegisterCaptureAny              = 7,  /**< \brief CC6xIN any active edge: CC6nSR stored in CC6xR, any active edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   278      IfxCcu6_T12ChannelMode_hallSensor                            = 8,  /**< \brief Hall Sensor Mode, In order to properly enable this mode, all three MSEL6x fields have to be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   279                                                                          * programmed to Hall Sensor mode */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   280      IfxCcu6_T12ChannelMode_hysteresisLikecompare                 = 9,  /**< \brief Hysteresis-like compare mode */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   281      IfxCcu6_T12ChannelMode_multiInputCaptureRisingAndFalling     = 10, /**< \brief CC6xIN rising edge: T12 stored in CC6xR, CCPOSx falling edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   282      IfxCcu6_T12ChannelMode_multiInputCaptureFallingAndRising     = 11, /**< \brief CC6xIN falling edge: T12 stored in CC6xR, CCPOSx rising edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   283      IfxCcu6_T12ChannelMode_multiInputCaptureBothRising           = 12, /**< \brief CC6xIN rising edge: T12 stored in CC6xR, CCPOSx rising edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   284      IfxCcu6_T12ChannelMode_multiInputCaptureBothFalling          = 13, /**< \brief CC6xIN falling edge: T12 stored in CC6xR, CCPOSx falling edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   285      IfxCcu6_T12ChannelMode_multiInputCaptureAny                  = 14  /**< \brief CC6xIN any active edge : T12 stored in CC6xR, CCPOSx any active edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   286  } IfxCcu6_T12ChannelMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   287  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   288  /** \brief Counting direction of Timer12\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   289   * Definition in Ifx_CCU.TCTR0.B.CDIR
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   290   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   291  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   292  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   293      IfxCcu6_T12CountDirection_up   = 0, /**< \brief Counting up */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   294      IfxCcu6_T12CountDirection_down = 1  /**< \brief Counting down */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   295  } IfxCcu6_T12CountDirection;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   296  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   297  /** \brief Operating mode of Timer 12\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   298   * Definition in Ifx_CCU.TCTR0.B.CTM
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   299   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   300  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   301  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   302      IfxCcu6_T12CountMode_edgeAligned   = 0, /**< \brief T12 always counts up and continues counting
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   303                                               * from zero after reaching the period value. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   304      IfxCcu6_T12CountMode_centerAligned = 1  /**< \brief T12 counts down after detecting a period-match
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   305                                               * and counts up after detecting a one-match. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   306  } IfxCcu6_T12CountMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   307  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   308  /** \brief Delivers additional information to control the automatic set of bit T13R in the case that the trigger action defined by T13 trigger event control (T13TEC) is detected.\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   309   * Definition in Ifx_CCU.TCTR2.B.T13TED
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   310   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   311  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   312  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   313      IfxCcu6_T13TriggerDirection_noAction          = 0,  /**< \brief no action */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   314      IfxCcu6_T13TriggerDirection_onT12CountingUp   = 1,  /**< \brief while T12 is counting up */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   315      IfxCcu6_T13TriggerDirection_onT12CountingDown = 2,  /**< \brief while T12 is counting down */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   316      IfxCcu6_T13TriggerDirection_anyT12            = 3   /**< \brief independent on the count direction of T12 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   317  } IfxCcu6_T13TriggerDirection;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   319  /** \brief Selects the trigger event to start T13 (automatic set of T13R for synchronization to T12 compare signals)\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   320   * Definition in Ifx_CCU.TCTR2.B.T13TEC
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   321   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   322  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   323  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   324      IfxCcu6_T13TriggerEvent_noAction        = 0,  /**< \brief no action */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   325      IfxCcu6_T13TriggerEvent_onCC60RCompare  = 1,  /**< \brief set T13R on a T12 compare event on channel 0 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   326      IfxCcu6_T13TriggerEvent_onCC61RCompare  = 2,  /**< \brief set T13R on a T12 compare event on channel 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   327      IfxCcu6_T13TriggerEvent_onCC62RCompare  = 3,  /**< \brief set T13R on a T12 compare event on channel 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   328      IfxCcu6_T13TriggerEvent_onAnyT12Compare = 4,  /**< \brief set T13R on any T12 compare event (ch. 0, 1, 2) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   329      IfxCcu6_T13TriggerEvent_onT12Period     = 5,  /**< \brief set T13R upon a period-match of T12 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   330      IfxCcu6_T13TriggerEvent_onT12Zero       = 6,  /**< \brief set T13R upon a zero-match of T12 (while
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   331                                                     * counting up) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   332      IfxCcu6_T13TriggerEvent_onCCPOSxEdge    = 7   /**< \brief set T13R on any edge of inputs CCPOSx */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   333  } IfxCcu6_T13TriggerEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   334  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   335  /** \brief Timer number ( T12 / T13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   336   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   337  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   338  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   339      IfxCcu6_TimerId_t12 = 0,  /**< \brief Timer 12 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   340      IfxCcu6_TimerId_t13 = 1   /**< \brief Timer 13 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   341  } IfxCcu6_TimerId;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   342  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   343  /** \brief Selects the input clock for timers (T12 or T13) that is derived from the peripheral clock according to the equation\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   344   * Definition in Ifx_CCU.TCTR0.B.T12CLK / Ifx_CCU.TCTR0.B.T13CLK
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   345   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   346  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   347  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   348      IfxCcu6_TimerInputClock_fcc6      = 0, /**< \brief fcc6 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   349      IfxCcu6_TimerInputClock_fcc6By2   = 1, /**< \brief fcc6 / 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   350      IfxCcu6_TimerInputClock_fcc6By4   = 2, /**< \brief fcc6 / 4 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   351      IfxCcu6_TimerInputClock_fcc6By8   = 3, /**< \brief fcc6 / 8 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   352      IfxCcu6_TimerInputClock_fcc6By16  = 4, /**< \brief fcc6 / 16 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   353      IfxCcu6_TimerInputClock_fcc6By32  = 5, /**< \brief fcc6 / 32 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   354      IfxCcu6_TimerInputClock_fcc6By64  = 6, /**< \brief fcc6 / 64 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   355      IfxCcu6_TimerInputClock_fcc6By128 = 7  /**< \brief fcc6 / 128 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   356  } IfxCcu6_TimerInputClock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   357  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   358  /** \brief Selection of actual input signal for the timer inputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   359   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   360  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   361  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   362      IfxCcu6_TimerInputSignal_a = 0,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   363      IfxCcu6_TimerInputSignal_b = 1,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   364      IfxCcu6_TimerInputSignal_c = 2,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   365      IfxCcu6_TimerInputSignal_d = 3,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   366      IfxCcu6_TimerInputSignal_e = 0,  /**< \brief defines the input signal used as T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   367      IfxCcu6_TimerInputSignal_f = 1,  /**< \brief defines the input signal used as T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   368      IfxCcu6_TimerInputSignal_g = 2,  /**< \brief defines the input signal used as T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   369      IfxCcu6_TimerInputSignal_h = 3   /**< \brief defines the input signal used as T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   370  } IfxCcu6_TimerInputSignal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   371  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   372  /** \brief Timer (T12 / T13) run status\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   373   * Definition in Ifx_CCU.TCTR0.B.T12R and Ifx_CCU.TCTR0.B.T13R
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   374   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   375  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   376  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   377      IfxCcu6_TimerRunStatus_stopped = 0,  /**< \brief Timer T1x is stopped. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   378      IfxCcu6_TimerRunStatus_running = 1   /**< \brief Timer T1x is running. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   379  } IfxCcu6_TimerRunStatus;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   381  /** \brief Defines how the trap flag TRPF can be cleared after the trap input condition is no longer valid (either by CTRAP = 1 or by TRPPEN = 0)\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   382   * Definition in Ifx_CCU.TRPCTR.B.TRPM2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   383   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   384  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   385  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   386      IfxCcu6_TrapMode_automatic = 0,  /**< \brief Bit TRPF is cleared by HW */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   387      IfxCcu6_TrapMode_manual    = 1   /**< \brief Bit TRPF stays 0, It has to be cleared by SW by writing
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   388                                        * ISR.RTRPF = 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   389  } IfxCcu6_TrapMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   390  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   391  /** \brief Defines the behavior of the selected outputs when leaving the trap state, after the trap condition has become inactive again\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   392   * Definition in Ifx_CCU.TRPCTR.B.TRPMx (x = 0, 1)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   394  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   395  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   396      IfxCcu6_TrapState_t12Sync   = 0, /**< \brief The trap state is left when a zero-match
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   397                                        * of T12 (while counting up) is detected */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   398      IfxCcu6_TrapState_t13Sync   = 1, /**< \brief The trap state is left when a zeromatch
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   399                                        * of T13 is detected */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   400      IfxCcu6_TrapState_immediate = 3  /**< \brief The trap state is left immediately without any synchronization to T12 or T13 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   401  } IfxCcu6_TrapState;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   402  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   403  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   404  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   405  /** \addtogroup IfxLld_Ccu6_Std_Operative
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   406   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   407  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   408  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   409  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   410  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   411  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   412  /** \brief Clears the counters of the Timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   413   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   414   * \param t12 Timer12 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   415   * \param t13 Timer13 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   416   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   417   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   418  IFX_INLINE void IfxCcu6_clearCounter(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   419  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   420  /** \brief Clears all the three dead-time counter channels to zero.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   421   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   422   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   423   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   424  IFX_INLINE void IfxCcu6_clearDeadTimeCounters(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   425  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   426  /** \brief Clears the selected interrupt flag
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   427   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   428   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   429   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   430   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   431  IFX_INLINE void IfxCcu6_clearInterruptStatusFlag(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   432  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   433  /** \brief Clears the T12  One notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   434   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   435   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   436   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   437  IFX_INLINE void IfxCcu6_clearT12OneNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   438  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   439  /** \brief Clears the T12  period notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   440   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   441   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   442   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   443  IFX_INLINE void IfxCcu6_clearT12PeriodNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   444  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   445  /** \brief Clears the T13  compare notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   446   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   449  IFX_INLINE void IfxCcu6_clearT13CompareNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   451  /** \brief Returns the Timer pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   452   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   453   * \return Timer pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   454   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   455  IFX_INLINE volatile uint32 *IfxCcu6_getT12TimerPointer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   456  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   457  /** \brief Returns the status of module enabled or disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   458   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   459   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   460   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   461  IFX_INLINE boolean IfxCcu6_isModuleEnabled(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   462  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   463  /** \brief Returns the status of T12 one notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   464   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   465   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   466   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   467  IFX_INLINE boolean IfxCcu6_isT12OneNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   468  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   469  /** \brief Returns the status of T12 period notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   470   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   471   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   472   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   473  IFX_INLINE boolean IfxCcu6_isT12PeriodNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   474  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   475  /** \brief Returns the status of T13 compare notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   476   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   477   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   479  IFX_INLINE boolean IfxCcu6_isT13CompareNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   481  /** \brief Sets the input event leading to a counting action of Timers (T12 / T13).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   482   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   483   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   484   * \param mode Input event leading to a counting action of the timer (T12 / T13)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   485   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   486   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   487  IFX_INLINE void IfxCcu6_setCountingInputMode(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer, IfxCcu6_CountingInputMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   488  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   489  /** \brief Sets the current hall pattern for the multichannel mode (writes into shadow register)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   490   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   491   * \param pattern Current hall pattern
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   492   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   493   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   494  IFX_INLINE void IfxCcu6_setCurrentHallPattern(Ifx_CCU6 *ccu6, uint8 pattern);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   495  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   496  /** \brief Sets the delay between switching from the passive state to the active state of the selected outputs (dead time)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   497   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   498   * \param value Value of the dead time to be induced
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   499   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   500   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   501  IFX_INLINE void IfxCcu6_setDeadTimeValue(Ifx_CCU6 *ccu6, uint8 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   503  /** \brief Sets the expected hall pattern for the multichannel mode (writes into shadow register)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   504   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   505   * \param pattern Expected hall pattern
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   506   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   507   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   508  IFX_INLINE void IfxCcu6_setExpectedHallPattern(Ifx_CCU6 *ccu6, uint8 pattern);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   509  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   510  /** \brief Sets the event of signal T1xHR that can set the run bit T1xR by HW
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   511   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   512   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   513   * \param mode External trigger mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   514   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   515   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   516  IFX_INLINE void IfxCcu6_setExternalRunMode(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer, IfxCcu6_ExternalTriggerMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   517  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   518  /** \brief Sets source for the sampling of the Hall input pattern and the comparison to the current and the expected Hall pattern bit fields
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   519   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   520   * \param mode Hall sensor input trigger event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   521   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   523  IFX_INLINE void IfxCcu6_setHallSensorTriggerMode(Ifx_CCU6 *ccu6, IfxCcu6_HallSensorTriggerMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   525  /** \brief Sets the input clock for timers (T12 or T13)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   526   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   527   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   528   * \param frequency Input clock for timers (T12 or T13)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   530   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   531  IFX_INLINE void IfxCcu6_setInputClockFrequency(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer, IfxCcu6_TimerInputClock frequency);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   532  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   533  /** \brief Sets the selected interrupt flag
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   534   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   535   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   536   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   537   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   538  IFX_INLINE void IfxCcu6_setInterruptStatusFlag(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   539  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   540  /** \brief Sets the output pattern for the multichannel mode (writes into shadow register)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   541   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   542   * \param pattern Output pattern for the multichannel mode.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   543   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   544   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   545  IFX_INLINE void IfxCcu6_setMultiChannelPwmPattern(Ifx_CCU6 *ccu6, uint8 pattern);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   546  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   547  /** \brief Sets the trigger request source (next multi-channel event) for the shadow transfer MCM_ST from MCMPS to MCMP
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   548   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   549   * \param mode Trigger request source (next multi-channel event) for the shadow transfer MCM_ST
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   550   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   551   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   552  IFX_INLINE void IfxCcu6_setMultiChannelSwitchingMode(Ifx_CCU6 *ccu6, IfxCcu6_MultiChannelSwitchingSelect mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   553  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   554  /** \brief Sets the synchronization mechanism of the shadow transfer event MCM_ST\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   555   * if it has been requested before (flag R set by an event selected by SWSEL) and if MCMEN = 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   556   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   557   * \param sync Synchronization mechanism of the shadow transfer event MCM_ST
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   558   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   559   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   560  IFX_INLINE void IfxCcu6_setMultiChannelSwitchingSync(Ifx_CCU6 *ccu6, IfxCcu6_MultiChannelSwitchingSync sync);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   561  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   562  /** \brief Sets the state of the corresponding compare channel, that is considered to be the passive state
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   563   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   564   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   565   * \param state FALSE: passive state when CC6xST == 0\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   566   * TRUE : passive state when CC6xST == 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   567   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   568   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   569  IFX_INLINE void IfxCcu6_setOutputPassiveState(Ifx_CCU6 *ccu6, IfxCcu6_ChannelOut channelOut, boolean state);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   570  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   571  /** \brief Enables / Disables the single shot mode of Timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   572   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   573   * \param t12 Timer12 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   574   * \param t13 Timer13 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   575   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   576   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   577  IFX_INLINE void IfxCcu6_setSingleShotModeEnable(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   579  /** \brief Sets the operating mode of the Timer12 capture/compare channels
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   580   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   581   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   582   * \param mode The operating mode for the T12 channels
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   583   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   584   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   585  IFX_INLINE void IfxCcu6_setT12ChannelMode(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel, IfxCcu6_T12ChannelMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   586  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   587  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   588   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   589   * \param mode Operating mode of Timer 12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   590   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   591   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   592  IFX_INLINE void IfxCcu6_setT12CountMode(Ifx_CCU6 *ccu6, IfxCcu6_T12CountMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   593  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   594  /** \brief Sets the 16-bit counter value of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   595   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   596   * \param value Counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   597   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   598   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   599  IFX_INLINE void IfxCcu6_setT12CounterValue(Ifx_CCU6 *ccu6, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   600  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   601  /** \brief Sets the period value that leads Timer12 counter value to a period-match
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   602   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   603   * \param value Period value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   604   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   605   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   606  IFX_INLINE void IfxCcu6_setT12PeriodValue(Ifx_CCU6 *ccu6, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   607  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   608  /** \brief Sets the 16-bit compare value of Timer13 (writes into shadow register)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   609   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   610   * \param value Compare value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   611   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   612   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   613  IFX_INLINE void IfxCcu6_setT13CompareValue(Ifx_CCU6 *ccu6, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   614  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   615  /** \brief Sets the 16-bit counter value of Timer13
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   616   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   617   * \param value counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   618   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   619   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   620  IFX_INLINE void IfxCcu6_setT13CounterValue(Ifx_CCU6 *ccu6, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   621  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   622  /** \brief Sets the period value that leads Timer13 counter value to a period-match
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   623   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   624   * \param value period value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   625   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   626   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   627  IFX_INLINE void IfxCcu6_setT13PeriodValue(Ifx_CCU6 *ccu6, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   628  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   629  /** \brief Sets the Timer13 trigger event direction
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   630   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   631   * \param direction T13 trigger event direction
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   632   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   634  IFX_INLINE void IfxCcu6_setT13TriggerEventDirection(Ifx_CCU6 *ccu6, IfxCcu6_T13TriggerDirection direction);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   636  /** \brief Sets the trigger event to start Timer13 (automatic set of T13R for synchronization to Timer12 compare signals)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   637   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   638   * \param mode The trigger event to start T13
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   639   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   640   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   641  IFX_INLINE void IfxCcu6_setT13TriggerEventMode(Ifx_CCU6 *ccu6, IfxCcu6_T13TriggerEvent mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   642  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   643  /** \brief Sets the mode of clearing the trap flag TRPF after the trap input condition is no longer valid
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   644   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   645   * \param mode Trap mode selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   646   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   647   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   648  IFX_INLINE void IfxCcu6_setTrapMode(Ifx_CCU6 *ccu6, IfxCcu6_TrapMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   649  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   650  /** \brief Sets behaviour of the selected outputs when leaving the trap state after the trap condition has become inactive again.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   651   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   652   * \param state Trap state selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   653   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   654   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   655  IFX_INLINE void IfxCcu6_setTrapState(Ifx_CCU6 *ccu6, IfxCcu6_TrapState state);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   656  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   657  /** \brief starts the timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   658   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   659   * \param t12 Timer12 start choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   660   * \param t13 Timer13 start choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   661   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   662   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   663  IFX_INLINE void IfxCcu6_startTimer(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   664  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   665  /** \brief starts the timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   666   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   667   * \param t12 Timer12 stop choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   668   * \param t13 Timer13 stop choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   669   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   670   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   671  IFX_INLINE void IfxCcu6_stopTimer(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   672  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   673  /** \brief Updates the hall pattern (current hall, expected hall, moduleation output), in a single write
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   674   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   675   * \param currentHall Current hall pattern
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   676   * \param expectedHall Expected hall pattern
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   677   * \param output Output pattern for the multichannel mode.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   678   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   679   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   680  IFX_INLINE void IfxCcu6_updateHallPattern(Ifx_CCU6 *ccu6, uint8 currentHall, uint8 expectedHall, uint8 output);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   681  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   682  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   683  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   684  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   685  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   686  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   687   * \param ccu6 Specifies Ccu6 module
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   688   * \param outputLine Output Line
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   689   * \param selectedTrigger Trigger selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   690   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   691   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   692  IFX_EXTERN void IfxCcu6_connectTrigger(Ifx_CCU6 *ccu6, IfxCcu6_TrigOut outputLine, IfxCcu6_TrigSel selectedTrigger);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   693  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   694  /** \brief Routes the interrupt node pointer to the selected service requests
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   695   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   696   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   697   * \param serviceRequest Selection of service request outputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   698   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   699   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   700  IFX_EXTERN void IfxCcu6_routeInterruptNode(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source, IfxCcu6_ServiceRequest serviceRequest);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   701  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   702  /** \brief Sets the passive state level of the PWM outputs of the module
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   703   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   704   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   705   * \param state FALSE: The passive level is 0.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   706   * TRUE : The passive level is 1.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   707   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   708   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   709  IFX_EXTERN void IfxCcu6_setOutputPassiveLevel(Ifx_CCU6 *ccu6, IfxCcu6_ChannelOut channelOut, boolean state);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   710  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   711  /** \brief Sets software-control (independent set and clear conditions) for the Timer12 channel state bits CC6xST (x=0,1,2)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   712   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   713   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   714   * \param state capture/compare state selection (set / clear / toggle)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   715   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   716   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   717  IFX_EXTERN void IfxCcu6_setT12CaptureCompareState(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel, IfxCcu6_CaptureCompareState state);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   718  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   719  /** \brief Sets the 16-bit compare value of Timer12 (writes into shadow registers)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   720   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   721   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   722   * \param value Compare value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   723   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   724   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   725  IFX_EXTERN void IfxCcu6_setT12CompareValue(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   726  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   727  /** \brief Sets the frequency and clock input of the Timer 12.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   728   * Caution: If desired frequency cannot achieved (by successive divisions by 2) :
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   729   * Then the nearest frequency value is set ( >= desired value)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   730   * The resulting frequency is captured in the handler element : CaptureFrequency.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   731   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   732   * \param frequency Requested timer frequency in Hz
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   733   * \param period period value to be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   734   * \param countMode Counting mode of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   735   * \return Zero, if the function failed to fulfill requested frequency and resolution\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   736   * Positive, if the function can find settings close to the requested frequency and resolution above the requested
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   737   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   738  IFX_EXTERN float32 IfxCcu6_setT12Frequency(Ifx_CCU6 *ccu6, float32 frequency, Ifx_TimerValue period, IfxCcu6_T12CountMode countMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   739  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   740  /** \brief selects the actual input signal for the timer inputs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   741   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   742   * \param extInput External input signal for the Timer 12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   743   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   744   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   745  IFX_EXTERN void IfxCcu6_setT12InputSignal(Ifx_CCU6 *ccu6, IfxCcu6_T12hr_In *extInput);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   746  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   747  /** \brief Sets software-control (independent set and clear conditions) for the Timer13 channel state bits CC63ST
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   748   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   749   * \param state capture/compare state selection (set / clear / toggle)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   750   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   751   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   752  IFX_EXTERN void IfxCcu6_setT13CaptureCompareState(Ifx_CCU6 *ccu6, IfxCcu6_CaptureCompareState state);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   753  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   754  /** \brief Sets the frequency and clock input of the Timer 13
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   755   * Caution: If desired frequency cannot achieved (by successive divisions by 2) :
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   756   * Then the nearest frequency value is set ( >= desired value)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   757   * The resulting frequency is captured in the handler element : captureFrequency.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   758   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   759   * \param frequency Requested timer frequency in Hz
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   760   * \param period period value to be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   761   * \return Zero, if the function failed to fulfill requested frequency and resolution\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   762   * Positive, if the function can find settings close to the requested frequency and resolution above the requested
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   763   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   764  IFX_EXTERN float32 IfxCcu6_setT13Frequency(Ifx_CCU6 *ccu6, float32 frequency, Ifx_TimerValue period);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   765  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   766  /** \brief selects the actual input signal for the timer inputs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   767   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   768   * \param extInput External input signal for the Timer 13
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   769   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   770   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   771  IFX_EXTERN void IfxCcu6_setT13InputSignal(Ifx_CCU6 *ccu6, IfxCcu6_T13hr_In *extInput);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   772  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   773  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   774  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   775  /** \addtogroup IfxLld_Ccu6_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   776   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   777  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   778  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   779  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   780  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   781  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   782  /** \brief Indicate the status of the dead time generation for each compare channel (0, 1, 2) of timer T12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   783   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   784   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   785   * \return Status TRUE or FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   786   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   787  IFX_INLINE boolean IfxCcu6_getDeadTimeStatus(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   788  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   789  /** \brief Returns the value of the input Hall pattern of the Timer12 capture/compare channels CC6POS6x (x = 0, 1, 2)\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   790   * that has been compared to the current and expected value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   791   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   792   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   793   * \return Status\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   794   * TRUE : The input CCPOSx has been sampled as 0\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   795   * FALSE : The input CCPOSx has been sampled as 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   796   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   797  IFX_INLINE boolean IfxCcu6_getHallPatternSampleState(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   798  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   799  /** \brief Gets the status of the selected interrupt flag
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   800   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   801   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   802   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   803   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   804  IFX_INLINE boolean IfxCcu6_getInterruptStatusFlag(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   805  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   806  /** \brief indicates if the multi-channel mode functionality is available
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   807   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   808   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   809   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   810  IFX_INLINE boolean IfxCcu6_getMultiChannelModeAvailabilityStatus(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   811  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   812  /** \brief Gets the status of the shadow transfer request from MCMPS to MCMP
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   813   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   814   * \return Status\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   815   * FALSE: A shadow transfer MCM_ST is not requested\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   816   * TRUE:  A shadow transfer MCM_ST is requested, but has not yet been executed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   817   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   818  IFX_INLINE boolean IfxCcu6_getMultiChannelPWMPatternShadowTransferStatus(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   819  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   820  /** \brief Returns the Timer (T12 / T13) shadow transfer enable status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   821   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   822   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   823   * \return Status (TRUE: enable / FALSE: disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   824   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   825  IFX_INLINE boolean IfxCcu6_getShadowTransferStatus(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   826  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   827  /** \brief Returns the state of the Timer12 capture/compare channels CC6xST (x = 0, 1, 2)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   828   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   829   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   830   * \return Status TRUE or FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   831   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   832  IFX_INLINE boolean IfxCcu6_getT12CaptureCompareState(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   833  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   834  /** \brief Returns the current counting direction of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   835   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   836   * \return direction (up / down)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   837   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   838  IFX_INLINE IfxCcu6_T12CountDirection IfxCcu6_getT12CountDirection(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   839  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   840  /** \brief Returns the state of the Timer13 capture/compare channel CC63ST
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   841   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   842   * \return Status TRUE or FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   843   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   844  IFX_INLINE boolean IfxCcu6_getT13CaptureCompareState(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   845  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   846  /** \brief indicates the Timer blocks (T12 / T13) availability
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   847   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   848   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   849   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   850   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   851  IFX_INLINE boolean IfxCcu6_getTimerAvailabilityStatus(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   852  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   853  /** \brief Returns the Timer (T12 / T13) run status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   854   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   855   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   856   * \return Status (stopped / running)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   857   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   858  IFX_INLINE IfxCcu6_TimerRunStatus IfxCcu6_getTimerRunStatus(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   859  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   860  /** \brief Returns the module's suspend state.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   861   * TRUE :if module is suspended.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   862   * FALSE:if module is not yet suspended.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   863   * \param ccu6 Pointer to CCU6 module registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   864   * \return Suspend status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   865   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   866  IFX_INLINE boolean IfxCcu6_isModuleSuspended(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   867  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   868  /** \brief Configure the Module to Hard/Soft suspend mode.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   869   * Note: The api works only when the OCDS is enabled and in Supervisor Mode. When OCDS is disabled the OCS suspend control is ineffective.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   870   * \param ccu6 Pointer to CCU6 module registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   871   * \param mode Module suspend mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   872   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   873   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   874  IFX_INLINE void IfxCcu6_setSuspendMode(Ifx_CCU6 *ccu6, IfxCcu6_SuspendMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   875  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   876  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   877  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   878  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   879  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   880  /** \brief Returns the module index of the selected CCU6 module
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   881   * \param ccu6 Pointer to CCU6 module registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   882   * \return CCU6 module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   883   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   884  IFX_EXTERN Ifx_CCU6 *IfxCcu6_getAddress(IfxCcu6_Index ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   885  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   886  /** \brief Returns the capture register value of the selected channel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   887   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   888   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   889   * \return current value of the capture register of a selected channel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   890   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   891  IFX_EXTERN uint32 IfxCcu6_getCaptureRegisterValue(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   892  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   893  /** \brief Returns the capture shadow register value of the selected channel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   894   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   895   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   896   * \return current value of the capture shadow register of a selected channel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   897   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   898  IFX_EXTERN uint32 IfxCcu6_getCaptureShadowRegisterValue(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   899  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   900  /** \brief Returns CCU6 index
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   901   * \param ccu6 Specifies the pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   902   * \return Returns index. returns -1 in case of unknown index
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   903   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   904  IFX_EXTERN IfxCcu6_Index IfxCcu6_getIndex(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   905  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   906  /** \brief Returns the service request register
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   907   * \param ccu6 Specifies Ccu6 module
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   908   * \param serviceRequest Selection of service request outputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   909   * \return The service request register
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   910   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   911  IFX_EXTERN volatile Ifx_SRC_SRCR *IfxCcu6_getSrcAddress(Ifx_CCU6 *ccu6, IfxCcu6_ServiceRequest serviceRequest);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   912  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   913  /** \brief Returns the current value of the timer register
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   914   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   915   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   916   * \return current value of the timer register
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   917   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   918  IFX_EXTERN uint32 IfxCcu6_readTimer(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   919  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   920  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   921  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   922  /** \addtogroup IfxLld_Ccu6_Std_Configuration
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   923   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   924  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   925  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   926  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   927  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   928  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   929  /** \brief Clears all Interrupt flags
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   930   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   931   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   932   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   933  IFX_INLINE void IfxCcu6_clearAllInterruptStatusFlags(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   934  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   935  /** \brief Disables the additional prescaler of 1/256 can be enabled for the prescaler of T12 or T13 to support higher clock frequencies
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   936   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   937   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   938   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   939   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   940  IFX_INLINE void IfxCcu6_disableAdditionalPrescaler(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   941  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   942  /** \brief Disables the dead time generation for each compare channel (0, 1, 2) of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   943   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   944   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   945   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   946   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   947  IFX_INLINE void IfxCcu6_disableDeadTime(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   948  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   949  /** \brief Disables the delay of the source signal for the sampling of the Hall input pattern (selected by HSYNC)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   950   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   951   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   952   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   953  IFX_INLINE void IfxCcu6_disableDelayBypass(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   954  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   955  /** \brief Disables the selected interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   956   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   957   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   958   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   959   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   960  IFX_INLINE void IfxCcu6_disableInterrupt(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   961  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   962  /** \brief Sets multi channel mode unavailable, A write access to MCMOUTS is ignored
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   963   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   964   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   965   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   966  IFX_INLINE void IfxCcu6_disableMultiChannelMode(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   967  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   968  /** \brief Disables shadow transfers of the timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   969   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   970   * \param t12 Timer12 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   971   * \param t13 Timer13 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   972   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   973   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   974  IFX_INLINE void IfxCcu6_disableShadowTransfer(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   975  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   976  /** \brief Disables the single shot-mode of Timers (T12 T13).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   977   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   978   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   979   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   980   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   981  IFX_INLINE void IfxCcu6_disableSingleShotMode(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   982  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   983  /** \brief Disables the Inversion of T13 signal for the modulation of the CC6x and COUT6x (x = 0, 1, 2) signals\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   984   * T13 output CC63_O is equal to CC63ST
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   985   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   986   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   987   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   988  IFX_INLINE void IfxCcu6_disableT13InvertedModulation(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   989  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   990  /** \brief Sets Timer12 block unavailable, A write access to T12PR is ignored
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   991   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   992   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   993   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   994   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   995  IFX_INLINE void IfxCcu6_disableTimer(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   996  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   997  /** \brief Disables the trap functionality for the corresponding output signals
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   998   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   999   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1000   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1001   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1002  IFX_INLINE void IfxCcu6_disableTrap(Ifx_CCU6 *ccu6, IfxCcu6_ChannelOut channelOut);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1003  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1004  /** \brief Disables the input (pin) function for the trap generation
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1005   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1006   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1007   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1008  IFX_INLINE void IfxCcu6_disableTrapPin(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1009  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1010  /** \brief Enables the additional prescaler of 1/256 can be enabled for the prescaler of T12 or T13 to support higher clock frequencies
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1011   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1012   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1013   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1014   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1015  IFX_INLINE void IfxCcu6_enableAdditionalPrescaler(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1016  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1017  /** \brief Sets the single shot-mode of Timers (T12, T13).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1018   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1019   * \param t12 Timer12 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1020   * \param t13 Timer13 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1021   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1022   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1023  IFX_INLINE void IfxCcu6_enableCountEvent(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1024  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1025  /** \brief Enables the dead time generation for each compare channel (0, 1, 2) of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1026   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1027   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1028   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1029   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1030  IFX_INLINE void IfxCcu6_enableDeadTime(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1031  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1032  /** \brief Enables the delay of the source signal for the sampling of the Hall input pattern (selected by HSYNC) by the Dead-Time Counter 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1033   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1034   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1035   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1036  IFX_INLINE void IfxCcu6_enableDelayBypass(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1037  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1038  /** \brief Sets HP_ST immediately to update bit fields EXPH and CURH by EXPHS and CURHS
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1039   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1040   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1041   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1042  IFX_INLINE void IfxCcu6_enableHallPatternShadowTransfer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1043  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1044  /** \brief Enables the selected interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1045   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1046   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1047   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1048   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1049  IFX_INLINE void IfxCcu6_enableInterrupt(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1050  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1051  /** \brief Sets multi channel mode available, A write access to MCMOUTS is executed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1052   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1053   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1054   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1055  IFX_INLINE void IfxCcu6_enableMultiChannelMode(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1056  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1057  /** \brief Enables the Multi Channel Mode Availability
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1058   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1059   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1060   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1061  IFX_INLINE void IfxCcu6_enableMultiChannelModeAvailability(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1062  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1063  /** \brief Sets MCM_ST immediately to update bit field MCMP by the value of MCMPS.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1064   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1065   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1066   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1067  IFX_INLINE void IfxCcu6_enableMultiChannelPwmPatternShadowTransfer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1068  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1069  /** \brief Enables the shadow transfer T12_ST if flag MCMOUT.R is set or\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1070   * becomes set while a T12 one match is detected while counting down
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1071   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1072   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1073   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1074  IFX_INLINE void IfxCcu6_enableMultiChannelT12DowncountingShadowTransfer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1075  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1076  /** \brief Enables the shadow transfer T12_ST if flag MCMOUT.R is set or\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1077   * becomes set while a T12 period match is detected while counting up
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1078   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1079   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1080   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1081  IFX_INLINE void IfxCcu6_enableMultiChannelT12UpcountingShadowTransfer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1082  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1083  /** \brief Enables the shadow transfer T13_ST if flag MCMOUT.R is set or\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1084   * becomes set while a T13 period match is detected
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1085   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1086   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1087   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1088  IFX_INLINE void IfxCcu6_enableMultiChannelT13UpcountingShadowTransfer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1089  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1090  /** \brief Enables shadow transfers of the timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1091   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1092   * \param t12 Timer12 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1093   * \param t13 Timer13 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1094   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1095   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1096  IFX_INLINE void IfxCcu6_enableShadowTransfer(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1097  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1098  /** \brief Enables the single shot-mode of Timers (T12 T13).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1099   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1100   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1101   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1102   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1103  IFX_INLINE void IfxCcu6_enableSingleShotMode(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1104  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1105  /** \brief Enables the Inversion of T13 signal for the modulation of the CC6x and COUT6x (x = 0, 1, 2) signals\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1106   * T13 output CC63_O is equal to CC63ST.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1107   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1108   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1109   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1110  IFX_INLINE void IfxCcu6_enableT13InvertedModulation(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1112  /** \brief Sets Timer12 block available, A write access to T12PR is executed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1113   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1114   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1115   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1116   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1117  IFX_INLINE void IfxCcu6_enableTimer(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1118  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1119  /** \brief Enables the trap functionality for the corresponding output signals
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1120   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1121   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1122   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1123   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1124  IFX_INLINE void IfxCcu6_enableTrap(Ifx_CCU6 *ccu6, IfxCcu6_ChannelOut channelOut);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1125  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1126  /** \brief Enables the input (pin) function for the trap generation
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1127   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1128   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1129   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1130  IFX_INLINE void IfxCcu6_enableTrapPin(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1131  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1132  /** \brief selects the actual input signal for the capture compare inputs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1133   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1134   * \param input Input selection, ( CC6x capture input / CTRAP input / CCPOSx input  )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1135   * \param signal selection of actual input signal for the module inputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1136   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1137   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1138  IFX_INLINE void IfxCcu6_setCaptureCompareInputSignal(Ifx_CCU6 *ccu6, IfxCcu6_CaptureCompareInput input, IfxCcu6_CaptureCompareInputSignal signal);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1139  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1140  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1141  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1142  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1143  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1144  /** \brief Disables the modulation of the corresponding output signal by PWM pattern generated by the timers T12 and T13.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1145   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1146   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1147   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1148   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1149   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1150  IFX_EXTERN void IfxCcu6_disableModulationOutput(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer, IfxCcu6_ChannelOut channelOut);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1152  /** \brief Disables the selected CCU6 kernel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1153   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1154   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1155   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1156  IFX_EXTERN void IfxCcu6_disableModule(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1157  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1158  /** \brief Enables the modulation of the corresponding output signal by PWM pattern generated by the timers T12 and T13.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1159   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1160   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1161   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1162   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1163   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1164  IFX_EXTERN void IfxCcu6_enableModulationOutput(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer, IfxCcu6_ChannelOut channelOut);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1166  /** \brief Enables the selected CCU6 kernel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1167   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1168   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1169   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1170  IFX_EXTERN void IfxCcu6_enableModule(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1171  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1172  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1173  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1174  /** \addtogroup IfxLld_Ccu6_Std_IO
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1175   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1176  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1177  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1178  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1179  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1181  /** \brief Initialises a CC60 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1182   * \param cc60In CC60 capture input CC60IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1183   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1184   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1185   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1186  IFX_INLINE void IfxCcu6_initCc60InPin(const IfxCcu6_Cc60in_In *cc60In, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1187  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1188  /** \brief Initialises a CC60 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1189   * \param cc60Out CC60 compare output CC0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1190   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1191   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1192   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1194  IFX_INLINE void IfxCcu6_initCc60OutPin(const IfxCcu6_Cc60_Out *cc60Out, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1196  /** \brief Initialises a CC61 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1197   * \param cc61In CC61 capture input CC61IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1198   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1199   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1201  IFX_INLINE void IfxCcu6_initCc61InPin(const IfxCcu6_Cc61in_In *cc61In, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1203  /** \brief Initialises a CC61 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1204   * \param cc61Out CC61 compare output CC1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1205   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1206   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1207   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1208   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1209  IFX_INLINE void IfxCcu6_initCc61OutPin(const IfxCcu6_Cc61_Out *cc61Out, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1210  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1211  /** \brief Initialises a CC62 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1212   * \param cc62In CC62 capture input CC62IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1213   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1214   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1215   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1216  IFX_INLINE void IfxCcu6_initCc62InPin(const IfxCcu6_Cc62in_In *cc62In, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1217  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1218  /** \brief Initialises a CC62 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1219   * \param cc62Out CC62 compare output CC2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1220   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1221   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1222   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1223   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1224  IFX_INLINE void IfxCcu6_initCc62OutPin(const IfxCcu6_Cc62_Out *cc62Out, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1225  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1226  /** \brief Initialises a CCPOS0 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1227   * \param ccpos0 CC60 capture input CCPOS0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1228   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1229   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1230   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1231  IFX_INLINE void IfxCcu6_initCcpos0Pin(const IfxCcu6_Ccpos0_In *ccpos0, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1233  /** \brief Initialises a CCPOS1 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1234   * \param ccpos1 CC61 capture input CCPOS1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1235   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1236   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1237   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1238  IFX_INLINE void IfxCcu6_initCcpos1Pin(const IfxCcu6_Ccpos1_In *ccpos1, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1239  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1240  /** \brief Initialises a CCPOS0 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1241   * \param ccpos2 CC62 capture input CCPOS2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1242   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1243   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1244   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1245  IFX_INLINE void IfxCcu6_initCcpos2Pin(const IfxCcu6_Ccpos2_In *ccpos2, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1246  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1247  /** \brief Initialises a COUT60 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1248   * \param cout60 CC60 compare output COUT0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1249   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1250   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1251   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1252   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1253  IFX_INLINE void IfxCcu6_initCout60Pin(const IfxCcu6_Cout60_Out *cout60, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1254  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1255  /** \brief Initialises a COUT61 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1256   * \param cout61 CC61 compare output COUT1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1257   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1258   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1259   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1261  IFX_INLINE void IfxCcu6_initCout61Pin(const IfxCcu6_Cout61_Out *cout61, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1263  /** \brief Initialises a COUT62 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1264   * \param cout62 CC62 compare output COUT2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1265   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1266   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1267   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1268   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1269  IFX_INLINE void IfxCcu6_initCout62Pin(const IfxCcu6_Cout62_Out *cout62, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1270  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1271  /** \brief Initialises a COUT63 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1272   * \param cout63 CC63 compare output COUT3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1273   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1274   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1275   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1276   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1277  IFX_INLINE void IfxCcu6_initCout63Pin(const IfxCcu6_Cout63_Out *cout63, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1278  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1279  /** \brief Initialises a CTRAP input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1280   * \param ctrap CTRAP input
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1281   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1282   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1283   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1284  IFX_INLINE void IfxCcu6_initCtrapPin(const IfxCcu6_Ctrap_In *ctrap, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1285  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1286  /** \brief Initialises a T12HR input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1287   * \param t12hrIn Timer 12 HR input T12HR
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1288   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1289   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1290   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1291  IFX_INLINE void IfxCcu6_initT12hrPin(const IfxCcu6_T12hr_In *t12hrIn, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1292  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1293  /** \brief Initialises a T13HR input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1294   * \param t13hrIn Timer 12 HR input T12HR
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1295   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1296   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1297   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1298  IFX_INLINE void IfxCcu6_initT13hrPin(const IfxCcu6_T13hr_In *t13hrIn, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1299  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1300  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1301  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1302  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1303  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1304  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1305  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1306  /** \brief Provides functionality for both setting of CC60 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1307   * \param cc60In CC60 capture input CC60IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1308   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1309   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1310   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1311   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1312  IFX_INLINE void IfxCcu6_initCc60InPinWithPadLevel(const IfxCcu6_Cc60in_In *cc60In, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1313  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1314  /** \brief Provides functionality for both setting of CC61 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1315   * \param cc61In CC61 capture input CC61IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1316   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1317   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1318   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1319   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1320  IFX_INLINE void IfxCcu6_initCc61InPinWithPadLevel(const IfxCcu6_Cc61in_In *cc61In, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1321  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1322  /** \brief Provides functionality for both setting of CC62 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1323   * \param cc62In CC62 capture input CC62IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1324   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1325   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1326   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1327   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1328  IFX_INLINE void IfxCcu6_initCc62InPinWithPadLevel(const IfxCcu6_Cc62in_In *cc62In, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1329  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1330  /** \brief Provides functionality for both setting of CCPOS0 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1331   * \param ccpos0 CC60 capture input CCPOS0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1332   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1333   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1334   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1335   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1336  IFX_INLINE void IfxCcu6_initCcpos0PinWithPadLevel(const IfxCcu6_Ccpos0_In *ccpos0, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1337  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1338  /** \brief Provides functionality for both setting of CCPOS1 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1339   * \param ccpos1 CC61 capture input CCPOS1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1340   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1341   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1344  IFX_INLINE void IfxCcu6_initCcpos1PinWithPadLevel(const IfxCcu6_Ccpos1_In *ccpos1, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1346  /** \brief Provides functionality for both setting of CCPOS2 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1347   * \param ccpos2 CC62 capture input CCPOS2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1348   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1349   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1350   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1351   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1352  IFX_INLINE void IfxCcu6_initCcpos2PinWithPadLevel(const IfxCcu6_Ccpos2_In *ccpos2, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1353  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1354  /** \brief Provides functionality for both setting of CTRAP pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1355   * \param ctrap CTRAP input
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1356   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1357   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1358   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1359   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1360  IFX_INLINE void IfxCcu6_initCtrapPinWithPadLevel(const IfxCcu6_Ctrap_In *ctrap, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1361  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1362  /** \brief Provides functionality for both setting of T12HR pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1363   * \param t12hrIn Timer 12 HR input T12HR
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1364   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1365   * \param padDriver Pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1366   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1367   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1368  IFX_INLINE void IfxCcu6_initT12hrPinWithPadLevel(const IfxCcu6_T12hr_In *t12hrIn, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1369  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1370  /** \brief Provides functionality for both setting of T13HR pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1371   * \param t13hrIn Timer 13 HR input T13HR
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1372   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1373   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1374   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1375   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1376  IFX_INLINE void IfxCcu6_initT13hrPinWithPadLevel(const IfxCcu6_T13hr_In *t13hrIn, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1377  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1378  /** \brief Sets the sensitivity of the module to sleep signal
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1379   * \param ccu6 pointer to CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1380   * \param mode mode selection (enable/disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1381   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1382   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1383  IFX_INLINE void IfxCcu6_setSleepMode(Ifx_CCU6 *ccu6, IfxCcu6_SleepMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1384  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1385  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1386  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1387  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1388  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1389  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1390   * \param ccu6 pointer to ccu6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1391   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1392   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1393  IFX_EXTERN void IfxCcu6_resetModule(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1394  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1395  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1396  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1397  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1398  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1399  IFX_INLINE void IfxCcu6_clearAllInterruptStatusFlags(Ifx_CCU6 *ccu6)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1400  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1401      ccu6->ISR.U = 0xFFFF;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1402  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1403  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1404  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1405  IFX_INLINE void IfxCcu6_clearCounter(Ifx_CCU6 *ccu6, boolean t12, boolean t13)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1406  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1407      Ifx_CCU6_TCTR4 tctr4;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1408      tctr4.U        = 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1409      tctr4.B.T12RES = t12;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1410      tctr4.B.T13RES = t13;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1411      ccu6->TCTR4.U  = tctr4.U;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1412  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1413  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1414  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1415  IFX_INLINE void IfxCcu6_clearDeadTimeCounters(Ifx_CCU6 *ccu6)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1416  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1417      ccu6->TCTR4.B.DTRES = TRUE;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1418  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1419  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1420  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1421  IFX_INLINE void IfxCcu6_clearInterruptStatusFlag(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1422  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1423      uint32 mask = (1U << source);
	mov	d8,#1
.L622:
	sh	d8,d8,d15
.L344:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1424      ccu6->ISR.U = mask;
	st.w	[a2]168,d8
.L269:

; ..\USER\isr.c	   293  套
; ..\USER\isr.c	   294  	PIT_CLEAR_FLAG(CCU6_1, PIT_CH0);
; ..\USER\isr.c	   295  
	rslcx
	rfe
.L265:
	
__cc60_pit_ch1_isr_function_end:
	.size	cc60_pit_ch1_isr,__cc60_pit_ch1_isr_function_end-cc60_pit_ch1_isr
.L109:
	; End of function
	
	.sdecl	'.text.inttab0.intvec.020',code
	.sect	'.text.inttab0.intvec.020'

; ..\USER\isr.c	   296  }
; ..\USER\isr.c	   297  
	movh.a	a14,#@his(cc61_pit_ch0_isr)
	lea	a14,[a14]@los(cc61_pit_ch0_isr)
	ji	a14
	.sdecl	'.text.isr.cc61_pit_ch0_isr',code,cluster('cc61_pit_ch0_isr')
	.sect	'.text.isr.cc61_pit_ch0_isr'
	.align	2
	
	.global	cc61_pit_ch0_isr
; Function cc61_pit_ch0_isr
.L47:
cc61_pit_ch0_isr:	.type	func
	svlcx
.L274:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L275:

; ..\USER\isr.c	   298  NTERRUPT(cc61_pit_ch1_isr, 0, CCU6_1_CH1_ISR_PRIORITY)
; ..\USER\isr.c	   299  {
; ..\USER\isr.c	   300  	enableInterrupts();//开启中断嵌套
	mov	d4,#1
	call	IfxCcu6_getAddress
	mov	d8,#7
.L276:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     2   * \file IfxCcu6.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     3   * \brief CCU6  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     4   * \ingroup IfxLld_Ccu6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    45   * \defgroup IfxLld_Ccu6_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    46   * \ingroup IfxLld_Ccu6_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    47   * \defgroup IfxLld_Ccu6_Std_Operative Operative Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    48   * \ingroup IfxLld_Ccu6_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    49   * \defgroup IfxLld_Ccu6_Std_Utility Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    50   * \ingroup IfxLld_Ccu6_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    51   * \defgroup IfxLld_Ccu6_Std_Configuration Configuration Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    52   * \ingroup IfxLld_Ccu6_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    53   * \defgroup IfxLld_Ccu6_Std_IO IO Pin Configuration Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    54   * \ingroup IfxLld_Ccu6_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    55   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    56  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    57  #ifndef IFXCCU6_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    58  #define IFXCCU6_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    59  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    60  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    61  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    62  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    63  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    64  #include "_Impl/IfxCcu6_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    65  #include "Src/Std/IfxSrc.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    66  #include "Cpu/Std/IfxCpu_Intrinsics.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    67  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    68  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    69  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    70  #include "_PinMap/IfxCcu6_PinMap.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    71  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    72  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    73  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    74  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    75  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    76  /** \addtogroup IfxLld_Ccu6_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    77   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    78  /** \brief Input selection, ( CC6x capture input / CTRAP input / CCPOSx input )\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    79   * Definition in Ifx_CCU.PISEL0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    80   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    81  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    82  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    83      IfxCcu6_CaptureCompareInput_cC60   = IFX_CCU6_PISEL0_ISCC60_OFF,  /**< \brief CC60 capture input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    84      IfxCcu6_CaptureCompareInput_cC61   = IFX_CCU6_PISEL0_ISCC61_OFF,  /**< \brief CC61 capture input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    85      IfxCcu6_CaptureCompareInput_cC62   = IFX_CCU6_PISEL0_ISCC62_OFF,  /**< \brief CC62 capture input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    86      IfxCcu6_CaptureCompareInput_cTRAP  = IFX_CCU6_PISEL0_ISTRP_OFF,   /**< \brief CTRAP input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    87      IfxCcu6_CaptureCompareInput_cCPOS0 = IFX_CCU6_PISEL0_ISPOS0_OFF,  /**< \brief CCPOS0 input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    88      IfxCcu6_CaptureCompareInput_cCPOS1 = IFX_CCU6_PISEL0_ISPOS1_OFF,  /**< \brief CCPOS1 input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    89      IfxCcu6_CaptureCompareInput_cCPOS2 = IFX_CCU6_PISEL0_ISPOS2_OFF   /**< \brief CCPOS2 input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    90  } IfxCcu6_CaptureCompareInput;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    91  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    92  /** \brief Selection of actual input signal for the capture compare inputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    93   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    94  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    95  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    96      IfxCcu6_CaptureCompareInputSignal_a = 0,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    97      IfxCcu6_CaptureCompareInputSignal_b = 1,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    98      IfxCcu6_CaptureCompareInputSignal_c = 2,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    99      IfxCcu6_CaptureCompareInputSignal_d = 3   /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   100  } IfxCcu6_CaptureCompareInputSignal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   101  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   102  /** \brief capture/compare state to set / clear the CC6xST-bits
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   103   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   104  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   105  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   106      IfxCcu6_CaptureCompareState_set    = 0, /**< \brief Bit CC6xST is set */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   107      IfxCcu6_CaptureCompareState_clear  = 1, /**< \brief Bit CC6xST is cleared */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   108      IfxCcu6_CaptureCompareState_toggle = 2  /**< \brief Bit CC6xST is toggled */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   109  } IfxCcu6_CaptureCompareState;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   110  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   111  /** \brief Capture compare output pins
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   112   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   113  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   114  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   115      IfxCcu6_ChannelOut_cc0   = 0,  /**< \brief CC60 compare output CC0 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   116      IfxCcu6_ChannelOut_cout0 = 1,  /**< \brief CC60 compare output COUT0 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   117      IfxCcu6_ChannelOut_cc1   = 2,  /**< \brief CC61 compare output CC1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   118      IfxCcu6_ChannelOut_cout1 = 3,  /**< \brief CC61 compare output COUT1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   119      IfxCcu6_ChannelOut_cc2   = 4,  /**< \brief CC62 compare output CC2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   120      IfxCcu6_ChannelOut_cout2 = 5,  /**< \brief CC62 compare output COUT2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   121      IfxCcu6_ChannelOut_cout3 = 6   /**< \brief CC63 compare output COUT3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   122  } IfxCcu6_ChannelOut;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   124  /** \brief Defines the input event leading to a counting action of the timer (T12 / T13)\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   125   * Definition in Ifx_CCU.PISEL2.B.ISCNT12 / Ifx_CCU.PISEL2.B.ISCNT13
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   126   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   127  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   128  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   129      IfxCcu6_CountingInputMode_internal        = 0, /**< \brief The T1x prescaler generates the counting events,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   130                                                      * Bit TCTR4.T1xCNT is not taken into account. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   131      IfxCcu6_CountingInputMode_manual          = 1, /**< \brief Bit TCTR4.T1xCNT written with 1 is a counting
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   132                                                      * event. The T1x prescaler is not taken into account */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   133      IfxCcu6_CountingInputMode_externalRising  = 2, /**< \brief The timer T1x is counting each rising edge
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   134                                                      * detected in the selected T1xHR signal */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   135      IfxCcu6_CountingInputMode_externalFalling = 3  /**< \brief The timer T1x is counting each falling edge
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   136                                                      * detected in the selected T1xHR signal */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   137  } IfxCcu6_CountingInputMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   138  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   139  /** \brief Controls whether the source signal for the sampling of the Hall input pattern (selected by HSYNC) is delayed by the Dead-Time Counter 0\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   140   * Definition in Ifx_CCU.T12MSEL.B.DBYP
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   141   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   142  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   143  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   144      IfxCcu6_DelayBypass_notActive = 0,  /**< \brief Dead-Time Counter 0 is generating a delay after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   145                                           * the source signal becomes active */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   146      IfxCcu6_DelayBypass_active    = 1   /**< \brief Dead-Time Counter 0 is not used for a delay */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   147  } IfxCcu6_DelayBypass;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   148  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   149  /** \brief Defines the event of signal T1xHR that can set the run bit T1xR by HW\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   150   * Definition in Ifx_CCU.TCTR2.B.T12RSEL / IIfx_CCU.TCTR2.B.T13RSEL
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   151   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   152  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   153  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   154      IfxCcu6_ExternalTriggerMode_disable     = 0,  /**< \brief The external setting of T1xR is disabled */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   155      IfxCcu6_ExternalTriggerMode_risingEdge  = 1,  /**< \brief Bit T1xR is set if a rising edge of signal T1xHR is
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   156                                                     * detected. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   157      IfxCcu6_ExternalTriggerMode_fallingEdge = 2,  /**< \brief Bit T1xR is set if a falling edge of signal T1xHR is
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   158                                                     * detected. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   159      IfxCcu6_ExternalTriggerMode_anyEdge     = 3   /**< \brief Bit T1xR is set if an edge of signal T1xHR is
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   160                                                     * detected */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   161  } IfxCcu6_ExternalTriggerMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   162  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   163  /** \brief Defines the source for the sampling of the Hall input pattern and the comparison to the current and the expected Hall pattern bit fields\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   164   * Definition in Ifx_CCU.T12MSEL.HSYNC
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   165   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   166  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   167  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   168      IfxCcu6_HallSensorTriggerMode_permanentCheck    = 0,  /**< \brief Any edge at any of the inputs CCPOSx, independent from any PWM
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   169                                                             * signal */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   170      IfxCcu6_HallSensorTriggerMode_cM63              = 1,  /**< \brief A T13 Compare-Match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   171      IfxCcu6_HallSensorTriggerMode_t13PM             = 2,  /**< \brief A T13 Period-Match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   172      IfxCcu6_HallSensorTriggerMode_off               = 3,  /**< \brief Hall sampling triggered by HW sources is switched off */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   173      IfxCcu6_HallSensorTriggerMode_t12PMCountingUp   = 4,  /**< \brief A T12 Period-Match while counting up (T12_PM and CDIR = 0) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   174      IfxCcu6_HallSensorTriggerMode_t12OMCountingDown = 5,  /**< \brief A T12 One-Match while counting down (T12_PM and CDIR = 1) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   175      IfxCcu6_HallSensorTriggerMode_cM61CountingUp    = 6,  /**< \brief A T12 Compare-Match of compare channel CC61 while counting up (CM_61 and CDIR = 0) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   176      IfxCcu6_HallSensorTriggerMode_cM61CountingDown  = 7   /**< \brief A T12 Compare-Match of compare channel CC61 while counting down (CM_61 and CDIR = 1) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   177  } IfxCcu6_HallSensorTriggerMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   178  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   179  /** \brief Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   180   * Description in Ifx_CCU.IEN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   181   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   182  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   183  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   184      IfxCcu6_InterruptSource_cc60RisingEdge   = IFX_CCU6_IS_ICC60R_OFF, /**< \brief Capture compare match rising edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   185                                                                          * enable for channel CC60 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   186      IfxCcu6_InterruptSource_cc60FallingEdge  = IFX_CCU6_IS_ICC60F_OFF, /**< \brief Capture compare match falling edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   187                                                                          * enable for channel CC60 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   188      IfxCcu6_InterruptSource_cc61RisingEdge   = IFX_CCU6_IS_ICC61R_OFF, /**< \brief Capture compare match rising edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   189                                                                          * enable for channel CC61 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   190      IfxCcu6_InterruptSource_cc61FallingEdge  = IFX_CCU6_IS_ICC61F_OFF, /**< \brief Capture compare match falling edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   191                                                                          * enable for channel CC61 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   192      IfxCcu6_InterruptSource_cc62RisingEdge   = IFX_CCU6_IS_ICC62R_OFF, /**< \brief Capture compare match rising edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   193                                                                          * enable for channel CC62 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   194      IfxCcu6_InterruptSource_cc62FallingEdge  = IFX_CCU6_IS_ICC62F_OFF, /**< \brief Capture compare match falling edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   195                                                                          * enable for channel CC62 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   196      IfxCcu6_InterruptSource_t12OneMatch      = IFX_CCU6_IS_T12OM_OFF,  /**< \brief Interrupt enable for T12 one-match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   197      IfxCcu6_InterruptSource_t12PeriodMatch   = IFX_CCU6_IS_T12PM_OFF,  /**< \brief Interrupt enable for T12 period-match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   198      IfxCcu6_InterruptSource_t13CompareMatch  = IFX_CCU6_IS_T13CM_OFF,  /**< \brief Interrupt enable for T13 compare-match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   199      IfxCcu6_InterruptSource_t13PeriodMatch   = IFX_CCU6_IS_T13PM_OFF,  /**< \brief Interrupt enable for T13 period-match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   200      IfxCcu6_InterruptSource_trap             = IFX_CCU6_IS_TRPF_OFF,   /**< \brief Interrupt enable for trap flag */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   201      IfxCcu6_InterruptSource_correctHallEvent = IFX_CCU6_IS_CHE_OFF,    /**< \brief Interrupt enable for correct hall event */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   202      IfxCcu6_InterruptSource_wrongHallEvent   = IFX_CCU6_IS_WHE_OFF     /**< \brief Interrupt enable for wrong hall event */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   203  } IfxCcu6_InterruptSource;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   204  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   205  /** \brief Selection of the trigger request source (next multi-channel event) for the shadow transfer MCM_ST from MCMPS to MCMP\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   206   * Definition in Ifx_CCU.MCMCTR.B.SWSEL
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   207   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   208  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   209  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   210      IfxCcu6_MultiChannelSwitchingSelect_noEvent                 = 0,  /**< \brief No trigger request will be generated */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   211      IfxCcu6_MultiChannelSwitchingSelect_correctHallEvent        = 1,  /**< \brief Correct Hall pattern detected (CM_CHE) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   212      IfxCcu6_MultiChannelSwitchingSelect_t13PeriodMatch          = 2,  /**< \brief T13 period-match detected (while counting up) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   213      IfxCcu6_MultiChannelSwitchingSelect_t12OneMatch             = 3,  /**< \brief T12 one-match (while counting down) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   214      IfxCcu6_MultiChannelSwitchingSelect_t12Channel1CompareMatch = 4,  /**< \brief T12 channel 1 compare-match detected (phase
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   215                                                                         * delay function) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   216      IfxCcu6_MultiChannelSwitchingSelect_t12PeriodMatch          = 5   /**< \brief T12 period match detected (while counting up) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   217  } IfxCcu6_MultiChannelSwitchingSelect;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   219  /** \brief Selection of the synchronization mechanism for the shadow transfer event MCM_ST\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   220   * Definition in Ifx_CCU.MCMCTR.B.SWSYN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   222  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   223  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   224      IfxCcu6_MultiChannelSwitchingSync_direct       = 0,  /**< \brief Direct, the trigger event immediately leads to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   225                                                            * shadow transfer */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   226      IfxCcu6_MultiChannelSwitchingSync_t13ZeroMatch = 1,  /**< \brief A T13 zero-match triggers the shadow transfer */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   227      IfxCcu6_MultiChannelSwitchingSync_t12ZeroMatch = 2   /**< \brief A T12 zero-match (while counting up) triggers the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   228                                                            * shadow transfer */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   229  } IfxCcu6_MultiChannelSwitchingSync;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   230  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   231  /** \brief Selection of service request outputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   232   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   233  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   234  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   235      IfxCcu6_ServiceRequest_0 = 0,      /**< \brief Service request output SR0  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   236      IfxCcu6_ServiceRequest_1,          /**< \brief Service request output SR1  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   237      IfxCcu6_ServiceRequest_2,          /**< \brief Service request output SR2  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   238      IfxCcu6_ServiceRequest_3           /**< \brief Service request output SR3  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   239  } IfxCcu6_ServiceRequest;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   240  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   241  /** \brief Enable/disable the sensitivity of the module to sleep signal\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   242   * Definition in Ifx_CCU6.CLC.B.EDIS
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   243   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   244  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   245  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   246      IfxCcu6_SleepMode_enable  = 0, /**< \brief enables sleep mode */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   247      IfxCcu6_SleepMode_disable = 1  /**< \brief disables sleep mode */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   248  } IfxCcu6_SleepMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   249  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   250  /** \brief OCDS Suspend Control (OCDS.SUS)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   252  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   253  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   254      IfxCcu6_SuspendMode_none = 0,  /**< \brief No suspend */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   255      IfxCcu6_SuspendMode_hard = 1,  /**< \brief Hard Suspend */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   256      IfxCcu6_SuspendMode_soft = 2   /**< \brief Soft Suspend */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   257  } IfxCcu6_SuspendMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   258  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   259  /** \brief Capture compare channel of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   261  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   262  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   263      IfxCcu6_T12Channel_0 = 0,      /**< \brief T12 channel CC60  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   264      IfxCcu6_T12Channel_1,          /**< \brief T12 channel CC61  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   265      IfxCcu6_T12Channel_2           /**< \brief T12 channel CC62  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   266  } IfxCcu6_T12Channel;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   267  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   268  /** \brief The operating mode for the T12 channels are defined by the bit fields Ifx_CCU.T12MSEL.MSEL6x.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   270  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   271  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   272      IfxCcu6_T12ChannelMode_off                                   = 0,  /**< \brief Capture/Compare modes switched off */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   273      IfxCcu6_T12ChannelMode_compareMode                           = 1,  /**< \brief Compare mode */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   274      IfxCcu6_T12ChannelMode_doubleRegisterCaptureRisingAndFalling = 4,  /**< \brief CC6xIN rising edge: T12 stored in CC6xR, falling edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   275      IfxCcu6_T12ChannelMode_doubleRegisterCaptureRising           = 5,  /**< \brief CC6xIN rising edge: CC6nSR stored in CC6xR, falling edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   276      IfxCcu6_T12ChannelMode_doubleRegisterCaptureFalling          = 6,  /**< \brief CC6xIN rising edge: CC6nSR stored in CC6xR, falling edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   277      IfxCcu6_T12ChannelMode_doubleRegisterCaptureAny              = 7,  /**< \brief CC6xIN any active edge: CC6nSR stored in CC6xR, any active edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   278      IfxCcu6_T12ChannelMode_hallSensor                            = 8,  /**< \brief Hall Sensor Mode, In order to properly enable this mode, all three MSEL6x fields have to be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   279                                                                          * programmed to Hall Sensor mode */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   280      IfxCcu6_T12ChannelMode_hysteresisLikecompare                 = 9,  /**< \brief Hysteresis-like compare mode */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   281      IfxCcu6_T12ChannelMode_multiInputCaptureRisingAndFalling     = 10, /**< \brief CC6xIN rising edge: T12 stored in CC6xR, CCPOSx falling edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   282      IfxCcu6_T12ChannelMode_multiInputCaptureFallingAndRising     = 11, /**< \brief CC6xIN falling edge: T12 stored in CC6xR, CCPOSx rising edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   283      IfxCcu6_T12ChannelMode_multiInputCaptureBothRising           = 12, /**< \brief CC6xIN rising edge: T12 stored in CC6xR, CCPOSx rising edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   284      IfxCcu6_T12ChannelMode_multiInputCaptureBothFalling          = 13, /**< \brief CC6xIN falling edge: T12 stored in CC6xR, CCPOSx falling edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   285      IfxCcu6_T12ChannelMode_multiInputCaptureAny                  = 14  /**< \brief CC6xIN any active edge : T12 stored in CC6xR, CCPOSx any active edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   286  } IfxCcu6_T12ChannelMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   287  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   288  /** \brief Counting direction of Timer12\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   289   * Definition in Ifx_CCU.TCTR0.B.CDIR
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   290   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   291  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   292  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   293      IfxCcu6_T12CountDirection_up   = 0, /**< \brief Counting up */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   294      IfxCcu6_T12CountDirection_down = 1  /**< \brief Counting down */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   295  } IfxCcu6_T12CountDirection;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   296  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   297  /** \brief Operating mode of Timer 12\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   298   * Definition in Ifx_CCU.TCTR0.B.CTM
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   299   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   300  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   301  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   302      IfxCcu6_T12CountMode_edgeAligned   = 0, /**< \brief T12 always counts up and continues counting
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   303                                               * from zero after reaching the period value. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   304      IfxCcu6_T12CountMode_centerAligned = 1  /**< \brief T12 counts down after detecting a period-match
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   305                                               * and counts up after detecting a one-match. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   306  } IfxCcu6_T12CountMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   307  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   308  /** \brief Delivers additional information to control the automatic set of bit T13R in the case that the trigger action defined by T13 trigger event control (T13TEC) is detected.\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   309   * Definition in Ifx_CCU.TCTR2.B.T13TED
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   310   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   311  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   312  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   313      IfxCcu6_T13TriggerDirection_noAction          = 0,  /**< \brief no action */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   314      IfxCcu6_T13TriggerDirection_onT12CountingUp   = 1,  /**< \brief while T12 is counting up */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   315      IfxCcu6_T13TriggerDirection_onT12CountingDown = 2,  /**< \brief while T12 is counting down */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   316      IfxCcu6_T13TriggerDirection_anyT12            = 3   /**< \brief independent on the count direction of T12 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   317  } IfxCcu6_T13TriggerDirection;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   319  /** \brief Selects the trigger event to start T13 (automatic set of T13R for synchronization to T12 compare signals)\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   320   * Definition in Ifx_CCU.TCTR2.B.T13TEC
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   321   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   322  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   323  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   324      IfxCcu6_T13TriggerEvent_noAction        = 0,  /**< \brief no action */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   325      IfxCcu6_T13TriggerEvent_onCC60RCompare  = 1,  /**< \brief set T13R on a T12 compare event on channel 0 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   326      IfxCcu6_T13TriggerEvent_onCC61RCompare  = 2,  /**< \brief set T13R on a T12 compare event on channel 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   327      IfxCcu6_T13TriggerEvent_onCC62RCompare  = 3,  /**< \brief set T13R on a T12 compare event on channel 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   328      IfxCcu6_T13TriggerEvent_onAnyT12Compare = 4,  /**< \brief set T13R on any T12 compare event (ch. 0, 1, 2) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   329      IfxCcu6_T13TriggerEvent_onT12Period     = 5,  /**< \brief set T13R upon a period-match of T12 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   330      IfxCcu6_T13TriggerEvent_onT12Zero       = 6,  /**< \brief set T13R upon a zero-match of T12 (while
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   331                                                     * counting up) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   332      IfxCcu6_T13TriggerEvent_onCCPOSxEdge    = 7   /**< \brief set T13R on any edge of inputs CCPOSx */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   333  } IfxCcu6_T13TriggerEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   334  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   335  /** \brief Timer number ( T12 / T13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   336   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   337  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   338  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   339      IfxCcu6_TimerId_t12 = 0,  /**< \brief Timer 12 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   340      IfxCcu6_TimerId_t13 = 1   /**< \brief Timer 13 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   341  } IfxCcu6_TimerId;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   342  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   343  /** \brief Selects the input clock for timers (T12 or T13) that is derived from the peripheral clock according to the equation\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   344   * Definition in Ifx_CCU.TCTR0.B.T12CLK / Ifx_CCU.TCTR0.B.T13CLK
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   345   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   346  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   347  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   348      IfxCcu6_TimerInputClock_fcc6      = 0, /**< \brief fcc6 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   349      IfxCcu6_TimerInputClock_fcc6By2   = 1, /**< \brief fcc6 / 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   350      IfxCcu6_TimerInputClock_fcc6By4   = 2, /**< \brief fcc6 / 4 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   351      IfxCcu6_TimerInputClock_fcc6By8   = 3, /**< \brief fcc6 / 8 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   352      IfxCcu6_TimerInputClock_fcc6By16  = 4, /**< \brief fcc6 / 16 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   353      IfxCcu6_TimerInputClock_fcc6By32  = 5, /**< \brief fcc6 / 32 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   354      IfxCcu6_TimerInputClock_fcc6By64  = 6, /**< \brief fcc6 / 64 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   355      IfxCcu6_TimerInputClock_fcc6By128 = 7  /**< \brief fcc6 / 128 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   356  } IfxCcu6_TimerInputClock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   357  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   358  /** \brief Selection of actual input signal for the timer inputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   359   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   360  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   361  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   362      IfxCcu6_TimerInputSignal_a = 0,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   363      IfxCcu6_TimerInputSignal_b = 1,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   364      IfxCcu6_TimerInputSignal_c = 2,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   365      IfxCcu6_TimerInputSignal_d = 3,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   366      IfxCcu6_TimerInputSignal_e = 0,  /**< \brief defines the input signal used as T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   367      IfxCcu6_TimerInputSignal_f = 1,  /**< \brief defines the input signal used as T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   368      IfxCcu6_TimerInputSignal_g = 2,  /**< \brief defines the input signal used as T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   369      IfxCcu6_TimerInputSignal_h = 3   /**< \brief defines the input signal used as T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   370  } IfxCcu6_TimerInputSignal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   371  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   372  /** \brief Timer (T12 / T13) run status\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   373   * Definition in Ifx_CCU.TCTR0.B.T12R and Ifx_CCU.TCTR0.B.T13R
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   374   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   375  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   376  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   377      IfxCcu6_TimerRunStatus_stopped = 0,  /**< \brief Timer T1x is stopped. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   378      IfxCcu6_TimerRunStatus_running = 1   /**< \brief Timer T1x is running. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   379  } IfxCcu6_TimerRunStatus;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   381  /** \brief Defines how the trap flag TRPF can be cleared after the trap input condition is no longer valid (either by CTRAP = 1 or by TRPPEN = 0)\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   382   * Definition in Ifx_CCU.TRPCTR.B.TRPM2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   383   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   384  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   385  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   386      IfxCcu6_TrapMode_automatic = 0,  /**< \brief Bit TRPF is cleared by HW */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   387      IfxCcu6_TrapMode_manual    = 1   /**< \brief Bit TRPF stays 0, It has to be cleared by SW by writing
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   388                                        * ISR.RTRPF = 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   389  } IfxCcu6_TrapMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   390  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   391  /** \brief Defines the behavior of the selected outputs when leaving the trap state, after the trap condition has become inactive again\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   392   * Definition in Ifx_CCU.TRPCTR.B.TRPMx (x = 0, 1)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   394  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   395  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   396      IfxCcu6_TrapState_t12Sync   = 0, /**< \brief The trap state is left when a zero-match
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   397                                        * of T12 (while counting up) is detected */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   398      IfxCcu6_TrapState_t13Sync   = 1, /**< \brief The trap state is left when a zeromatch
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   399                                        * of T13 is detected */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   400      IfxCcu6_TrapState_immediate = 3  /**< \brief The trap state is left immediately without any synchronization to T12 or T13 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   401  } IfxCcu6_TrapState;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   402  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   403  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   404  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   405  /** \addtogroup IfxLld_Ccu6_Std_Operative
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   406   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   407  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   408  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   409  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   410  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   411  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   412  /** \brief Clears the counters of the Timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   413   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   414   * \param t12 Timer12 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   415   * \param t13 Timer13 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   416   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   417   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   418  IFX_INLINE void IfxCcu6_clearCounter(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   419  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   420  /** \brief Clears all the three dead-time counter channels to zero.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   421   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   422   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   423   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   424  IFX_INLINE void IfxCcu6_clearDeadTimeCounters(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   425  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   426  /** \brief Clears the selected interrupt flag
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   427   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   428   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   429   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   430   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   431  IFX_INLINE void IfxCcu6_clearInterruptStatusFlag(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   432  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   433  /** \brief Clears the T12  One notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   434   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   435   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   436   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   437  IFX_INLINE void IfxCcu6_clearT12OneNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   438  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   439  /** \brief Clears the T12  period notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   440   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   441   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   442   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   443  IFX_INLINE void IfxCcu6_clearT12PeriodNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   444  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   445  /** \brief Clears the T13  compare notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   446   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   449  IFX_INLINE void IfxCcu6_clearT13CompareNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   451  /** \brief Returns the Timer pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   452   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   453   * \return Timer pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   454   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   455  IFX_INLINE volatile uint32 *IfxCcu6_getT12TimerPointer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   456  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   457  /** \brief Returns the status of module enabled or disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   458   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   459   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   460   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   461  IFX_INLINE boolean IfxCcu6_isModuleEnabled(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   462  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   463  /** \brief Returns the status of T12 one notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   464   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   465   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   466   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   467  IFX_INLINE boolean IfxCcu6_isT12OneNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   468  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   469  /** \brief Returns the status of T12 period notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   470   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   471   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   472   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   473  IFX_INLINE boolean IfxCcu6_isT12PeriodNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   474  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   475  /** \brief Returns the status of T13 compare notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   476   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   477   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   479  IFX_INLINE boolean IfxCcu6_isT13CompareNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   481  /** \brief Sets the input event leading to a counting action of Timers (T12 / T13).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   482   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   483   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   484   * \param mode Input event leading to a counting action of the timer (T12 / T13)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   485   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   486   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   487  IFX_INLINE void IfxCcu6_setCountingInputMode(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer, IfxCcu6_CountingInputMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   488  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   489  /** \brief Sets the current hall pattern for the multichannel mode (writes into shadow register)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   490   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   491   * \param pattern Current hall pattern
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   492   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   493   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   494  IFX_INLINE void IfxCcu6_setCurrentHallPattern(Ifx_CCU6 *ccu6, uint8 pattern);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   495  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   496  /** \brief Sets the delay between switching from the passive state to the active state of the selected outputs (dead time)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   497   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   498   * \param value Value of the dead time to be induced
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   499   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   500   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   501  IFX_INLINE void IfxCcu6_setDeadTimeValue(Ifx_CCU6 *ccu6, uint8 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   503  /** \brief Sets the expected hall pattern for the multichannel mode (writes into shadow register)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   504   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   505   * \param pattern Expected hall pattern
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   506   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   507   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   508  IFX_INLINE void IfxCcu6_setExpectedHallPattern(Ifx_CCU6 *ccu6, uint8 pattern);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   509  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   510  /** \brief Sets the event of signal T1xHR that can set the run bit T1xR by HW
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   511   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   512   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   513   * \param mode External trigger mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   514   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   515   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   516  IFX_INLINE void IfxCcu6_setExternalRunMode(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer, IfxCcu6_ExternalTriggerMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   517  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   518  /** \brief Sets source for the sampling of the Hall input pattern and the comparison to the current and the expected Hall pattern bit fields
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   519   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   520   * \param mode Hall sensor input trigger event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   521   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   523  IFX_INLINE void IfxCcu6_setHallSensorTriggerMode(Ifx_CCU6 *ccu6, IfxCcu6_HallSensorTriggerMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   525  /** \brief Sets the input clock for timers (T12 or T13)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   526   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   527   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   528   * \param frequency Input clock for timers (T12 or T13)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   530   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   531  IFX_INLINE void IfxCcu6_setInputClockFrequency(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer, IfxCcu6_TimerInputClock frequency);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   532  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   533  /** \brief Sets the selected interrupt flag
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   534   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   535   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   536   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   537   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   538  IFX_INLINE void IfxCcu6_setInterruptStatusFlag(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   539  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   540  /** \brief Sets the output pattern for the multichannel mode (writes into shadow register)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   541   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   542   * \param pattern Output pattern for the multichannel mode.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   543   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   544   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   545  IFX_INLINE void IfxCcu6_setMultiChannelPwmPattern(Ifx_CCU6 *ccu6, uint8 pattern);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   546  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   547  /** \brief Sets the trigger request source (next multi-channel event) for the shadow transfer MCM_ST from MCMPS to MCMP
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   548   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   549   * \param mode Trigger request source (next multi-channel event) for the shadow transfer MCM_ST
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   550   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   551   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   552  IFX_INLINE void IfxCcu6_setMultiChannelSwitchingMode(Ifx_CCU6 *ccu6, IfxCcu6_MultiChannelSwitchingSelect mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   553  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   554  /** \brief Sets the synchronization mechanism of the shadow transfer event MCM_ST\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   555   * if it has been requested before (flag R set by an event selected by SWSEL) and if MCMEN = 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   556   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   557   * \param sync Synchronization mechanism of the shadow transfer event MCM_ST
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   558   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   559   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   560  IFX_INLINE void IfxCcu6_setMultiChannelSwitchingSync(Ifx_CCU6 *ccu6, IfxCcu6_MultiChannelSwitchingSync sync);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   561  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   562  /** \brief Sets the state of the corresponding compare channel, that is considered to be the passive state
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   563   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   564   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   565   * \param state FALSE: passive state when CC6xST == 0\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   566   * TRUE : passive state when CC6xST == 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   567   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   568   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   569  IFX_INLINE void IfxCcu6_setOutputPassiveState(Ifx_CCU6 *ccu6, IfxCcu6_ChannelOut channelOut, boolean state);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   570  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   571  /** \brief Enables / Disables the single shot mode of Timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   572   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   573   * \param t12 Timer12 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   574   * \param t13 Timer13 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   575   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   576   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   577  IFX_INLINE void IfxCcu6_setSingleShotModeEnable(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   579  /** \brief Sets the operating mode of the Timer12 capture/compare channels
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   580   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   581   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   582   * \param mode The operating mode for the T12 channels
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   583   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   584   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   585  IFX_INLINE void IfxCcu6_setT12ChannelMode(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel, IfxCcu6_T12ChannelMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   586  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   587  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   588   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   589   * \param mode Operating mode of Timer 12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   590   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   591   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   592  IFX_INLINE void IfxCcu6_setT12CountMode(Ifx_CCU6 *ccu6, IfxCcu6_T12CountMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   593  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   594  /** \brief Sets the 16-bit counter value of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   595   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   596   * \param value Counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   597   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   598   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   599  IFX_INLINE void IfxCcu6_setT12CounterValue(Ifx_CCU6 *ccu6, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   600  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   601  /** \brief Sets the period value that leads Timer12 counter value to a period-match
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   602   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   603   * \param value Period value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   604   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   605   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   606  IFX_INLINE void IfxCcu6_setT12PeriodValue(Ifx_CCU6 *ccu6, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   607  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   608  /** \brief Sets the 16-bit compare value of Timer13 (writes into shadow register)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   609   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   610   * \param value Compare value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   611   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   612   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   613  IFX_INLINE void IfxCcu6_setT13CompareValue(Ifx_CCU6 *ccu6, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   614  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   615  /** \brief Sets the 16-bit counter value of Timer13
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   616   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   617   * \param value counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   618   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   619   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   620  IFX_INLINE void IfxCcu6_setT13CounterValue(Ifx_CCU6 *ccu6, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   621  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   622  /** \brief Sets the period value that leads Timer13 counter value to a period-match
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   623   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   624   * \param value period value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   625   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   626   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   627  IFX_INLINE void IfxCcu6_setT13PeriodValue(Ifx_CCU6 *ccu6, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   628  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   629  /** \brief Sets the Timer13 trigger event direction
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   630   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   631   * \param direction T13 trigger event direction
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   632   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   634  IFX_INLINE void IfxCcu6_setT13TriggerEventDirection(Ifx_CCU6 *ccu6, IfxCcu6_T13TriggerDirection direction);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   636  /** \brief Sets the trigger event to start Timer13 (automatic set of T13R for synchronization to Timer12 compare signals)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   637   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   638   * \param mode The trigger event to start T13
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   639   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   640   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   641  IFX_INLINE void IfxCcu6_setT13TriggerEventMode(Ifx_CCU6 *ccu6, IfxCcu6_T13TriggerEvent mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   642  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   643  /** \brief Sets the mode of clearing the trap flag TRPF after the trap input condition is no longer valid
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   644   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   645   * \param mode Trap mode selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   646   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   647   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   648  IFX_INLINE void IfxCcu6_setTrapMode(Ifx_CCU6 *ccu6, IfxCcu6_TrapMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   649  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   650  /** \brief Sets behaviour of the selected outputs when leaving the trap state after the trap condition has become inactive again.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   651   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   652   * \param state Trap state selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   653   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   654   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   655  IFX_INLINE void IfxCcu6_setTrapState(Ifx_CCU6 *ccu6, IfxCcu6_TrapState state);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   656  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   657  /** \brief starts the timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   658   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   659   * \param t12 Timer12 start choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   660   * \param t13 Timer13 start choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   661   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   662   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   663  IFX_INLINE void IfxCcu6_startTimer(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   664  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   665  /** \brief starts the timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   666   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   667   * \param t12 Timer12 stop choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   668   * \param t13 Timer13 stop choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   669   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   670   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   671  IFX_INLINE void IfxCcu6_stopTimer(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   672  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   673  /** \brief Updates the hall pattern (current hall, expected hall, moduleation output), in a single write
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   674   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   675   * \param currentHall Current hall pattern
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   676   * \param expectedHall Expected hall pattern
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   677   * \param output Output pattern for the multichannel mode.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   678   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   679   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   680  IFX_INLINE void IfxCcu6_updateHallPattern(Ifx_CCU6 *ccu6, uint8 currentHall, uint8 expectedHall, uint8 output);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   681  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   682  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   683  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   684  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   685  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   686  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   687   * \param ccu6 Specifies Ccu6 module
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   688   * \param outputLine Output Line
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   689   * \param selectedTrigger Trigger selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   690   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   691   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   692  IFX_EXTERN void IfxCcu6_connectTrigger(Ifx_CCU6 *ccu6, IfxCcu6_TrigOut outputLine, IfxCcu6_TrigSel selectedTrigger);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   693  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   694  /** \brief Routes the interrupt node pointer to the selected service requests
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   695   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   696   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   697   * \param serviceRequest Selection of service request outputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   698   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   699   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   700  IFX_EXTERN void IfxCcu6_routeInterruptNode(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source, IfxCcu6_ServiceRequest serviceRequest);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   701  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   702  /** \brief Sets the passive state level of the PWM outputs of the module
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   703   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   704   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   705   * \param state FALSE: The passive level is 0.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   706   * TRUE : The passive level is 1.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   707   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   708   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   709  IFX_EXTERN void IfxCcu6_setOutputPassiveLevel(Ifx_CCU6 *ccu6, IfxCcu6_ChannelOut channelOut, boolean state);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   710  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   711  /** \brief Sets software-control (independent set and clear conditions) for the Timer12 channel state bits CC6xST (x=0,1,2)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   712   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   713   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   714   * \param state capture/compare state selection (set / clear / toggle)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   715   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   716   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   717  IFX_EXTERN void IfxCcu6_setT12CaptureCompareState(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel, IfxCcu6_CaptureCompareState state);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   718  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   719  /** \brief Sets the 16-bit compare value of Timer12 (writes into shadow registers)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   720   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   721   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   722   * \param value Compare value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   723   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   724   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   725  IFX_EXTERN void IfxCcu6_setT12CompareValue(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   726  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   727  /** \brief Sets the frequency and clock input of the Timer 12.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   728   * Caution: If desired frequency cannot achieved (by successive divisions by 2) :
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   729   * Then the nearest frequency value is set ( >= desired value)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   730   * The resulting frequency is captured in the handler element : CaptureFrequency.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   731   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   732   * \param frequency Requested timer frequency in Hz
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   733   * \param period period value to be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   734   * \param countMode Counting mode of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   735   * \return Zero, if the function failed to fulfill requested frequency and resolution\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   736   * Positive, if the function can find settings close to the requested frequency and resolution above the requested
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   737   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   738  IFX_EXTERN float32 IfxCcu6_setT12Frequency(Ifx_CCU6 *ccu6, float32 frequency, Ifx_TimerValue period, IfxCcu6_T12CountMode countMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   739  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   740  /** \brief selects the actual input signal for the timer inputs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   741   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   742   * \param extInput External input signal for the Timer 12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   743   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   744   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   745  IFX_EXTERN void IfxCcu6_setT12InputSignal(Ifx_CCU6 *ccu6, IfxCcu6_T12hr_In *extInput);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   746  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   747  /** \brief Sets software-control (independent set and clear conditions) for the Timer13 channel state bits CC63ST
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   748   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   749   * \param state capture/compare state selection (set / clear / toggle)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   750   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   751   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   752  IFX_EXTERN void IfxCcu6_setT13CaptureCompareState(Ifx_CCU6 *ccu6, IfxCcu6_CaptureCompareState state);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   753  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   754  /** \brief Sets the frequency and clock input of the Timer 13
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   755   * Caution: If desired frequency cannot achieved (by successive divisions by 2) :
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   756   * Then the nearest frequency value is set ( >= desired value)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   757   * The resulting frequency is captured in the handler element : captureFrequency.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   758   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   759   * \param frequency Requested timer frequency in Hz
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   760   * \param period period value to be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   761   * \return Zero, if the function failed to fulfill requested frequency and resolution\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   762   * Positive, if the function can find settings close to the requested frequency and resolution above the requested
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   763   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   764  IFX_EXTERN float32 IfxCcu6_setT13Frequency(Ifx_CCU6 *ccu6, float32 frequency, Ifx_TimerValue period);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   765  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   766  /** \brief selects the actual input signal for the timer inputs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   767   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   768   * \param extInput External input signal for the Timer 13
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   769   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   770   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   771  IFX_EXTERN void IfxCcu6_setT13InputSignal(Ifx_CCU6 *ccu6, IfxCcu6_T13hr_In *extInput);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   772  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   773  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   774  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   775  /** \addtogroup IfxLld_Ccu6_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   776   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   777  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   778  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   779  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   780  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   781  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   782  /** \brief Indicate the status of the dead time generation for each compare channel (0, 1, 2) of timer T12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   783   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   784   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   785   * \return Status TRUE or FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   786   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   787  IFX_INLINE boolean IfxCcu6_getDeadTimeStatus(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   788  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   789  /** \brief Returns the value of the input Hall pattern of the Timer12 capture/compare channels CC6POS6x (x = 0, 1, 2)\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   790   * that has been compared to the current and expected value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   791   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   792   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   793   * \return Status\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   794   * TRUE : The input CCPOSx has been sampled as 0\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   795   * FALSE : The input CCPOSx has been sampled as 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   796   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   797  IFX_INLINE boolean IfxCcu6_getHallPatternSampleState(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   798  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   799  /** \brief Gets the status of the selected interrupt flag
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   800   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   801   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   802   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   803   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   804  IFX_INLINE boolean IfxCcu6_getInterruptStatusFlag(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   805  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   806  /** \brief indicates if the multi-channel mode functionality is available
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   807   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   808   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   809   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   810  IFX_INLINE boolean IfxCcu6_getMultiChannelModeAvailabilityStatus(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   811  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   812  /** \brief Gets the status of the shadow transfer request from MCMPS to MCMP
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   813   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   814   * \return Status\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   815   * FALSE: A shadow transfer MCM_ST is not requested\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   816   * TRUE:  A shadow transfer MCM_ST is requested, but has not yet been executed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   817   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   818  IFX_INLINE boolean IfxCcu6_getMultiChannelPWMPatternShadowTransferStatus(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   819  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   820  /** \brief Returns the Timer (T12 / T13) shadow transfer enable status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   821   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   822   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   823   * \return Status (TRUE: enable / FALSE: disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   824   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   825  IFX_INLINE boolean IfxCcu6_getShadowTransferStatus(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   826  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   827  /** \brief Returns the state of the Timer12 capture/compare channels CC6xST (x = 0, 1, 2)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   828   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   829   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   830   * \return Status TRUE or FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   831   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   832  IFX_INLINE boolean IfxCcu6_getT12CaptureCompareState(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   833  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   834  /** \brief Returns the current counting direction of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   835   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   836   * \return direction (up / down)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   837   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   838  IFX_INLINE IfxCcu6_T12CountDirection IfxCcu6_getT12CountDirection(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   839  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   840  /** \brief Returns the state of the Timer13 capture/compare channel CC63ST
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   841   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   842   * \return Status TRUE or FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   843   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   844  IFX_INLINE boolean IfxCcu6_getT13CaptureCompareState(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   845  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   846  /** \brief indicates the Timer blocks (T12 / T13) availability
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   847   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   848   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   849   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   850   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   851  IFX_INLINE boolean IfxCcu6_getTimerAvailabilityStatus(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   852  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   853  /** \brief Returns the Timer (T12 / T13) run status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   854   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   855   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   856   * \return Status (stopped / running)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   857   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   858  IFX_INLINE IfxCcu6_TimerRunStatus IfxCcu6_getTimerRunStatus(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   859  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   860  /** \brief Returns the module's suspend state.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   861   * TRUE :if module is suspended.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   862   * FALSE:if module is not yet suspended.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   863   * \param ccu6 Pointer to CCU6 module registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   864   * \return Suspend status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   865   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   866  IFX_INLINE boolean IfxCcu6_isModuleSuspended(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   867  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   868  /** \brief Configure the Module to Hard/Soft suspend mode.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   869   * Note: The api works only when the OCDS is enabled and in Supervisor Mode. When OCDS is disabled the OCS suspend control is ineffective.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   870   * \param ccu6 Pointer to CCU6 module registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   871   * \param mode Module suspend mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   872   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   873   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   874  IFX_INLINE void IfxCcu6_setSuspendMode(Ifx_CCU6 *ccu6, IfxCcu6_SuspendMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   875  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   876  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   877  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   878  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   879  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   880  /** \brief Returns the module index of the selected CCU6 module
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   881   * \param ccu6 Pointer to CCU6 module registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   882   * \return CCU6 module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   883   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   884  IFX_EXTERN Ifx_CCU6 *IfxCcu6_getAddress(IfxCcu6_Index ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   885  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   886  /** \brief Returns the capture register value of the selected channel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   887   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   888   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   889   * \return current value of the capture register of a selected channel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   890   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   891  IFX_EXTERN uint32 IfxCcu6_getCaptureRegisterValue(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   892  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   893  /** \brief Returns the capture shadow register value of the selected channel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   894   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   895   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   896   * \return current value of the capture shadow register of a selected channel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   897   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   898  IFX_EXTERN uint32 IfxCcu6_getCaptureShadowRegisterValue(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   899  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   900  /** \brief Returns CCU6 index
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   901   * \param ccu6 Specifies the pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   902   * \return Returns index. returns -1 in case of unknown index
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   903   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   904  IFX_EXTERN IfxCcu6_Index IfxCcu6_getIndex(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   905  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   906  /** \brief Returns the service request register
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   907   * \param ccu6 Specifies Ccu6 module
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   908   * \param serviceRequest Selection of service request outputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   909   * \return The service request register
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   910   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   911  IFX_EXTERN volatile Ifx_SRC_SRCR *IfxCcu6_getSrcAddress(Ifx_CCU6 *ccu6, IfxCcu6_ServiceRequest serviceRequest);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   912  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   913  /** \brief Returns the current value of the timer register
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   914   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   915   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   916   * \return current value of the timer register
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   917   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   918  IFX_EXTERN uint32 IfxCcu6_readTimer(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   919  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   920  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   921  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   922  /** \addtogroup IfxLld_Ccu6_Std_Configuration
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   923   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   924  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   925  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   926  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   927  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   928  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   929  /** \brief Clears all Interrupt flags
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   930   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   931   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   932   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   933  IFX_INLINE void IfxCcu6_clearAllInterruptStatusFlags(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   934  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   935  /** \brief Disables the additional prescaler of 1/256 can be enabled for the prescaler of T12 or T13 to support higher clock frequencies
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   936   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   937   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   938   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   939   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   940  IFX_INLINE void IfxCcu6_disableAdditionalPrescaler(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   941  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   942  /** \brief Disables the dead time generation for each compare channel (0, 1, 2) of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   943   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   944   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   945   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   946   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   947  IFX_INLINE void IfxCcu6_disableDeadTime(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   948  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   949  /** \brief Disables the delay of the source signal for the sampling of the Hall input pattern (selected by HSYNC)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   950   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   951   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   952   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   953  IFX_INLINE void IfxCcu6_disableDelayBypass(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   954  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   955  /** \brief Disables the selected interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   956   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   957   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   958   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   959   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   960  IFX_INLINE void IfxCcu6_disableInterrupt(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   961  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   962  /** \brief Sets multi channel mode unavailable, A write access to MCMOUTS is ignored
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   963   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   964   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   965   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   966  IFX_INLINE void IfxCcu6_disableMultiChannelMode(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   967  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   968  /** \brief Disables shadow transfers of the timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   969   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   970   * \param t12 Timer12 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   971   * \param t13 Timer13 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   972   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   973   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   974  IFX_INLINE void IfxCcu6_disableShadowTransfer(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   975  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   976  /** \brief Disables the single shot-mode of Timers (T12 T13).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   977   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   978   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   979   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   980   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   981  IFX_INLINE void IfxCcu6_disableSingleShotMode(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   982  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   983  /** \brief Disables the Inversion of T13 signal for the modulation of the CC6x and COUT6x (x = 0, 1, 2) signals\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   984   * T13 output CC63_O is equal to CC63ST
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   985   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   986   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   987   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   988  IFX_INLINE void IfxCcu6_disableT13InvertedModulation(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   989  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   990  /** \brief Sets Timer12 block unavailable, A write access to T12PR is ignored
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   991   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   992   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   993   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   994   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   995  IFX_INLINE void IfxCcu6_disableTimer(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   996  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   997  /** \brief Disables the trap functionality for the corresponding output signals
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   998   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   999   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1000   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1001   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1002  IFX_INLINE void IfxCcu6_disableTrap(Ifx_CCU6 *ccu6, IfxCcu6_ChannelOut channelOut);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1003  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1004  /** \brief Disables the input (pin) function for the trap generation
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1005   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1006   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1007   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1008  IFX_INLINE void IfxCcu6_disableTrapPin(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1009  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1010  /** \brief Enables the additional prescaler of 1/256 can be enabled for the prescaler of T12 or T13 to support higher clock frequencies
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1011   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1012   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1013   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1014   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1015  IFX_INLINE void IfxCcu6_enableAdditionalPrescaler(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1016  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1017  /** \brief Sets the single shot-mode of Timers (T12, T13).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1018   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1019   * \param t12 Timer12 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1020   * \param t13 Timer13 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1021   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1022   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1023  IFX_INLINE void IfxCcu6_enableCountEvent(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1024  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1025  /** \brief Enables the dead time generation for each compare channel (0, 1, 2) of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1026   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1027   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1028   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1029   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1030  IFX_INLINE void IfxCcu6_enableDeadTime(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1031  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1032  /** \brief Enables the delay of the source signal for the sampling of the Hall input pattern (selected by HSYNC) by the Dead-Time Counter 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1033   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1034   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1035   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1036  IFX_INLINE void IfxCcu6_enableDelayBypass(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1037  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1038  /** \brief Sets HP_ST immediately to update bit fields EXPH and CURH by EXPHS and CURHS
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1039   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1040   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1041   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1042  IFX_INLINE void IfxCcu6_enableHallPatternShadowTransfer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1043  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1044  /** \brief Enables the selected interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1045   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1046   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1047   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1048   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1049  IFX_INLINE void IfxCcu6_enableInterrupt(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1050  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1051  /** \brief Sets multi channel mode available, A write access to MCMOUTS is executed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1052   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1053   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1054   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1055  IFX_INLINE void IfxCcu6_enableMultiChannelMode(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1056  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1057  /** \brief Enables the Multi Channel Mode Availability
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1058   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1059   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1060   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1061  IFX_INLINE void IfxCcu6_enableMultiChannelModeAvailability(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1062  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1063  /** \brief Sets MCM_ST immediately to update bit field MCMP by the value of MCMPS.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1064   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1065   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1066   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1067  IFX_INLINE void IfxCcu6_enableMultiChannelPwmPatternShadowTransfer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1068  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1069  /** \brief Enables the shadow transfer T12_ST if flag MCMOUT.R is set or\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1070   * becomes set while a T12 one match is detected while counting down
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1071   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1072   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1073   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1074  IFX_INLINE void IfxCcu6_enableMultiChannelT12DowncountingShadowTransfer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1075  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1076  /** \brief Enables the shadow transfer T12_ST if flag MCMOUT.R is set or\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1077   * becomes set while a T12 period match is detected while counting up
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1078   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1079   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1080   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1081  IFX_INLINE void IfxCcu6_enableMultiChannelT12UpcountingShadowTransfer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1082  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1083  /** \brief Enables the shadow transfer T13_ST if flag MCMOUT.R is set or\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1084   * becomes set while a T13 period match is detected
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1085   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1086   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1087   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1088  IFX_INLINE void IfxCcu6_enableMultiChannelT13UpcountingShadowTransfer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1089  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1090  /** \brief Enables shadow transfers of the timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1091   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1092   * \param t12 Timer12 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1093   * \param t13 Timer13 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1094   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1095   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1096  IFX_INLINE void IfxCcu6_enableShadowTransfer(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1097  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1098  /** \brief Enables the single shot-mode of Timers (T12 T13).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1099   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1100   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1101   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1102   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1103  IFX_INLINE void IfxCcu6_enableSingleShotMode(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1104  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1105  /** \brief Enables the Inversion of T13 signal for the modulation of the CC6x and COUT6x (x = 0, 1, 2) signals\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1106   * T13 output CC63_O is equal to CC63ST.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1107   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1108   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1109   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1110  IFX_INLINE void IfxCcu6_enableT13InvertedModulation(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1112  /** \brief Sets Timer12 block available, A write access to T12PR is executed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1113   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1114   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1115   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1116   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1117  IFX_INLINE void IfxCcu6_enableTimer(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1118  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1119  /** \brief Enables the trap functionality for the corresponding output signals
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1120   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1121   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1122   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1123   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1124  IFX_INLINE void IfxCcu6_enableTrap(Ifx_CCU6 *ccu6, IfxCcu6_ChannelOut channelOut);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1125  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1126  /** \brief Enables the input (pin) function for the trap generation
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1127   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1128   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1129   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1130  IFX_INLINE void IfxCcu6_enableTrapPin(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1131  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1132  /** \brief selects the actual input signal for the capture compare inputs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1133   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1134   * \param input Input selection, ( CC6x capture input / CTRAP input / CCPOSx input  )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1135   * \param signal selection of actual input signal for the module inputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1136   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1137   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1138  IFX_INLINE void IfxCcu6_setCaptureCompareInputSignal(Ifx_CCU6 *ccu6, IfxCcu6_CaptureCompareInput input, IfxCcu6_CaptureCompareInputSignal signal);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1139  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1140  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1141  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1142  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1143  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1144  /** \brief Disables the modulation of the corresponding output signal by PWM pattern generated by the timers T12 and T13.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1145   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1146   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1147   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1148   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1149   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1150  IFX_EXTERN void IfxCcu6_disableModulationOutput(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer, IfxCcu6_ChannelOut channelOut);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1152  /** \brief Disables the selected CCU6 kernel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1153   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1154   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1155   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1156  IFX_EXTERN void IfxCcu6_disableModule(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1157  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1158  /** \brief Enables the modulation of the corresponding output signal by PWM pattern generated by the timers T12 and T13.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1159   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1160   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1161   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1162   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1163   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1164  IFX_EXTERN void IfxCcu6_enableModulationOutput(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer, IfxCcu6_ChannelOut channelOut);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1166  /** \brief Enables the selected CCU6 kernel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1167   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1168   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1169   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1170  IFX_EXTERN void IfxCcu6_enableModule(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1171  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1172  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1173  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1174  /** \addtogroup IfxLld_Ccu6_Std_IO
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1175   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1176  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1177  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1178  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1179  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1181  /** \brief Initialises a CC60 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1182   * \param cc60In CC60 capture input CC60IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1183   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1184   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1185   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1186  IFX_INLINE void IfxCcu6_initCc60InPin(const IfxCcu6_Cc60in_In *cc60In, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1187  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1188  /** \brief Initialises a CC60 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1189   * \param cc60Out CC60 compare output CC0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1190   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1191   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1192   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1194  IFX_INLINE void IfxCcu6_initCc60OutPin(const IfxCcu6_Cc60_Out *cc60Out, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1196  /** \brief Initialises a CC61 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1197   * \param cc61In CC61 capture input CC61IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1198   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1199   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1201  IFX_INLINE void IfxCcu6_initCc61InPin(const IfxCcu6_Cc61in_In *cc61In, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1203  /** \brief Initialises a CC61 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1204   * \param cc61Out CC61 compare output CC1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1205   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1206   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1207   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1208   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1209  IFX_INLINE void IfxCcu6_initCc61OutPin(const IfxCcu6_Cc61_Out *cc61Out, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1210  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1211  /** \brief Initialises a CC62 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1212   * \param cc62In CC62 capture input CC62IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1213   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1214   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1215   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1216  IFX_INLINE void IfxCcu6_initCc62InPin(const IfxCcu6_Cc62in_In *cc62In, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1217  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1218  /** \brief Initialises a CC62 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1219   * \param cc62Out CC62 compare output CC2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1220   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1221   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1222   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1223   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1224  IFX_INLINE void IfxCcu6_initCc62OutPin(const IfxCcu6_Cc62_Out *cc62Out, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1225  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1226  /** \brief Initialises a CCPOS0 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1227   * \param ccpos0 CC60 capture input CCPOS0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1228   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1229   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1230   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1231  IFX_INLINE void IfxCcu6_initCcpos0Pin(const IfxCcu6_Ccpos0_In *ccpos0, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1233  /** \brief Initialises a CCPOS1 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1234   * \param ccpos1 CC61 capture input CCPOS1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1235   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1236   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1237   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1238  IFX_INLINE void IfxCcu6_initCcpos1Pin(const IfxCcu6_Ccpos1_In *ccpos1, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1239  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1240  /** \brief Initialises a CCPOS0 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1241   * \param ccpos2 CC62 capture input CCPOS2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1242   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1243   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1244   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1245  IFX_INLINE void IfxCcu6_initCcpos2Pin(const IfxCcu6_Ccpos2_In *ccpos2, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1246  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1247  /** \brief Initialises a COUT60 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1248   * \param cout60 CC60 compare output COUT0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1249   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1250   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1251   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1252   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1253  IFX_INLINE void IfxCcu6_initCout60Pin(const IfxCcu6_Cout60_Out *cout60, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1254  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1255  /** \brief Initialises a COUT61 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1256   * \param cout61 CC61 compare output COUT1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1257   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1258   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1259   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1261  IFX_INLINE void IfxCcu6_initCout61Pin(const IfxCcu6_Cout61_Out *cout61, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1263  /** \brief Initialises a COUT62 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1264   * \param cout62 CC62 compare output COUT2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1265   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1266   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1267   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1268   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1269  IFX_INLINE void IfxCcu6_initCout62Pin(const IfxCcu6_Cout62_Out *cout62, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1270  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1271  /** \brief Initialises a COUT63 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1272   * \param cout63 CC63 compare output COUT3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1273   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1274   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1275   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1276   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1277  IFX_INLINE void IfxCcu6_initCout63Pin(const IfxCcu6_Cout63_Out *cout63, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1278  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1279  /** \brief Initialises a CTRAP input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1280   * \param ctrap CTRAP input
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1281   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1282   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1283   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1284  IFX_INLINE void IfxCcu6_initCtrapPin(const IfxCcu6_Ctrap_In *ctrap, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1285  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1286  /** \brief Initialises a T12HR input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1287   * \param t12hrIn Timer 12 HR input T12HR
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1288   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1289   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1290   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1291  IFX_INLINE void IfxCcu6_initT12hrPin(const IfxCcu6_T12hr_In *t12hrIn, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1292  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1293  /** \brief Initialises a T13HR input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1294   * \param t13hrIn Timer 12 HR input T12HR
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1295   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1296   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1297   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1298  IFX_INLINE void IfxCcu6_initT13hrPin(const IfxCcu6_T13hr_In *t13hrIn, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1299  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1300  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1301  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1302  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1303  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1304  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1305  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1306  /** \brief Provides functionality for both setting of CC60 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1307   * \param cc60In CC60 capture input CC60IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1308   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1309   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1310   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1311   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1312  IFX_INLINE void IfxCcu6_initCc60InPinWithPadLevel(const IfxCcu6_Cc60in_In *cc60In, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1313  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1314  /** \brief Provides functionality for both setting of CC61 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1315   * \param cc61In CC61 capture input CC61IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1316   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1317   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1318   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1319   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1320  IFX_INLINE void IfxCcu6_initCc61InPinWithPadLevel(const IfxCcu6_Cc61in_In *cc61In, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1321  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1322  /** \brief Provides functionality for both setting of CC62 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1323   * \param cc62In CC62 capture input CC62IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1324   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1325   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1326   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1327   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1328  IFX_INLINE void IfxCcu6_initCc62InPinWithPadLevel(const IfxCcu6_Cc62in_In *cc62In, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1329  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1330  /** \brief Provides functionality for both setting of CCPOS0 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1331   * \param ccpos0 CC60 capture input CCPOS0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1332   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1333   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1334   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1335   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1336  IFX_INLINE void IfxCcu6_initCcpos0PinWithPadLevel(const IfxCcu6_Ccpos0_In *ccpos0, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1337  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1338  /** \brief Provides functionality for both setting of CCPOS1 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1339   * \param ccpos1 CC61 capture input CCPOS1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1340   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1341   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1344  IFX_INLINE void IfxCcu6_initCcpos1PinWithPadLevel(const IfxCcu6_Ccpos1_In *ccpos1, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1346  /** \brief Provides functionality for both setting of CCPOS2 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1347   * \param ccpos2 CC62 capture input CCPOS2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1348   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1349   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1350   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1351   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1352  IFX_INLINE void IfxCcu6_initCcpos2PinWithPadLevel(const IfxCcu6_Ccpos2_In *ccpos2, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1353  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1354  /** \brief Provides functionality for both setting of CTRAP pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1355   * \param ctrap CTRAP input
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1356   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1357   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1358   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1359   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1360  IFX_INLINE void IfxCcu6_initCtrapPinWithPadLevel(const IfxCcu6_Ctrap_In *ctrap, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1361  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1362  /** \brief Provides functionality for both setting of T12HR pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1363   * \param t12hrIn Timer 12 HR input T12HR
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1364   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1365   * \param padDriver Pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1366   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1367   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1368  IFX_INLINE void IfxCcu6_initT12hrPinWithPadLevel(const IfxCcu6_T12hr_In *t12hrIn, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1369  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1370  /** \brief Provides functionality for both setting of T13HR pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1371   * \param t13hrIn Timer 13 HR input T13HR
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1372   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1373   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1374   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1375   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1376  IFX_INLINE void IfxCcu6_initT13hrPinWithPadLevel(const IfxCcu6_T13hr_In *t13hrIn, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1377  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1378  /** \brief Sets the sensitivity of the module to sleep signal
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1379   * \param ccu6 pointer to CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1380   * \param mode mode selection (enable/disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1381   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1382   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1383  IFX_INLINE void IfxCcu6_setSleepMode(Ifx_CCU6 *ccu6, IfxCcu6_SleepMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1384  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1385  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1386  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1387  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1388  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1389  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1390   * \param ccu6 pointer to ccu6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1391   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1392   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1393  IFX_EXTERN void IfxCcu6_resetModule(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1394  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1395  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1396  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1397  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1398  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1399  IFX_INLINE void IfxCcu6_clearAllInterruptStatusFlags(Ifx_CCU6 *ccu6)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1400  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1401      ccu6->ISR.U = 0xFFFF;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1402  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1403  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1404  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1405  IFX_INLINE void IfxCcu6_clearCounter(Ifx_CCU6 *ccu6, boolean t12, boolean t13)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1406  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1407      Ifx_CCU6_TCTR4 tctr4;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1408      tctr4.U        = 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1409      tctr4.B.T12RES = t12;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1410      tctr4.B.T13RES = t13;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1411      ccu6->TCTR4.U  = tctr4.U;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1412  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1413  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1414  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1415  IFX_INLINE void IfxCcu6_clearDeadTimeCounters(Ifx_CCU6 *ccu6)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1416  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1417      ccu6->TCTR4.B.DTRES = TRUE;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1418  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1419  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1420  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1421  IFX_INLINE void IfxCcu6_clearInterruptStatusFlag(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1422  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1423      uint32 mask = (1U << source);
	mov	d15,#1
.L627:
	sh	d15,d15,d8
.L345:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1424      ccu6->ISR.U = mask;
	st.w	[a2]168,d15
.L277:

; ..\USER\isr.c	   301  T_CLEAR_FLAG(CCU6_1, PIT_CH1);
; ..\USER\isr.c	   302  
	rslcx
	rfe
.L273:
	
__cc61_pit_ch0_isr_function_end:
	.size	cc61_pit_ch0_isr,__cc61_pit_ch0_isr_function_end-cc61_pit_ch0_isr
.L114:
	; End of function
	
	.sdecl	'.text.inttab0.intvec.021',code
	.sect	'.text.inttab0.intvec.021'

; ..\USER\isr.c	   303  }
; ..\USER\isr.c	   304  
	movh.a	a14,#@his(cc61_pit_ch1_isr)
	lea	a14,[a14]@los(cc61_pit_ch1_isr)
	ji	a14
	.sdecl	'.text.isr.cc61_pit_ch1_isr',code,cluster('cc61_pit_ch1_isr')
	.sect	'.text.isr.cc61_pit_ch1_isr'
	.align	2
	
	.global	cc61_pit_ch1_isr
; Function cc61_pit_ch1_isr
.L49:
cc61_pit_ch1_isr:	.type	func
	svlcx
.L282:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L283:

; ..\USER\isr.c	   305  FX_INTERRUPT(eru_ch0_ch4_isr, 0, ERU_CH0_CH4_INT_PRIO)
; ..\USER\isr.c	   306  {
; ..\USER\isr.c	   307  	enableInterrupts();//开启中断嵌套
	mov	d4,#1
	call	IfxCcu6_getAddress
	mov	d15,#9
.L284:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     2   * \file IfxCcu6.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     3   * \brief CCU6  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     4   * \ingroup IfxLld_Ccu6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    45   * \defgroup IfxLld_Ccu6_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    46   * \ingroup IfxLld_Ccu6_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    47   * \defgroup IfxLld_Ccu6_Std_Operative Operative Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    48   * \ingroup IfxLld_Ccu6_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    49   * \defgroup IfxLld_Ccu6_Std_Utility Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    50   * \ingroup IfxLld_Ccu6_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    51   * \defgroup IfxLld_Ccu6_Std_Configuration Configuration Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    52   * \ingroup IfxLld_Ccu6_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    53   * \defgroup IfxLld_Ccu6_Std_IO IO Pin Configuration Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    54   * \ingroup IfxLld_Ccu6_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    55   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    56  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    57  #ifndef IFXCCU6_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    58  #define IFXCCU6_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    59  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    60  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    61  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    62  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    63  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    64  #include "_Impl/IfxCcu6_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    65  #include "Src/Std/IfxSrc.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    66  #include "Cpu/Std/IfxCpu_Intrinsics.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    67  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    68  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    69  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    70  #include "_PinMap/IfxCcu6_PinMap.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    71  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    72  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    73  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    74  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    75  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    76  /** \addtogroup IfxLld_Ccu6_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    77   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    78  /** \brief Input selection, ( CC6x capture input / CTRAP input / CCPOSx input )\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    79   * Definition in Ifx_CCU.PISEL0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    80   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    81  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    82  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    83      IfxCcu6_CaptureCompareInput_cC60   = IFX_CCU6_PISEL0_ISCC60_OFF,  /**< \brief CC60 capture input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    84      IfxCcu6_CaptureCompareInput_cC61   = IFX_CCU6_PISEL0_ISCC61_OFF,  /**< \brief CC61 capture input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    85      IfxCcu6_CaptureCompareInput_cC62   = IFX_CCU6_PISEL0_ISCC62_OFF,  /**< \brief CC62 capture input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    86      IfxCcu6_CaptureCompareInput_cTRAP  = IFX_CCU6_PISEL0_ISTRP_OFF,   /**< \brief CTRAP input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    87      IfxCcu6_CaptureCompareInput_cCPOS0 = IFX_CCU6_PISEL0_ISPOS0_OFF,  /**< \brief CCPOS0 input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    88      IfxCcu6_CaptureCompareInput_cCPOS1 = IFX_CCU6_PISEL0_ISPOS1_OFF,  /**< \brief CCPOS1 input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    89      IfxCcu6_CaptureCompareInput_cCPOS2 = IFX_CCU6_PISEL0_ISPOS2_OFF   /**< \brief CCPOS2 input */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    90  } IfxCcu6_CaptureCompareInput;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    91  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    92  /** \brief Selection of actual input signal for the capture compare inputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    93   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    94  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    95  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    96      IfxCcu6_CaptureCompareInputSignal_a = 0,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    97      IfxCcu6_CaptureCompareInputSignal_b = 1,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    98      IfxCcu6_CaptureCompareInputSignal_c = 2,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	    99      IfxCcu6_CaptureCompareInputSignal_d = 3   /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   100  } IfxCcu6_CaptureCompareInputSignal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   101  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   102  /** \brief capture/compare state to set / clear the CC6xST-bits
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   103   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   104  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   105  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   106      IfxCcu6_CaptureCompareState_set    = 0, /**< \brief Bit CC6xST is set */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   107      IfxCcu6_CaptureCompareState_clear  = 1, /**< \brief Bit CC6xST is cleared */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   108      IfxCcu6_CaptureCompareState_toggle = 2  /**< \brief Bit CC6xST is toggled */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   109  } IfxCcu6_CaptureCompareState;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   110  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   111  /** \brief Capture compare output pins
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   112   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   113  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   114  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   115      IfxCcu6_ChannelOut_cc0   = 0,  /**< \brief CC60 compare output CC0 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   116      IfxCcu6_ChannelOut_cout0 = 1,  /**< \brief CC60 compare output COUT0 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   117      IfxCcu6_ChannelOut_cc1   = 2,  /**< \brief CC61 compare output CC1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   118      IfxCcu6_ChannelOut_cout1 = 3,  /**< \brief CC61 compare output COUT1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   119      IfxCcu6_ChannelOut_cc2   = 4,  /**< \brief CC62 compare output CC2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   120      IfxCcu6_ChannelOut_cout2 = 5,  /**< \brief CC62 compare output COUT2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   121      IfxCcu6_ChannelOut_cout3 = 6   /**< \brief CC63 compare output COUT3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   122  } IfxCcu6_ChannelOut;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   124  /** \brief Defines the input event leading to a counting action of the timer (T12 / T13)\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   125   * Definition in Ifx_CCU.PISEL2.B.ISCNT12 / Ifx_CCU.PISEL2.B.ISCNT13
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   126   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   127  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   128  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   129      IfxCcu6_CountingInputMode_internal        = 0, /**< \brief The T1x prescaler generates the counting events,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   130                                                      * Bit TCTR4.T1xCNT is not taken into account. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   131      IfxCcu6_CountingInputMode_manual          = 1, /**< \brief Bit TCTR4.T1xCNT written with 1 is a counting
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   132                                                      * event. The T1x prescaler is not taken into account */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   133      IfxCcu6_CountingInputMode_externalRising  = 2, /**< \brief The timer T1x is counting each rising edge
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   134                                                      * detected in the selected T1xHR signal */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   135      IfxCcu6_CountingInputMode_externalFalling = 3  /**< \brief The timer T1x is counting each falling edge
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   136                                                      * detected in the selected T1xHR signal */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   137  } IfxCcu6_CountingInputMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   138  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   139  /** \brief Controls whether the source signal for the sampling of the Hall input pattern (selected by HSYNC) is delayed by the Dead-Time Counter 0\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   140   * Definition in Ifx_CCU.T12MSEL.B.DBYP
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   141   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   142  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   143  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   144      IfxCcu6_DelayBypass_notActive = 0,  /**< \brief Dead-Time Counter 0 is generating a delay after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   145                                           * the source signal becomes active */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   146      IfxCcu6_DelayBypass_active    = 1   /**< \brief Dead-Time Counter 0 is not used for a delay */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   147  } IfxCcu6_DelayBypass;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   148  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   149  /** \brief Defines the event of signal T1xHR that can set the run bit T1xR by HW\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   150   * Definition in Ifx_CCU.TCTR2.B.T12RSEL / IIfx_CCU.TCTR2.B.T13RSEL
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   151   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   152  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   153  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   154      IfxCcu6_ExternalTriggerMode_disable     = 0,  /**< \brief The external setting of T1xR is disabled */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   155      IfxCcu6_ExternalTriggerMode_risingEdge  = 1,  /**< \brief Bit T1xR is set if a rising edge of signal T1xHR is
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   156                                                     * detected. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   157      IfxCcu6_ExternalTriggerMode_fallingEdge = 2,  /**< \brief Bit T1xR is set if a falling edge of signal T1xHR is
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   158                                                     * detected. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   159      IfxCcu6_ExternalTriggerMode_anyEdge     = 3   /**< \brief Bit T1xR is set if an edge of signal T1xHR is
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   160                                                     * detected */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   161  } IfxCcu6_ExternalTriggerMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   162  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   163  /** \brief Defines the source for the sampling of the Hall input pattern and the comparison to the current and the expected Hall pattern bit fields\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   164   * Definition in Ifx_CCU.T12MSEL.HSYNC
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   165   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   166  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   167  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   168      IfxCcu6_HallSensorTriggerMode_permanentCheck    = 0,  /**< \brief Any edge at any of the inputs CCPOSx, independent from any PWM
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   169                                                             * signal */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   170      IfxCcu6_HallSensorTriggerMode_cM63              = 1,  /**< \brief A T13 Compare-Match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   171      IfxCcu6_HallSensorTriggerMode_t13PM             = 2,  /**< \brief A T13 Period-Match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   172      IfxCcu6_HallSensorTriggerMode_off               = 3,  /**< \brief Hall sampling triggered by HW sources is switched off */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   173      IfxCcu6_HallSensorTriggerMode_t12PMCountingUp   = 4,  /**< \brief A T12 Period-Match while counting up (T12_PM and CDIR = 0) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   174      IfxCcu6_HallSensorTriggerMode_t12OMCountingDown = 5,  /**< \brief A T12 One-Match while counting down (T12_PM and CDIR = 1) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   175      IfxCcu6_HallSensorTriggerMode_cM61CountingUp    = 6,  /**< \brief A T12 Compare-Match of compare channel CC61 while counting up (CM_61 and CDIR = 0) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   176      IfxCcu6_HallSensorTriggerMode_cM61CountingDown  = 7   /**< \brief A T12 Compare-Match of compare channel CC61 while counting down (CM_61 and CDIR = 1) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   177  } IfxCcu6_HallSensorTriggerMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   178  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   179  /** \brief Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   180   * Description in Ifx_CCU.IEN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   181   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   182  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   183  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   184      IfxCcu6_InterruptSource_cc60RisingEdge   = IFX_CCU6_IS_ICC60R_OFF, /**< \brief Capture compare match rising edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   185                                                                          * enable for channel CC60 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   186      IfxCcu6_InterruptSource_cc60FallingEdge  = IFX_CCU6_IS_ICC60F_OFF, /**< \brief Capture compare match falling edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   187                                                                          * enable for channel CC60 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   188      IfxCcu6_InterruptSource_cc61RisingEdge   = IFX_CCU6_IS_ICC61R_OFF, /**< \brief Capture compare match rising edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   189                                                                          * enable for channel CC61 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   190      IfxCcu6_InterruptSource_cc61FallingEdge  = IFX_CCU6_IS_ICC61F_OFF, /**< \brief Capture compare match falling edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   191                                                                          * enable for channel CC61 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   192      IfxCcu6_InterruptSource_cc62RisingEdge   = IFX_CCU6_IS_ICC62R_OFF, /**< \brief Capture compare match rising edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   193                                                                          * enable for channel CC62 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   194      IfxCcu6_InterruptSource_cc62FallingEdge  = IFX_CCU6_IS_ICC62F_OFF, /**< \brief Capture compare match falling edge interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   195                                                                          * enable for channel CC62 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   196      IfxCcu6_InterruptSource_t12OneMatch      = IFX_CCU6_IS_T12OM_OFF,  /**< \brief Interrupt enable for T12 one-match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   197      IfxCcu6_InterruptSource_t12PeriodMatch   = IFX_CCU6_IS_T12PM_OFF,  /**< \brief Interrupt enable for T12 period-match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   198      IfxCcu6_InterruptSource_t13CompareMatch  = IFX_CCU6_IS_T13CM_OFF,  /**< \brief Interrupt enable for T13 compare-match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   199      IfxCcu6_InterruptSource_t13PeriodMatch   = IFX_CCU6_IS_T13PM_OFF,  /**< \brief Interrupt enable for T13 period-match */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   200      IfxCcu6_InterruptSource_trap             = IFX_CCU6_IS_TRPF_OFF,   /**< \brief Interrupt enable for trap flag */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   201      IfxCcu6_InterruptSource_correctHallEvent = IFX_CCU6_IS_CHE_OFF,    /**< \brief Interrupt enable for correct hall event */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   202      IfxCcu6_InterruptSource_wrongHallEvent   = IFX_CCU6_IS_WHE_OFF     /**< \brief Interrupt enable for wrong hall event */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   203  } IfxCcu6_InterruptSource;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   204  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   205  /** \brief Selection of the trigger request source (next multi-channel event) for the shadow transfer MCM_ST from MCMPS to MCMP\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   206   * Definition in Ifx_CCU.MCMCTR.B.SWSEL
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   207   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   208  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   209  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   210      IfxCcu6_MultiChannelSwitchingSelect_noEvent                 = 0,  /**< \brief No trigger request will be generated */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   211      IfxCcu6_MultiChannelSwitchingSelect_correctHallEvent        = 1,  /**< \brief Correct Hall pattern detected (CM_CHE) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   212      IfxCcu6_MultiChannelSwitchingSelect_t13PeriodMatch          = 2,  /**< \brief T13 period-match detected (while counting up) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   213      IfxCcu6_MultiChannelSwitchingSelect_t12OneMatch             = 3,  /**< \brief T12 one-match (while counting down) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   214      IfxCcu6_MultiChannelSwitchingSelect_t12Channel1CompareMatch = 4,  /**< \brief T12 channel 1 compare-match detected (phase
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   215                                                                         * delay function) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   216      IfxCcu6_MultiChannelSwitchingSelect_t12PeriodMatch          = 5   /**< \brief T12 period match detected (while counting up) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   217  } IfxCcu6_MultiChannelSwitchingSelect;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   219  /** \brief Selection of the synchronization mechanism for the shadow transfer event MCM_ST\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   220   * Definition in Ifx_CCU.MCMCTR.B.SWSYN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   222  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   223  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   224      IfxCcu6_MultiChannelSwitchingSync_direct       = 0,  /**< \brief Direct, the trigger event immediately leads to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   225                                                            * shadow transfer */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   226      IfxCcu6_MultiChannelSwitchingSync_t13ZeroMatch = 1,  /**< \brief A T13 zero-match triggers the shadow transfer */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   227      IfxCcu6_MultiChannelSwitchingSync_t12ZeroMatch = 2   /**< \brief A T12 zero-match (while counting up) triggers the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   228                                                            * shadow transfer */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   229  } IfxCcu6_MultiChannelSwitchingSync;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   230  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   231  /** \brief Selection of service request outputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   232   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   233  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   234  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   235      IfxCcu6_ServiceRequest_0 = 0,      /**< \brief Service request output SR0  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   236      IfxCcu6_ServiceRequest_1,          /**< \brief Service request output SR1  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   237      IfxCcu6_ServiceRequest_2,          /**< \brief Service request output SR2  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   238      IfxCcu6_ServiceRequest_3           /**< \brief Service request output SR3  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   239  } IfxCcu6_ServiceRequest;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   240  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   241  /** \brief Enable/disable the sensitivity of the module to sleep signal\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   242   * Definition in Ifx_CCU6.CLC.B.EDIS
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   243   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   244  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   245  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   246      IfxCcu6_SleepMode_enable  = 0, /**< \brief enables sleep mode */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   247      IfxCcu6_SleepMode_disable = 1  /**< \brief disables sleep mode */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   248  } IfxCcu6_SleepMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   249  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   250  /** \brief OCDS Suspend Control (OCDS.SUS)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   252  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   253  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   254      IfxCcu6_SuspendMode_none = 0,  /**< \brief No suspend */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   255      IfxCcu6_SuspendMode_hard = 1,  /**< \brief Hard Suspend */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   256      IfxCcu6_SuspendMode_soft = 2   /**< \brief Soft Suspend */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   257  } IfxCcu6_SuspendMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   258  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   259  /** \brief Capture compare channel of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   261  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   262  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   263      IfxCcu6_T12Channel_0 = 0,      /**< \brief T12 channel CC60  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   264      IfxCcu6_T12Channel_1,          /**< \brief T12 channel CC61  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   265      IfxCcu6_T12Channel_2           /**< \brief T12 channel CC62  */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   266  } IfxCcu6_T12Channel;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   267  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   268  /** \brief The operating mode for the T12 channels are defined by the bit fields Ifx_CCU.T12MSEL.MSEL6x.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   270  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   271  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   272      IfxCcu6_T12ChannelMode_off                                   = 0,  /**< \brief Capture/Compare modes switched off */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   273      IfxCcu6_T12ChannelMode_compareMode                           = 1,  /**< \brief Compare mode */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   274      IfxCcu6_T12ChannelMode_doubleRegisterCaptureRisingAndFalling = 4,  /**< \brief CC6xIN rising edge: T12 stored in CC6xR, falling edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   275      IfxCcu6_T12ChannelMode_doubleRegisterCaptureRising           = 5,  /**< \brief CC6xIN rising edge: CC6nSR stored in CC6xR, falling edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   276      IfxCcu6_T12ChannelMode_doubleRegisterCaptureFalling          = 6,  /**< \brief CC6xIN rising edge: CC6nSR stored in CC6xR, falling edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   277      IfxCcu6_T12ChannelMode_doubleRegisterCaptureAny              = 7,  /**< \brief CC6xIN any active edge: CC6nSR stored in CC6xR, any active edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   278      IfxCcu6_T12ChannelMode_hallSensor                            = 8,  /**< \brief Hall Sensor Mode, In order to properly enable this mode, all three MSEL6x fields have to be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   279                                                                          * programmed to Hall Sensor mode */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   280      IfxCcu6_T12ChannelMode_hysteresisLikecompare                 = 9,  /**< \brief Hysteresis-like compare mode */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   281      IfxCcu6_T12ChannelMode_multiInputCaptureRisingAndFalling     = 10, /**< \brief CC6xIN rising edge: T12 stored in CC6xR, CCPOSx falling edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   282      IfxCcu6_T12ChannelMode_multiInputCaptureFallingAndRising     = 11, /**< \brief CC6xIN falling edge: T12 stored in CC6xR, CCPOSx rising edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   283      IfxCcu6_T12ChannelMode_multiInputCaptureBothRising           = 12, /**< \brief CC6xIN rising edge: T12 stored in CC6xR, CCPOSx rising edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   284      IfxCcu6_T12ChannelMode_multiInputCaptureBothFalling          = 13, /**< \brief CC6xIN falling edge: T12 stored in CC6xR, CCPOSx falling edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   285      IfxCcu6_T12ChannelMode_multiInputCaptureAny                  = 14  /**< \brief CC6xIN any active edge : T12 stored in CC6xR, CCPOSx any active edge: T12 stored in CC6xSR */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   286  } IfxCcu6_T12ChannelMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   287  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   288  /** \brief Counting direction of Timer12\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   289   * Definition in Ifx_CCU.TCTR0.B.CDIR
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   290   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   291  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   292  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   293      IfxCcu6_T12CountDirection_up   = 0, /**< \brief Counting up */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   294      IfxCcu6_T12CountDirection_down = 1  /**< \brief Counting down */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   295  } IfxCcu6_T12CountDirection;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   296  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   297  /** \brief Operating mode of Timer 12\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   298   * Definition in Ifx_CCU.TCTR0.B.CTM
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   299   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   300  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   301  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   302      IfxCcu6_T12CountMode_edgeAligned   = 0, /**< \brief T12 always counts up and continues counting
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   303                                               * from zero after reaching the period value. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   304      IfxCcu6_T12CountMode_centerAligned = 1  /**< \brief T12 counts down after detecting a period-match
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   305                                               * and counts up after detecting a one-match. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   306  } IfxCcu6_T12CountMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   307  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   308  /** \brief Delivers additional information to control the automatic set of bit T13R in the case that the trigger action defined by T13 trigger event control (T13TEC) is detected.\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   309   * Definition in Ifx_CCU.TCTR2.B.T13TED
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   310   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   311  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   312  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   313      IfxCcu6_T13TriggerDirection_noAction          = 0,  /**< \brief no action */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   314      IfxCcu6_T13TriggerDirection_onT12CountingUp   = 1,  /**< \brief while T12 is counting up */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   315      IfxCcu6_T13TriggerDirection_onT12CountingDown = 2,  /**< \brief while T12 is counting down */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   316      IfxCcu6_T13TriggerDirection_anyT12            = 3   /**< \brief independent on the count direction of T12 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   317  } IfxCcu6_T13TriggerDirection;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   319  /** \brief Selects the trigger event to start T13 (automatic set of T13R for synchronization to T12 compare signals)\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   320   * Definition in Ifx_CCU.TCTR2.B.T13TEC
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   321   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   322  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   323  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   324      IfxCcu6_T13TriggerEvent_noAction        = 0,  /**< \brief no action */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   325      IfxCcu6_T13TriggerEvent_onCC60RCompare  = 1,  /**< \brief set T13R on a T12 compare event on channel 0 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   326      IfxCcu6_T13TriggerEvent_onCC61RCompare  = 2,  /**< \brief set T13R on a T12 compare event on channel 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   327      IfxCcu6_T13TriggerEvent_onCC62RCompare  = 3,  /**< \brief set T13R on a T12 compare event on channel 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   328      IfxCcu6_T13TriggerEvent_onAnyT12Compare = 4,  /**< \brief set T13R on any T12 compare event (ch. 0, 1, 2) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   329      IfxCcu6_T13TriggerEvent_onT12Period     = 5,  /**< \brief set T13R upon a period-match of T12 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   330      IfxCcu6_T13TriggerEvent_onT12Zero       = 6,  /**< \brief set T13R upon a zero-match of T12 (while
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   331                                                     * counting up) */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   332      IfxCcu6_T13TriggerEvent_onCCPOSxEdge    = 7   /**< \brief set T13R on any edge of inputs CCPOSx */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   333  } IfxCcu6_T13TriggerEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   334  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   335  /** \brief Timer number ( T12 / T13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   336   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   337  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   338  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   339      IfxCcu6_TimerId_t12 = 0,  /**< \brief Timer 12 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   340      IfxCcu6_TimerId_t13 = 1   /**< \brief Timer 13 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   341  } IfxCcu6_TimerId;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   342  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   343  /** \brief Selects the input clock for timers (T12 or T13) that is derived from the peripheral clock according to the equation\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   344   * Definition in Ifx_CCU.TCTR0.B.T12CLK / Ifx_CCU.TCTR0.B.T13CLK
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   345   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   346  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   347  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   348      IfxCcu6_TimerInputClock_fcc6      = 0, /**< \brief fcc6 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   349      IfxCcu6_TimerInputClock_fcc6By2   = 1, /**< \brief fcc6 / 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   350      IfxCcu6_TimerInputClock_fcc6By4   = 2, /**< \brief fcc6 / 4 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   351      IfxCcu6_TimerInputClock_fcc6By8   = 3, /**< \brief fcc6 / 8 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   352      IfxCcu6_TimerInputClock_fcc6By16  = 4, /**< \brief fcc6 / 16 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   353      IfxCcu6_TimerInputClock_fcc6By32  = 5, /**< \brief fcc6 / 32 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   354      IfxCcu6_TimerInputClock_fcc6By64  = 6, /**< \brief fcc6 / 64 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   355      IfxCcu6_TimerInputClock_fcc6By128 = 7  /**< \brief fcc6 / 128 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   356  } IfxCcu6_TimerInputClock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   357  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   358  /** \brief Selection of actual input signal for the timer inputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   359   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   360  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   361  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   362      IfxCcu6_TimerInputSignal_a = 0,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   363      IfxCcu6_TimerInputSignal_b = 1,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   364      IfxCcu6_TimerInputSignal_c = 2,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   365      IfxCcu6_TimerInputSignal_d = 3,  /**< \brief defines the input signal used as CC6x / CTRAP / CCPOSx / T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   366      IfxCcu6_TimerInputSignal_e = 0,  /**< \brief defines the input signal used as T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   367      IfxCcu6_TimerInputSignal_f = 1,  /**< \brief defines the input signal used as T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   368      IfxCcu6_TimerInputSignal_g = 2,  /**< \brief defines the input signal used as T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   369      IfxCcu6_TimerInputSignal_h = 3   /**< \brief defines the input signal used as T1xHR input. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   370  } IfxCcu6_TimerInputSignal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   371  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   372  /** \brief Timer (T12 / T13) run status\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   373   * Definition in Ifx_CCU.TCTR0.B.T12R and Ifx_CCU.TCTR0.B.T13R
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   374   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   375  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   376  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   377      IfxCcu6_TimerRunStatus_stopped = 0,  /**< \brief Timer T1x is stopped. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   378      IfxCcu6_TimerRunStatus_running = 1   /**< \brief Timer T1x is running. */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   379  } IfxCcu6_TimerRunStatus;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   381  /** \brief Defines how the trap flag TRPF can be cleared after the trap input condition is no longer valid (either by CTRAP = 1 or by TRPPEN = 0)\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   382   * Definition in Ifx_CCU.TRPCTR.B.TRPM2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   383   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   384  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   385  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   386      IfxCcu6_TrapMode_automatic = 0,  /**< \brief Bit TRPF is cleared by HW */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   387      IfxCcu6_TrapMode_manual    = 1   /**< \brief Bit TRPF stays 0, It has to be cleared by SW by writing
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   388                                        * ISR.RTRPF = 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   389  } IfxCcu6_TrapMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   390  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   391  /** \brief Defines the behavior of the selected outputs when leaving the trap state, after the trap condition has become inactive again\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   392   * Definition in Ifx_CCU.TRPCTR.B.TRPMx (x = 0, 1)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   394  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   395  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   396      IfxCcu6_TrapState_t12Sync   = 0, /**< \brief The trap state is left when a zero-match
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   397                                        * of T12 (while counting up) is detected */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   398      IfxCcu6_TrapState_t13Sync   = 1, /**< \brief The trap state is left when a zeromatch
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   399                                        * of T13 is detected */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   400      IfxCcu6_TrapState_immediate = 3  /**< \brief The trap state is left immediately without any synchronization to T12 or T13 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   401  } IfxCcu6_TrapState;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   402  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   403  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   404  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   405  /** \addtogroup IfxLld_Ccu6_Std_Operative
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   406   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   407  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   408  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   409  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   410  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   411  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   412  /** \brief Clears the counters of the Timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   413   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   414   * \param t12 Timer12 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   415   * \param t13 Timer13 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   416   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   417   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   418  IFX_INLINE void IfxCcu6_clearCounter(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   419  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   420  /** \brief Clears all the three dead-time counter channels to zero.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   421   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   422   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   423   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   424  IFX_INLINE void IfxCcu6_clearDeadTimeCounters(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   425  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   426  /** \brief Clears the selected interrupt flag
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   427   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   428   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   429   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   430   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   431  IFX_INLINE void IfxCcu6_clearInterruptStatusFlag(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   432  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   433  /** \brief Clears the T12  One notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   434   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   435   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   436   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   437  IFX_INLINE void IfxCcu6_clearT12OneNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   438  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   439  /** \brief Clears the T12  period notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   440   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   441   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   442   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   443  IFX_INLINE void IfxCcu6_clearT12PeriodNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   444  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   445  /** \brief Clears the T13  compare notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   446   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   449  IFX_INLINE void IfxCcu6_clearT13CompareNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   451  /** \brief Returns the Timer pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   452   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   453   * \return Timer pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   454   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   455  IFX_INLINE volatile uint32 *IfxCcu6_getT12TimerPointer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   456  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   457  /** \brief Returns the status of module enabled or disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   458   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   459   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   460   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   461  IFX_INLINE boolean IfxCcu6_isModuleEnabled(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   462  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   463  /** \brief Returns the status of T12 one notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   464   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   465   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   466   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   467  IFX_INLINE boolean IfxCcu6_isT12OneNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   468  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   469  /** \brief Returns the status of T12 period notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   470   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   471   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   472   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   473  IFX_INLINE boolean IfxCcu6_isT12PeriodNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   474  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   475  /** \brief Returns the status of T13 compare notification
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   476   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   477   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   479  IFX_INLINE boolean IfxCcu6_isT13CompareNotification(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   481  /** \brief Sets the input event leading to a counting action of Timers (T12 / T13).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   482   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   483   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   484   * \param mode Input event leading to a counting action of the timer (T12 / T13)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   485   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   486   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   487  IFX_INLINE void IfxCcu6_setCountingInputMode(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer, IfxCcu6_CountingInputMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   488  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   489  /** \brief Sets the current hall pattern for the multichannel mode (writes into shadow register)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   490   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   491   * \param pattern Current hall pattern
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   492   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   493   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   494  IFX_INLINE void IfxCcu6_setCurrentHallPattern(Ifx_CCU6 *ccu6, uint8 pattern);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   495  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   496  /** \brief Sets the delay between switching from the passive state to the active state of the selected outputs (dead time)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   497   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   498   * \param value Value of the dead time to be induced
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   499   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   500   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   501  IFX_INLINE void IfxCcu6_setDeadTimeValue(Ifx_CCU6 *ccu6, uint8 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   503  /** \brief Sets the expected hall pattern for the multichannel mode (writes into shadow register)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   504   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   505   * \param pattern Expected hall pattern
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   506   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   507   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   508  IFX_INLINE void IfxCcu6_setExpectedHallPattern(Ifx_CCU6 *ccu6, uint8 pattern);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   509  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   510  /** \brief Sets the event of signal T1xHR that can set the run bit T1xR by HW
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   511   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   512   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   513   * \param mode External trigger mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   514   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   515   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   516  IFX_INLINE void IfxCcu6_setExternalRunMode(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer, IfxCcu6_ExternalTriggerMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   517  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   518  /** \brief Sets source for the sampling of the Hall input pattern and the comparison to the current and the expected Hall pattern bit fields
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   519   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   520   * \param mode Hall sensor input trigger event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   521   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   523  IFX_INLINE void IfxCcu6_setHallSensorTriggerMode(Ifx_CCU6 *ccu6, IfxCcu6_HallSensorTriggerMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   525  /** \brief Sets the input clock for timers (T12 or T13)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   526   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   527   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   528   * \param frequency Input clock for timers (T12 or T13)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   530   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   531  IFX_INLINE void IfxCcu6_setInputClockFrequency(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer, IfxCcu6_TimerInputClock frequency);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   532  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   533  /** \brief Sets the selected interrupt flag
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   534   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   535   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   536   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   537   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   538  IFX_INLINE void IfxCcu6_setInterruptStatusFlag(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   539  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   540  /** \brief Sets the output pattern for the multichannel mode (writes into shadow register)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   541   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   542   * \param pattern Output pattern for the multichannel mode.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   543   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   544   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   545  IFX_INLINE void IfxCcu6_setMultiChannelPwmPattern(Ifx_CCU6 *ccu6, uint8 pattern);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   546  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   547  /** \brief Sets the trigger request source (next multi-channel event) for the shadow transfer MCM_ST from MCMPS to MCMP
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   548   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   549   * \param mode Trigger request source (next multi-channel event) for the shadow transfer MCM_ST
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   550   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   551   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   552  IFX_INLINE void IfxCcu6_setMultiChannelSwitchingMode(Ifx_CCU6 *ccu6, IfxCcu6_MultiChannelSwitchingSelect mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   553  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   554  /** \brief Sets the synchronization mechanism of the shadow transfer event MCM_ST\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   555   * if it has been requested before (flag R set by an event selected by SWSEL) and if MCMEN = 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   556   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   557   * \param sync Synchronization mechanism of the shadow transfer event MCM_ST
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   558   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   559   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   560  IFX_INLINE void IfxCcu6_setMultiChannelSwitchingSync(Ifx_CCU6 *ccu6, IfxCcu6_MultiChannelSwitchingSync sync);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   561  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   562  /** \brief Sets the state of the corresponding compare channel, that is considered to be the passive state
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   563   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   564   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   565   * \param state FALSE: passive state when CC6xST == 0\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   566   * TRUE : passive state when CC6xST == 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   567   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   568   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   569  IFX_INLINE void IfxCcu6_setOutputPassiveState(Ifx_CCU6 *ccu6, IfxCcu6_ChannelOut channelOut, boolean state);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   570  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   571  /** \brief Enables / Disables the single shot mode of Timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   572   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   573   * \param t12 Timer12 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   574   * \param t13 Timer13 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   575   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   576   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   577  IFX_INLINE void IfxCcu6_setSingleShotModeEnable(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   579  /** \brief Sets the operating mode of the Timer12 capture/compare channels
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   580   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   581   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   582   * \param mode The operating mode for the T12 channels
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   583   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   584   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   585  IFX_INLINE void IfxCcu6_setT12ChannelMode(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel, IfxCcu6_T12ChannelMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   586  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   587  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   588   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   589   * \param mode Operating mode of Timer 12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   590   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   591   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   592  IFX_INLINE void IfxCcu6_setT12CountMode(Ifx_CCU6 *ccu6, IfxCcu6_T12CountMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   593  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   594  /** \brief Sets the 16-bit counter value of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   595   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   596   * \param value Counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   597   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   598   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   599  IFX_INLINE void IfxCcu6_setT12CounterValue(Ifx_CCU6 *ccu6, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   600  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   601  /** \brief Sets the period value that leads Timer12 counter value to a period-match
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   602   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   603   * \param value Period value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   604   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   605   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   606  IFX_INLINE void IfxCcu6_setT12PeriodValue(Ifx_CCU6 *ccu6, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   607  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   608  /** \brief Sets the 16-bit compare value of Timer13 (writes into shadow register)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   609   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   610   * \param value Compare value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   611   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   612   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   613  IFX_INLINE void IfxCcu6_setT13CompareValue(Ifx_CCU6 *ccu6, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   614  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   615  /** \brief Sets the 16-bit counter value of Timer13
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   616   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   617   * \param value counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   618   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   619   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   620  IFX_INLINE void IfxCcu6_setT13CounterValue(Ifx_CCU6 *ccu6, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   621  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   622  /** \brief Sets the period value that leads Timer13 counter value to a period-match
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   623   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   624   * \param value period value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   625   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   626   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   627  IFX_INLINE void IfxCcu6_setT13PeriodValue(Ifx_CCU6 *ccu6, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   628  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   629  /** \brief Sets the Timer13 trigger event direction
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   630   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   631   * \param direction T13 trigger event direction
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   632   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   634  IFX_INLINE void IfxCcu6_setT13TriggerEventDirection(Ifx_CCU6 *ccu6, IfxCcu6_T13TriggerDirection direction);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   636  /** \brief Sets the trigger event to start Timer13 (automatic set of T13R for synchronization to Timer12 compare signals)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   637   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   638   * \param mode The trigger event to start T13
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   639   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   640   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   641  IFX_INLINE void IfxCcu6_setT13TriggerEventMode(Ifx_CCU6 *ccu6, IfxCcu6_T13TriggerEvent mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   642  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   643  /** \brief Sets the mode of clearing the trap flag TRPF after the trap input condition is no longer valid
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   644   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   645   * \param mode Trap mode selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   646   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   647   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   648  IFX_INLINE void IfxCcu6_setTrapMode(Ifx_CCU6 *ccu6, IfxCcu6_TrapMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   649  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   650  /** \brief Sets behaviour of the selected outputs when leaving the trap state after the trap condition has become inactive again.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   651   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   652   * \param state Trap state selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   653   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   654   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   655  IFX_INLINE void IfxCcu6_setTrapState(Ifx_CCU6 *ccu6, IfxCcu6_TrapState state);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   656  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   657  /** \brief starts the timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   658   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   659   * \param t12 Timer12 start choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   660   * \param t13 Timer13 start choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   661   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   662   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   663  IFX_INLINE void IfxCcu6_startTimer(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   664  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   665  /** \brief starts the timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   666   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   667   * \param t12 Timer12 stop choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   668   * \param t13 Timer13 stop choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   669   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   670   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   671  IFX_INLINE void IfxCcu6_stopTimer(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   672  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   673  /** \brief Updates the hall pattern (current hall, expected hall, moduleation output), in a single write
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   674   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   675   * \param currentHall Current hall pattern
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   676   * \param expectedHall Expected hall pattern
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   677   * \param output Output pattern for the multichannel mode.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   678   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   679   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   680  IFX_INLINE void IfxCcu6_updateHallPattern(Ifx_CCU6 *ccu6, uint8 currentHall, uint8 expectedHall, uint8 output);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   681  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   682  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   683  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   684  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   685  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   686  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   687   * \param ccu6 Specifies Ccu6 module
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   688   * \param outputLine Output Line
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   689   * \param selectedTrigger Trigger selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   690   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   691   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   692  IFX_EXTERN void IfxCcu6_connectTrigger(Ifx_CCU6 *ccu6, IfxCcu6_TrigOut outputLine, IfxCcu6_TrigSel selectedTrigger);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   693  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   694  /** \brief Routes the interrupt node pointer to the selected service requests
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   695   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   696   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   697   * \param serviceRequest Selection of service request outputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   698   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   699   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   700  IFX_EXTERN void IfxCcu6_routeInterruptNode(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source, IfxCcu6_ServiceRequest serviceRequest);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   701  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   702  /** \brief Sets the passive state level of the PWM outputs of the module
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   703   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   704   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   705   * \param state FALSE: The passive level is 0.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   706   * TRUE : The passive level is 1.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   707   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   708   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   709  IFX_EXTERN void IfxCcu6_setOutputPassiveLevel(Ifx_CCU6 *ccu6, IfxCcu6_ChannelOut channelOut, boolean state);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   710  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   711  /** \brief Sets software-control (independent set and clear conditions) for the Timer12 channel state bits CC6xST (x=0,1,2)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   712   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   713   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   714   * \param state capture/compare state selection (set / clear / toggle)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   715   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   716   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   717  IFX_EXTERN void IfxCcu6_setT12CaptureCompareState(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel, IfxCcu6_CaptureCompareState state);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   718  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   719  /** \brief Sets the 16-bit compare value of Timer12 (writes into shadow registers)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   720   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   721   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   722   * \param value Compare value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   723   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   724   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   725  IFX_EXTERN void IfxCcu6_setT12CompareValue(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel, uint16 value);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   726  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   727  /** \brief Sets the frequency and clock input of the Timer 12.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   728   * Caution: If desired frequency cannot achieved (by successive divisions by 2) :
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   729   * Then the nearest frequency value is set ( >= desired value)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   730   * The resulting frequency is captured in the handler element : CaptureFrequency.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   731   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   732   * \param frequency Requested timer frequency in Hz
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   733   * \param period period value to be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   734   * \param countMode Counting mode of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   735   * \return Zero, if the function failed to fulfill requested frequency and resolution\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   736   * Positive, if the function can find settings close to the requested frequency and resolution above the requested
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   737   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   738  IFX_EXTERN float32 IfxCcu6_setT12Frequency(Ifx_CCU6 *ccu6, float32 frequency, Ifx_TimerValue period, IfxCcu6_T12CountMode countMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   739  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   740  /** \brief selects the actual input signal for the timer inputs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   741   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   742   * \param extInput External input signal for the Timer 12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   743   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   744   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   745  IFX_EXTERN void IfxCcu6_setT12InputSignal(Ifx_CCU6 *ccu6, IfxCcu6_T12hr_In *extInput);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   746  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   747  /** \brief Sets software-control (independent set and clear conditions) for the Timer13 channel state bits CC63ST
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   748   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   749   * \param state capture/compare state selection (set / clear / toggle)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   750   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   751   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   752  IFX_EXTERN void IfxCcu6_setT13CaptureCompareState(Ifx_CCU6 *ccu6, IfxCcu6_CaptureCompareState state);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   753  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   754  /** \brief Sets the frequency and clock input of the Timer 13
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   755   * Caution: If desired frequency cannot achieved (by successive divisions by 2) :
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   756   * Then the nearest frequency value is set ( >= desired value)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   757   * The resulting frequency is captured in the handler element : captureFrequency.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   758   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   759   * \param frequency Requested timer frequency in Hz
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   760   * \param period period value to be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   761   * \return Zero, if the function failed to fulfill requested frequency and resolution\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   762   * Positive, if the function can find settings close to the requested frequency and resolution above the requested
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   763   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   764  IFX_EXTERN float32 IfxCcu6_setT13Frequency(Ifx_CCU6 *ccu6, float32 frequency, Ifx_TimerValue period);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   765  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   766  /** \brief selects the actual input signal for the timer inputs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   767   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   768   * \param extInput External input signal for the Timer 13
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   769   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   770   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   771  IFX_EXTERN void IfxCcu6_setT13InputSignal(Ifx_CCU6 *ccu6, IfxCcu6_T13hr_In *extInput);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   772  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   773  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   774  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   775  /** \addtogroup IfxLld_Ccu6_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   776   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   777  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   778  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   779  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   780  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   781  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   782  /** \brief Indicate the status of the dead time generation for each compare channel (0, 1, 2) of timer T12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   783   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   784   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   785   * \return Status TRUE or FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   786   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   787  IFX_INLINE boolean IfxCcu6_getDeadTimeStatus(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   788  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   789  /** \brief Returns the value of the input Hall pattern of the Timer12 capture/compare channels CC6POS6x (x = 0, 1, 2)\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   790   * that has been compared to the current and expected value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   791   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   792   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   793   * \return Status\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   794   * TRUE : The input CCPOSx has been sampled as 0\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   795   * FALSE : The input CCPOSx has been sampled as 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   796   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   797  IFX_INLINE boolean IfxCcu6_getHallPatternSampleState(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   798  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   799  /** \brief Gets the status of the selected interrupt flag
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   800   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   801   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   802   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   803   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   804  IFX_INLINE boolean IfxCcu6_getInterruptStatusFlag(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   805  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   806  /** \brief indicates if the multi-channel mode functionality is available
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   807   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   808   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   809   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   810  IFX_INLINE boolean IfxCcu6_getMultiChannelModeAvailabilityStatus(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   811  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   812  /** \brief Gets the status of the shadow transfer request from MCMPS to MCMP
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   813   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   814   * \return Status\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   815   * FALSE: A shadow transfer MCM_ST is not requested\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   816   * TRUE:  A shadow transfer MCM_ST is requested, but has not yet been executed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   817   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   818  IFX_INLINE boolean IfxCcu6_getMultiChannelPWMPatternShadowTransferStatus(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   819  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   820  /** \brief Returns the Timer (T12 / T13) shadow transfer enable status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   821   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   822   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   823   * \return Status (TRUE: enable / FALSE: disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   824   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   825  IFX_INLINE boolean IfxCcu6_getShadowTransferStatus(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   826  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   827  /** \brief Returns the state of the Timer12 capture/compare channels CC6xST (x = 0, 1, 2)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   828   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   829   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   830   * \return Status TRUE or FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   831   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   832  IFX_INLINE boolean IfxCcu6_getT12CaptureCompareState(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   833  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   834  /** \brief Returns the current counting direction of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   835   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   836   * \return direction (up / down)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   837   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   838  IFX_INLINE IfxCcu6_T12CountDirection IfxCcu6_getT12CountDirection(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   839  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   840  /** \brief Returns the state of the Timer13 capture/compare channel CC63ST
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   841   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   842   * \return Status TRUE or FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   843   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   844  IFX_INLINE boolean IfxCcu6_getT13CaptureCompareState(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   845  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   846  /** \brief indicates the Timer blocks (T12 / T13) availability
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   847   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   848   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   849   * \return Status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   850   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   851  IFX_INLINE boolean IfxCcu6_getTimerAvailabilityStatus(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   852  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   853  /** \brief Returns the Timer (T12 / T13) run status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   854   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   855   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   856   * \return Status (stopped / running)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   857   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   858  IFX_INLINE IfxCcu6_TimerRunStatus IfxCcu6_getTimerRunStatus(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   859  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   860  /** \brief Returns the module's suspend state.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   861   * TRUE :if module is suspended.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   862   * FALSE:if module is not yet suspended.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   863   * \param ccu6 Pointer to CCU6 module registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   864   * \return Suspend status (TRUE / FALSE)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   865   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   866  IFX_INLINE boolean IfxCcu6_isModuleSuspended(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   867  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   868  /** \brief Configure the Module to Hard/Soft suspend mode.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   869   * Note: The api works only when the OCDS is enabled and in Supervisor Mode. When OCDS is disabled the OCS suspend control is ineffective.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   870   * \param ccu6 Pointer to CCU6 module registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   871   * \param mode Module suspend mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   872   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   873   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   874  IFX_INLINE void IfxCcu6_setSuspendMode(Ifx_CCU6 *ccu6, IfxCcu6_SuspendMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   875  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   876  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   877  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   878  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   879  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   880  /** \brief Returns the module index of the selected CCU6 module
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   881   * \param ccu6 Pointer to CCU6 module registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   882   * \return CCU6 module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   883   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   884  IFX_EXTERN Ifx_CCU6 *IfxCcu6_getAddress(IfxCcu6_Index ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   885  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   886  /** \brief Returns the capture register value of the selected channel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   887   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   888   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   889   * \return current value of the capture register of a selected channel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   890   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   891  IFX_EXTERN uint32 IfxCcu6_getCaptureRegisterValue(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   892  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   893  /** \brief Returns the capture shadow register value of the selected channel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   894   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   895   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   896   * \return current value of the capture shadow register of a selected channel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   897   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   898  IFX_EXTERN uint32 IfxCcu6_getCaptureShadowRegisterValue(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   899  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   900  /** \brief Returns CCU6 index
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   901   * \param ccu6 Specifies the pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   902   * \return Returns index. returns -1 in case of unknown index
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   903   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   904  IFX_EXTERN IfxCcu6_Index IfxCcu6_getIndex(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   905  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   906  /** \brief Returns the service request register
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   907   * \param ccu6 Specifies Ccu6 module
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   908   * \param serviceRequest Selection of service request outputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   909   * \return The service request register
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   910   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   911  IFX_EXTERN volatile Ifx_SRC_SRCR *IfxCcu6_getSrcAddress(Ifx_CCU6 *ccu6, IfxCcu6_ServiceRequest serviceRequest);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   912  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   913  /** \brief Returns the current value of the timer register
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   914   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   915   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   916   * \return current value of the timer register
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   917   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   918  IFX_EXTERN uint32 IfxCcu6_readTimer(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   919  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   920  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   921  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   922  /** \addtogroup IfxLld_Ccu6_Std_Configuration
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   923   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   924  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   925  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   926  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   927  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   928  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   929  /** \brief Clears all Interrupt flags
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   930   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   931   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   932   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   933  IFX_INLINE void IfxCcu6_clearAllInterruptStatusFlags(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   934  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   935  /** \brief Disables the additional prescaler of 1/256 can be enabled for the prescaler of T12 or T13 to support higher clock frequencies
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   936   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   937   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   938   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   939   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   940  IFX_INLINE void IfxCcu6_disableAdditionalPrescaler(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   941  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   942  /** \brief Disables the dead time generation for each compare channel (0, 1, 2) of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   943   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   944   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   945   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   946   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   947  IFX_INLINE void IfxCcu6_disableDeadTime(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   948  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   949  /** \brief Disables the delay of the source signal for the sampling of the Hall input pattern (selected by HSYNC)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   950   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   951   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   952   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   953  IFX_INLINE void IfxCcu6_disableDelayBypass(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   954  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   955  /** \brief Disables the selected interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   956   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   957   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   958   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   959   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   960  IFX_INLINE void IfxCcu6_disableInterrupt(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   961  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   962  /** \brief Sets multi channel mode unavailable, A write access to MCMOUTS is ignored
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   963   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   964   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   965   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   966  IFX_INLINE void IfxCcu6_disableMultiChannelMode(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   967  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   968  /** \brief Disables shadow transfers of the timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   969   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   970   * \param t12 Timer12 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   971   * \param t13 Timer13 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   972   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   973   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   974  IFX_INLINE void IfxCcu6_disableShadowTransfer(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   975  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   976  /** \brief Disables the single shot-mode of Timers (T12 T13).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   977   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   978   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   979   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   980   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   981  IFX_INLINE void IfxCcu6_disableSingleShotMode(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   982  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   983  /** \brief Disables the Inversion of T13 signal for the modulation of the CC6x and COUT6x (x = 0, 1, 2) signals\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   984   * T13 output CC63_O is equal to CC63ST
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   985   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   986   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   987   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   988  IFX_INLINE void IfxCcu6_disableT13InvertedModulation(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   989  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   990  /** \brief Sets Timer12 block unavailable, A write access to T12PR is ignored
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   991   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   992   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   993   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   994   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   995  IFX_INLINE void IfxCcu6_disableTimer(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   996  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   997  /** \brief Disables the trap functionality for the corresponding output signals
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   998   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	   999   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1000   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1001   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1002  IFX_INLINE void IfxCcu6_disableTrap(Ifx_CCU6 *ccu6, IfxCcu6_ChannelOut channelOut);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1003  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1004  /** \brief Disables the input (pin) function for the trap generation
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1005   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1006   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1007   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1008  IFX_INLINE void IfxCcu6_disableTrapPin(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1009  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1010  /** \brief Enables the additional prescaler of 1/256 can be enabled for the prescaler of T12 or T13 to support higher clock frequencies
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1011   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1012   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1013   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1014   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1015  IFX_INLINE void IfxCcu6_enableAdditionalPrescaler(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1016  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1017  /** \brief Sets the single shot-mode of Timers (T12, T13).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1018   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1019   * \param t12 Timer12 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1020   * \param t13 Timer13 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1021   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1022   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1023  IFX_INLINE void IfxCcu6_enableCountEvent(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1024  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1025  /** \brief Enables the dead time generation for each compare channel (0, 1, 2) of Timer12
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1026   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1027   * \param channel Timer12 Capture compare channel number
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1028   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1029   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1030  IFX_INLINE void IfxCcu6_enableDeadTime(Ifx_CCU6 *ccu6, IfxCcu6_T12Channel channel);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1031  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1032  /** \brief Enables the delay of the source signal for the sampling of the Hall input pattern (selected by HSYNC) by the Dead-Time Counter 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1033   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1034   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1035   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1036  IFX_INLINE void IfxCcu6_enableDelayBypass(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1037  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1038  /** \brief Sets HP_ST immediately to update bit fields EXPH and CURH by EXPHS and CURHS
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1039   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1040   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1041   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1042  IFX_INLINE void IfxCcu6_enableHallPatternShadowTransfer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1043  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1044  /** \brief Enables the selected interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1045   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1046   * \param source Interrupt source selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1047   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1048   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1049  IFX_INLINE void IfxCcu6_enableInterrupt(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1050  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1051  /** \brief Sets multi channel mode available, A write access to MCMOUTS is executed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1052   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1053   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1054   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1055  IFX_INLINE void IfxCcu6_enableMultiChannelMode(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1056  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1057  /** \brief Enables the Multi Channel Mode Availability
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1058   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1059   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1060   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1061  IFX_INLINE void IfxCcu6_enableMultiChannelModeAvailability(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1062  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1063  /** \brief Sets MCM_ST immediately to update bit field MCMP by the value of MCMPS.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1064   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1065   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1066   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1067  IFX_INLINE void IfxCcu6_enableMultiChannelPwmPatternShadowTransfer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1068  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1069  /** \brief Enables the shadow transfer T12_ST if flag MCMOUT.R is set or\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1070   * becomes set while a T12 one match is detected while counting down
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1071   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1072   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1073   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1074  IFX_INLINE void IfxCcu6_enableMultiChannelT12DowncountingShadowTransfer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1075  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1076  /** \brief Enables the shadow transfer T12_ST if flag MCMOUT.R is set or\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1077   * becomes set while a T12 period match is detected while counting up
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1078   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1079   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1080   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1081  IFX_INLINE void IfxCcu6_enableMultiChannelT12UpcountingShadowTransfer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1082  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1083  /** \brief Enables the shadow transfer T13_ST if flag MCMOUT.R is set or\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1084   * becomes set while a T13 period match is detected
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1085   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1086   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1087   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1088  IFX_INLINE void IfxCcu6_enableMultiChannelT13UpcountingShadowTransfer(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1089  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1090  /** \brief Enables shadow transfers of the timers (T12, T13 individually or together based on the selection)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1091   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1092   * \param t12 Timer12 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1093   * \param t13 Timer13 choice (enable / disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1094   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1095   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1096  IFX_INLINE void IfxCcu6_enableShadowTransfer(Ifx_CCU6 *ccu6, boolean t12, boolean t13);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1097  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1098  /** \brief Enables the single shot-mode of Timers (T12 T13).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1099   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1100   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1101   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1102   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1103  IFX_INLINE void IfxCcu6_enableSingleShotMode(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1104  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1105  /** \brief Enables the Inversion of T13 signal for the modulation of the CC6x and COUT6x (x = 0, 1, 2) signals\n
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1106   * T13 output CC63_O is equal to CC63ST.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1107   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1108   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1109   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1110  IFX_INLINE void IfxCcu6_enableT13InvertedModulation(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1112  /** \brief Sets Timer12 block available, A write access to T12PR is executed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1113   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1114   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1115   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1116   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1117  IFX_INLINE void IfxCcu6_enableTimer(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1118  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1119  /** \brief Enables the trap functionality for the corresponding output signals
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1120   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1121   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1122   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1123   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1124  IFX_INLINE void IfxCcu6_enableTrap(Ifx_CCU6 *ccu6, IfxCcu6_ChannelOut channelOut);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1125  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1126  /** \brief Enables the input (pin) function for the trap generation
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1127   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1128   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1129   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1130  IFX_INLINE void IfxCcu6_enableTrapPin(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1131  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1132  /** \brief selects the actual input signal for the capture compare inputs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1133   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1134   * \param input Input selection, ( CC6x capture input / CTRAP input / CCPOSx input  )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1135   * \param signal selection of actual input signal for the module inputs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1136   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1137   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1138  IFX_INLINE void IfxCcu6_setCaptureCompareInputSignal(Ifx_CCU6 *ccu6, IfxCcu6_CaptureCompareInput input, IfxCcu6_CaptureCompareInputSignal signal);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1139  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1140  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1141  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1142  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1143  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1144  /** \brief Disables the modulation of the corresponding output signal by PWM pattern generated by the timers T12 and T13.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1145   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1146   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1147   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1148   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1149   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1150  IFX_EXTERN void IfxCcu6_disableModulationOutput(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer, IfxCcu6_ChannelOut channelOut);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1152  /** \brief Disables the selected CCU6 kernel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1153   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1154   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1155   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1156  IFX_EXTERN void IfxCcu6_disableModule(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1157  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1158  /** \brief Enables the modulation of the corresponding output signal by PWM pattern generated by the timers T12 and T13.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1159   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1160   * \param timer Timer selection, ( Timer12 / Timer13 )
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1161   * \param channelOut Capture compare output selection
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1162   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1163   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1164  IFX_EXTERN void IfxCcu6_enableModulationOutput(Ifx_CCU6 *ccu6, IfxCcu6_TimerId timer, IfxCcu6_ChannelOut channelOut);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1166  /** \brief Enables the selected CCU6 kernel
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1167   * \param ccu6 Pointer to the base of CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1168   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1169   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1170  IFX_EXTERN void IfxCcu6_enableModule(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1171  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1172  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1173  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1174  /** \addtogroup IfxLld_Ccu6_Std_IO
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1175   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1176  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1177  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1178  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1179  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1181  /** \brief Initialises a CC60 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1182   * \param cc60In CC60 capture input CC60IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1183   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1184   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1185   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1186  IFX_INLINE void IfxCcu6_initCc60InPin(const IfxCcu6_Cc60in_In *cc60In, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1187  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1188  /** \brief Initialises a CC60 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1189   * \param cc60Out CC60 compare output CC0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1190   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1191   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1192   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1194  IFX_INLINE void IfxCcu6_initCc60OutPin(const IfxCcu6_Cc60_Out *cc60Out, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1196  /** \brief Initialises a CC61 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1197   * \param cc61In CC61 capture input CC61IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1198   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1199   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1201  IFX_INLINE void IfxCcu6_initCc61InPin(const IfxCcu6_Cc61in_In *cc61In, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1203  /** \brief Initialises a CC61 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1204   * \param cc61Out CC61 compare output CC1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1205   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1206   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1207   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1208   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1209  IFX_INLINE void IfxCcu6_initCc61OutPin(const IfxCcu6_Cc61_Out *cc61Out, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1210  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1211  /** \brief Initialises a CC62 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1212   * \param cc62In CC62 capture input CC62IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1213   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1214   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1215   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1216  IFX_INLINE void IfxCcu6_initCc62InPin(const IfxCcu6_Cc62in_In *cc62In, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1217  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1218  /** \brief Initialises a CC62 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1219   * \param cc62Out CC62 compare output CC2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1220   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1221   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1222   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1223   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1224  IFX_INLINE void IfxCcu6_initCc62OutPin(const IfxCcu6_Cc62_Out *cc62Out, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1225  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1226  /** \brief Initialises a CCPOS0 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1227   * \param ccpos0 CC60 capture input CCPOS0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1228   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1229   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1230   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1231  IFX_INLINE void IfxCcu6_initCcpos0Pin(const IfxCcu6_Ccpos0_In *ccpos0, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1233  /** \brief Initialises a CCPOS1 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1234   * \param ccpos1 CC61 capture input CCPOS1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1235   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1236   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1237   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1238  IFX_INLINE void IfxCcu6_initCcpos1Pin(const IfxCcu6_Ccpos1_In *ccpos1, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1239  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1240  /** \brief Initialises a CCPOS0 input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1241   * \param ccpos2 CC62 capture input CCPOS2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1242   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1243   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1244   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1245  IFX_INLINE void IfxCcu6_initCcpos2Pin(const IfxCcu6_Ccpos2_In *ccpos2, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1246  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1247  /** \brief Initialises a COUT60 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1248   * \param cout60 CC60 compare output COUT0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1249   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1250   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1251   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1252   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1253  IFX_INLINE void IfxCcu6_initCout60Pin(const IfxCcu6_Cout60_Out *cout60, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1254  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1255  /** \brief Initialises a COUT61 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1256   * \param cout61 CC61 compare output COUT1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1257   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1258   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1259   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1261  IFX_INLINE void IfxCcu6_initCout61Pin(const IfxCcu6_Cout61_Out *cout61, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1263  /** \brief Initialises a COUT62 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1264   * \param cout62 CC62 compare output COUT2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1265   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1266   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1267   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1268   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1269  IFX_INLINE void IfxCcu6_initCout62Pin(const IfxCcu6_Cout62_Out *cout62, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1270  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1271  /** \brief Initialises a COUT63 output pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1272   * \param cout63 CC63 compare output COUT3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1273   * \param outputMode The pin output mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1274   * \param padDriver The pad driver mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1275   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1276   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1277  IFX_INLINE void IfxCcu6_initCout63Pin(const IfxCcu6_Cout63_Out *cout63, IfxPort_OutputMode outputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1278  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1279  /** \brief Initialises a CTRAP input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1280   * \param ctrap CTRAP input
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1281   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1282   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1283   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1284  IFX_INLINE void IfxCcu6_initCtrapPin(const IfxCcu6_Ctrap_In *ctrap, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1285  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1286  /** \brief Initialises a T12HR input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1287   * \param t12hrIn Timer 12 HR input T12HR
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1288   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1289   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1290   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1291  IFX_INLINE void IfxCcu6_initT12hrPin(const IfxCcu6_T12hr_In *t12hrIn, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1292  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1293  /** \brief Initialises a T13HR input pin
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1294   * \param t13hrIn Timer 12 HR input T12HR
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1295   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1296   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1297   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1298  IFX_INLINE void IfxCcu6_initT13hrPin(const IfxCcu6_T13hr_In *t13hrIn, IfxPort_InputMode inputMode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1299  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1300  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1301  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1302  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1303  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1304  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1305  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1306  /** \brief Provides functionality for both setting of CC60 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1307   * \param cc60In CC60 capture input CC60IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1308   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1309   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1310   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1311   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1312  IFX_INLINE void IfxCcu6_initCc60InPinWithPadLevel(const IfxCcu6_Cc60in_In *cc60In, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1313  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1314  /** \brief Provides functionality for both setting of CC61 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1315   * \param cc61In CC61 capture input CC61IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1316   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1317   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1318   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1319   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1320  IFX_INLINE void IfxCcu6_initCc61InPinWithPadLevel(const IfxCcu6_Cc61in_In *cc61In, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1321  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1322  /** \brief Provides functionality for both setting of CC62 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1323   * \param cc62In CC62 capture input CC62IN
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1324   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1325   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1326   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1327   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1328  IFX_INLINE void IfxCcu6_initCc62InPinWithPadLevel(const IfxCcu6_Cc62in_In *cc62In, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1329  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1330  /** \brief Provides functionality for both setting of CCPOS0 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1331   * \param ccpos0 CC60 capture input CCPOS0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1332   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1333   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1334   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1335   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1336  IFX_INLINE void IfxCcu6_initCcpos0PinWithPadLevel(const IfxCcu6_Ccpos0_In *ccpos0, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1337  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1338  /** \brief Provides functionality for both setting of CCPOS1 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1339   * \param ccpos1 CC61 capture input CCPOS1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1340   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1341   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1344  IFX_INLINE void IfxCcu6_initCcpos1PinWithPadLevel(const IfxCcu6_Ccpos1_In *ccpos1, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1346  /** \brief Provides functionality for both setting of CCPOS2 pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1347   * \param ccpos2 CC62 capture input CCPOS2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1348   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1349   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1350   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1351   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1352  IFX_INLINE void IfxCcu6_initCcpos2PinWithPadLevel(const IfxCcu6_Ccpos2_In *ccpos2, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1353  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1354  /** \brief Provides functionality for both setting of CTRAP pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1355   * \param ctrap CTRAP input
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1356   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1357   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1358   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1359   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1360  IFX_INLINE void IfxCcu6_initCtrapPinWithPadLevel(const IfxCcu6_Ctrap_In *ctrap, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1361  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1362  /** \brief Provides functionality for both setting of T12HR pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1363   * \param t12hrIn Timer 12 HR input T12HR
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1364   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1365   * \param padDriver Pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1366   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1367   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1368  IFX_INLINE void IfxCcu6_initT12hrPinWithPadLevel(const IfxCcu6_T12hr_In *t12hrIn, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1369  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1370  /** \brief Provides functionality for both setting of T13HR pin direction as input and configuring pad driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1371   * \param t13hrIn Timer 13 HR input T13HR
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1372   * \param inputMode The pin input mode which should be configured
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1373   * \param padDriver Pad Driver
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1374   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1375   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1376  IFX_INLINE void IfxCcu6_initT13hrPinWithPadLevel(const IfxCcu6_T13hr_In *t13hrIn, IfxPort_InputMode inputMode, IfxPort_PadDriver padDriver);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1377  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1378  /** \brief Sets the sensitivity of the module to sleep signal
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1379   * \param ccu6 pointer to CCU6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1380   * \param mode mode selection (enable/disable)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1381   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1382   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1383  IFX_INLINE void IfxCcu6_setSleepMode(Ifx_CCU6 *ccu6, IfxCcu6_SleepMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1384  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1385  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1386  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1387  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1388  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1389  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1390   * \param ccu6 pointer to ccu6 registers
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1391   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1392   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1393  IFX_EXTERN void IfxCcu6_resetModule(Ifx_CCU6 *ccu6);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1394  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1395  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1396  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1397  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1398  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1399  IFX_INLINE void IfxCcu6_clearAllInterruptStatusFlags(Ifx_CCU6 *ccu6)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1400  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1401      ccu6->ISR.U = 0xFFFF;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1402  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1403  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1404  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1405  IFX_INLINE void IfxCcu6_clearCounter(Ifx_CCU6 *ccu6, boolean t12, boolean t13)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1406  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1407      Ifx_CCU6_TCTR4 tctr4;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1408      tctr4.U        = 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1409      tctr4.B.T12RES = t12;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1410      tctr4.B.T13RES = t13;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1411      ccu6->TCTR4.U  = tctr4.U;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1412  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1413  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1414  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1415  IFX_INLINE void IfxCcu6_clearDeadTimeCounters(Ifx_CCU6 *ccu6)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1416  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1417      ccu6->TCTR4.B.DTRES = TRUE;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1418  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1419  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1420  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1421  IFX_INLINE void IfxCcu6_clearInterruptStatusFlag(Ifx_CCU6 *ccu6, IfxCcu6_InterruptSource source)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1422  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1423      uint32 mask = (1U << source);
	mov	d8,#1
.L632:
	sh	d8,d8,d15
.L346:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std\IfxCcu6.h	  1424      ccu6->ISR.U = mask;
	st.w	[a2]168,d8
.L285:

; ..\USER\isr.c	   308  (GET_GPIO_FLAG(ERU_CH0_REQ4_P10_7))//通道0中断
; ..\USER\isr.c	   309  	{
	rslcx
	rfe
.L281:
	
__cc61_pit_ch1_isr_function_end:
	.size	cc61_pit_ch1_isr,__cc61_pit_ch1_isr_function_end-cc61_pit_ch1_isr
.L119:
	; End of function
	
	.sdecl	'.text.inttab0.intvec.028',code
	.sect	'.text.inttab0.intvec.028'

; ..\USER\isr.c	   310  		CLEAR_GPIO_FLAG(ERU_CH0_REQ4_P10_7);
; ..\USER\isr.c	   311  	}
; ..\USER\isr.c	   312  
; ..\USER\isr.c	   313  	if(GET_GPIO_FLAG(ERU_CH4_REQ13_P15_5))//通道4中断
; ..\USER\isr.c	   314  	{
	movh.a	a14,#@his(eru_ch0_ch4_isr)
	lea	a14,[a14]@los(eru_ch0_ch4_isr)
	ji	a14
	.sdecl	'.text.isr.eru_ch0_ch4_isr',code,cluster('eru_ch0_ch4_isr')
	.sect	'.text.isr.eru_ch0_ch4_isr'
	.align	2
	
	.global	eru_ch0_ch4_isr
; Function eru_ch0_ch4_isr
.L51:
eru_ch0_ch4_isr:	.type	func
	svlcx
.L290:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L291:

; ..\USER\isr.c	   315  _GPIO_FLAG(ERU_CH4_REQ13_P15_5);
; ..\USER\isr.c	   316  	}
; ..\USER\isr.c	   317  }
	mov	d4,#0
	call	IfxScuEru_getEventFlagStatus
.L637:
	jeq	d2,#0,.L19
.L638:

; ..\USER\isr.c	   318  
; ..\USER\isr.c	   319  IFX_INTERRUPT(eru_ch1_ch5_isr, 0, ERU_CH1_CH5_INT_PRIO)
	mov	d4,#0
	call	IfxScuEru_clearEventFlag
.L19:

; ..\USER\isr.c	   320  {
; ..\USER\isr.c	   321  	enableInterrupts();//开启中断嵌套
; ..\USER\isr.c	   322  	if(GET_GPIO_FLAG(ERU_CH1_REQ5_P10_8))//通道1中断
	mov	d4,#4
	call	IfxScuEru_getEventFlagStatus
.L639:
	jeq	d2,#0,.L20
.L640:

; ..\USER\isr.c	   323  	{
; ..\USER\isr.c	   324  		CLEAR_GPIO_FLAG(ERU_CH1_REQ5_P10_8);
	mov	d4,#4
	call	IfxScuEru_clearEventFlag
.L20:

; ..\USER\isr.c	   325  	}
; ..\USER\isr.c	   326  
	rslcx
	rfe
.L289:
	
__eru_ch0_ch4_isr_function_end:
	.size	eru_ch0_ch4_isr,__eru_ch0_ch4_isr_function_end-eru_ch0_ch4_isr
.L124:
	; End of function
	
	.sdecl	'.text.inttab0.intvec.029',code
	.sect	'.text.inttab0.intvec.029'

; ..\USER\isr.c	   327  	if(GET_GPIO_FLAG(ERU_CH5_REQ1_P15_8))//通道5中断
; ..\USER\isr.c	   328  	{
	movh.a	a14,#@his(eru_ch1_ch5_isr)
	lea	a14,[a14]@los(eru_ch1_ch5_isr)
	ji	a14
	.sdecl	'.text.isr.eru_ch1_ch5_isr',code,cluster('eru_ch1_ch5_isr')
	.sect	'.text.isr.eru_ch1_ch5_isr'
	.align	2
	
	.global	eru_ch1_ch5_isr
; Function eru_ch1_ch5_isr
.L53:
eru_ch1_ch5_isr:	.type	func
	svlcx
.L293:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L294:

; ..\USER\isr.c	   329  LAG(ERU_CH5_REQ1_P15_8);
; ..\USER\isr.c	   330  	}
; ..\USER\isr.c	   331  }
	mov	d4,#1
	call	IfxScuEru_getEventFlagStatus
.L645:
	jeq	d2,#0,.L21
.L646:

; ..\USER\isr.c	   332  
; ..\USER\isr.c	   333  //由于摄像头pclk引脚默认占用了 2通道，用于触发DMA，因此这里不再定义中断函数
	mov	d4,#1
	call	IfxScuEru_clearEventFlag
.L21:

; ..\USER\isr.c	   334  //IFX_INTERRUPT(eru_ch2_ch6_isr, 0, ERU_CH2_CH6_INT_PRIO)
; ..\USER\isr.c	   335  //{
; ..\USER\isr.c	   336  //	enableInterrupts();//开启中断嵌套
	mov	d4,#5
	call	IfxScuEru_getEventFlagStatus
.L647:
	jeq	d2,#0,.L22
.L648:

; ..\USER\isr.c	   337  //	if(GET_GPIO_FLAG(ERU_CH2_REQ7_P00_4))//通道2中断
; ..\USER\isr.c	   338  //	{
	mov	d4,#5
	call	IfxScuEru_clearEventFlag
.L22:

; ..\USER\isr.c	   339  //		CLEAR_GPIO_FLAG(ERU_CH2_REQ7_P00_4);
; ..\USER\isr.c	   340  //
	rslcx
	rfe
.L292:
	
__eru_ch1_ch5_isr_function_end:
	.size	eru_ch1_ch5_isr,__eru_ch1_ch5_isr_function_end-eru_ch1_ch5_isr
.L129:
	; End of function
	
	.sdecl	'.text.inttab0.intvec.02b',code
	.sect	'.text.inttab0.intvec.02b'

; ..\USER\isr.c	   341  //	}
; ..\USER\isr.c	   342  //	if(GET_GPIO_FLAG(ERU_CH6_REQ9_P20_0))//通道6中断
; ..\USER\isr.c	   343  //	{
; ..\USER\isr.c	   344  //		CLEAR_GPIO_FLAG(ERU_CH6_REQ9_P20_0);
; ..\USER\isr.c	   345  //
; ..\USER\isr.c	   346  //	}
; ..\USER\isr.c	   347  //}
; ..\USER\isr.c	   348  
; ..\USER\isr.c	   349  
; ..\USER\isr.c	   350  
; ..\USER\isr.c	   351  IFX_INTERRUPT(eru_ch3_ch7_isr, 0, ERU_CH3_CH7_INT_PRIO)
; ..\USER\isr.c	   352  {
; ..\USER\isr.c	   353  	enableInterrupts();//开启中断嵌套
; ..\USER\isr.c	   354  	if(GET_GPIO_FLAG(ERU_CH3_REQ6_P02_0))//通道3中断
; ..\USER\isr.c	   355  	{
; ..\USER\isr.c	   356  		CLEAR_GPIO_FLAG(ERU_CH3_REQ6_P02_0);
; ..\USER\isr.c	   357  		if		(1 == camera_type)	mt9v03x_vsync();
; ..\USER\isr.c	   358  		else if	(3 == camera_type)	ov7725_vsync();
; ..\USER\isr.c	   359  
; ..\USER\isr.c	   360  	}
	movh.a	a14,#@his(eru_ch3_ch7_isr)
	lea	a14,[a14]@los(eru_ch3_ch7_isr)
	ji	a14
	.sdecl	'.text.isr.eru_ch3_ch7_isr',code,cluster('eru_ch3_ch7_isr')
	.sect	'.text.isr.eru_ch3_ch7_isr'
	.align	2
	
	.global	eru_ch3_ch7_isr
; Function eru_ch3_ch7_isr
.L55:
eru_ch3_ch7_isr:	.type	func
	svlcx
.L296:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L297:

; ..\USER\isr.c	   361  P15_1))//通道7中断
; ..\USER\isr.c	   362  	{
; ..\USER\isr.c	   363  		CLEAR_GPIO_FLAG(ERU_CH7_REQ16_P15_1);
	mov	d4,#3
	call	IfxScuEru_getEventFlagStatus
.L653:
	jeq	d2,#0,.L23
.L654:

; ..\USER\isr.c	   364  
; ..\USER\isr.c	   365  	}
	mov	d4,#3
	call	IfxScuEru_clearEventFlag
.L655:

; ..\USER\isr.c	   366  }
	movh.a	a15,#@his(camera_type)
	lea	a15,[a15]@los(camera_type)
	ld.bu	d15,[a15]
.L656:
	jne	d15,#1,.L24
.L657:
	call	mt9v03x_vsync
.L658:
	j	.L25
.L24:

; ..\USER\isr.c	   367  
	movh.a	a15,#@his(camera_type)
	lea	a15,[a15]@los(camera_type)
	ld.bu	d15,[a15]
.L659:
	jne	d15,#3,.L26
.L660:
	call	ov7725_vsync
.L26:
.L25:
.L23:

; ..\USER\isr.c	   368  
; ..\USER\isr.c	   369  
; ..\USER\isr.c	   370  IFX_INTERRUPT(dma_ch5_isr, 0, ERU_DMA_INT_PRIO)
	mov	d4,#7
	call	IfxScuEru_getEventFlagStatus
.L661:
	jeq	d2,#0,.L27
.L662:

; ..\USER\isr.c	   371  {
; ..\USER\isr.c	   372  	enableInterrupts();//开启中断嵌套
	mov	d4,#7
	call	IfxScuEru_clearEventFlag
.L27:

; ..\USER\isr.c	   373  
; ..\USER\isr.c	   374  	if		(1 == camera_type)	mt9v03x_dma();
; ..\USER\isr.c	   375  	else if	(3 == camera_type)	ov7725_dma();
	rslcx
	rfe
.L295:
	
__eru_ch3_ch7_isr_function_end:
	.size	eru_ch3_ch7_isr,__eru_ch3_ch7_isr_function_end-eru_ch3_ch7_isr
.L134:
	; End of function
	
	.sdecl	'.text.inttab0.intvec.03c',code
	.sect	'.text.inttab0.intvec.03c'

; ..\USER\isr.c	   376  }
; ..\USER\isr.c	   377  
; ..\USER\isr.c	   378  
; ..\USER\isr.c	   379  //串口中断函数  示例
	movh.a	a14,#@his(dma_ch5_isr)
	lea	a14,[a14]@los(dma_ch5_isr)
	ji	a14
	.sdecl	'.text.isr.dma_ch5_isr',code,cluster('dma_ch5_isr')
	.sect	'.text.isr.dma_ch5_isr'
	.align	2
	
	.global	dma_ch5_isr
; Function dma_ch5_isr
.L57:
dma_ch5_isr:	.type	func
	svlcx
.L299:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L300:

; ..\USER\isr.c	   380  _tx_isr, 0, UART0_TX_INT_PRIO)
; ..\USER\isr.c	   381  {
; ..\USER\isr.c	   382  	enableInterrupts();//开启中断嵌套
; ..\USER\isr.c	   383  //	uart_putchar(UART_0, 0xe8);// uart address
	movh.a	a15,#@his(camera_type)
	lea	a15,[a15]@los(camera_type)
	ld.bu	d15,[a15]
.L667:
	jne	d15,#1,.L28
.L668:
	call	mt9v03x_dma
.L669:
	j	.L29
.L28:

; ..\USER\isr.c	   384  //
	movh.a	a15,#@his(camera_type)
	lea	a15,[a15]@los(camera_type)
	ld.bu	d15,[a15]
.L670:
	jne	d15,#3,.L30
.L671:
	call	ov7725_dma
.L30:
.L29:

; ..\USER\isr.c	   385  //	uart_putchar(UART_0, 0x02);//register
	rslcx
	rfe
.L298:
	
__dma_ch5_isr_function_end:
	.size	dma_ch5_isr,__dma_ch5_isr_function_end-dma_ch5_isr
.L139:
	; End of function
	
	.sdecl	'.text.inttab0.intvec.00a',code
	.sect	'.text.inttab0.intvec.00a'

; ..\USER\isr.c	   386  //
; ..\USER\isr.c	   387  //	uart_putchar(UART_0, 0xbc);//0-11m distance feedback with temporary compensate
; ..\USER\isr.c	   388  //
; ..\USER\isr.c	   389  //
	movh.a	a14,#@his(uart0_tx_isr)
	lea	a14,[a14]@los(uart0_tx_isr)
	ji	a14
	.sdecl	'.text.isr.uart0_tx_isr',code,cluster('uart0_tx_isr')
	.sect	'.text.isr.uart0_tx_isr'
	.align	2
	
	.global	uart0_tx_isr
; Function uart0_tx_isr
.L59:
uart0_tx_isr:	.type	func
	svlcx
.L302:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L303:

; ..\USER\isr.c	   390  tchar(UART_0, 0xc9);
; ..\USER\isr.c	   391  
; ..\USER\isr.c	   392  
; ..\USER\isr.c	   393      IfxAsclin_Asc_isrTransmit(&uart0_handle);
; ..\USER\isr.c	   394  }
; ..\USER\isr.c	   395  IFX_INTERRUPT(uart0_rx_isr, 0, UART0_RX_INT_PRIO)
; ..\USER\isr.c	   396  {
; ..\USER\isr.c	   397  	enableInterrupts();//开启中断嵌套
; ..\USER\isr.c	   398  
; ..\USER\isr.c	   399  //	if(uart_query(UART_0,&data))
; ..\USER\isr.c	   400  //	{
; ..\USER\isr.c	   401  //	uart_getchar(UART_0,&data);
; ..\USER\isr.c	   402  //	distance =  data << 8;
	movh.a	a4,#@his(uart0_handle)
	lea	a4,[a4]@los(uart0_handle)
	call	IfxAsclin_Asc_isrTransmit
.L676:

; ..\USER\isr.c	   403  //	uart_getchar(UART_0,&data);
	rslcx
	rfe
.L301:
	
__uart0_tx_isr_function_end:
	.size	uart0_tx_isr,__uart0_tx_isr_function_end-uart0_tx_isr
.L144:
	; End of function
	
	.sdecl	'.text.inttab0.intvec.00b',code
	.sect	'.text.inttab0.intvec.00b'

; ..\USER\isr.c	   404  //	distance |= data;
	movh.a	a14,#@his(uart0_rx_isr)
	lea	a14,[a14]@los(uart0_rx_isr)
	ji	a14
	.sdecl	'.text.isr.uart0_rx_isr',code,cluster('uart0_rx_isr')
	.sect	'.text.isr.uart0_rx_isr'
	.align	2
	
	.global	uart0_rx_isr
; Function uart0_rx_isr
.L61:
uart0_rx_isr:	.type	func
	svlcx
.L305:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L306:

; ..\USER\isr.c	   405  rt_getchar(UART_0,&data);
; ..\USER\isr.c	   406  //		distance =  data << 8;
; ..\USER\isr.c	   407  //		uart_getchar(UART_0,&data);
; ..\USER\isr.c	   408  //		distance |= data;
; ..\USER\isr.c	   409  
; ..\USER\isr.c	   410  
; ..\USER\isr.c	   411  	 IfxAsclin_Asc_isrReceive(&uart0_handle);
; ..\USER\isr.c	   412  }
; ..\USER\isr.c	   413  IFX_INTERRUPT(uart0_er_isr, 0, UART0_ER_INT_PRIO)
; ..\USER\isr.c	   414  {
; ..\USER\isr.c	   415  	enableInterrupts();//开启中断嵌套
; ..\USER\isr.c	   416      IfxAsclin_Asc_isrError(&uart0_handle);
; ..\USER\isr.c	   417  }
; ..\USER\isr.c	   418  
; ..\USER\isr.c	   419  //串口1默认连接到摄像头配置串口
; ..\USER\isr.c	   420  IFX_INTERRUPT(uart1_tx_isr, 0, UART1_TX_INT_PRIO)
; ..\USER\isr.c	   421  {
; ..\USER\isr.c	   422  	enableInterrupts();//开启中断嵌套
; ..\USER\isr.c	   423      IfxAsclin_Asc_isrTransmit(&uart1_handle);
	movh.a	a4,#@his(uart0_handle)
	lea	a4,[a4]@los(uart0_handle)
	call	IfxAsclin_Asc_isrReceive
.L681:

; ..\USER\isr.c	   424  }
	rslcx
	rfe
.L304:
	
__uart0_rx_isr_function_end:
	.size	uart0_rx_isr,__uart0_rx_isr_function_end-uart0_rx_isr
.L149:
	; End of function
	
	.sdecl	'.text.inttab0.intvec.00c',code
	.sect	'.text.inttab0.intvec.00c'

; ..\USER\isr.c	   425  IFX_INTERRUPT(uart1_rx_isr, 0, UART1_RX_INT_PRIO)
	movh.a	a14,#@his(uart0_er_isr)
	lea	a14,[a14]@los(uart0_er_isr)
	ji	a14
	.sdecl	'.text.isr.uart0_er_isr',code,cluster('uart0_er_isr')
	.sect	'.text.isr.uart0_er_isr'
	.align	2
	
	.global	uart0_er_isr
; Function uart0_er_isr
.L63:
uart0_er_isr:	.type	func
	svlcx
.L308:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L309:

; ..\USER\isr.c	   426  ;//开启中断嵌套
; ..\USER\isr.c	   427      IfxAsclin_Asc_isrReceive(&uart1_handle);
; ..\USER\isr.c	   428      mt9v03x_uart_callback();
	movh.a	a4,#@his(uart0_handle)
	lea	a4,[a4]@los(uart0_handle)
	call	IfxAsclin_Asc_isrError
.L686:

; ..\USER\isr.c	   429  }
	rslcx
	rfe
.L307:
	
__uart0_er_isr_function_end:
	.size	uart0_er_isr,__uart0_er_isr_function_end-uart0_er_isr
.L154:
	; End of function
	
	.sdecl	'.text.inttab0.intvec.00d',code
	.sect	'.text.inttab0.intvec.00d'

; ..\USER\isr.c	   430  IFX_INTERRUPT(uart1_er_isr, 0, UART1_ER_INT_PRIO)
; ..\USER\isr.c	   431  {
; ..\USER\isr.c	   432  	enableInterrupts();//开启中断嵌套
	movh.a	a14,#@his(uart1_tx_isr)
	lea	a14,[a14]@los(uart1_tx_isr)
	ji	a14
	.sdecl	'.text.isr.uart1_tx_isr',code,cluster('uart1_tx_isr')
	.sect	'.text.isr.uart1_tx_isr'
	.align	2
	
	.global	uart1_tx_isr
; Function uart1_tx_isr
.L65:
uart1_tx_isr:	.type	func
	svlcx
.L311:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L312:

; ..\USER\isr.c	   433  eInterrupts();//开启中断嵌套
; ..\USER\isr.c	   434      IfxAsclin_Asc_isrReceive(&uart1_handle);
; ..\USER\isr.c	   435      mt9v03x_uart_callback();
	movh.a	a4,#@his(uart1_handle)
	lea	a4,[a4]@los(uart1_handle)
	call	IfxAsclin_Asc_isrTransmit
.L691:

; ..\USER\isr.c	   436  }
	rslcx
	rfe
.L310:
	
__uart1_tx_isr_function_end:
	.size	uart1_tx_isr,__uart1_tx_isr_function_end-uart1_tx_isr
.L159:
	; End of function
	
	.sdecl	'.text.inttab0.intvec.00e',code
	.sect	'.text.inttab0.intvec.00e'

; ..\USER\isr.c	   437  IFX_INTERRUPT(uart1_er_isr, 0, UART1_ER_INT_PRIO)
	movh.a	a14,#@his(uart1_rx_isr)
	lea	a14,[a14]@los(uart1_rx_isr)
	ji	a14
	.sdecl	'.text.isr.uart1_rx_isr',code,cluster('uart1_rx_isr')
	.sect	'.text.isr.uart1_rx_isr'
	.align	2
	
	.global	uart1_rx_isr
; Function uart1_rx_isr
.L67:
uart1_rx_isr:	.type	func
	svlcx
.L314:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L315:

; ..\USER\isr.c	   438  _rx_isr, 0, UART1_RX_INT_PRIO)
; ..\USER\isr.c	   439  {
; ..\USER\isr.c	   440  	enableInterrupts();//开启中断嵌套
	movh.a	a4,#@his(uart1_handle)
	lea	a4,[a4]@los(uart1_handle)
	call	IfxAsclin_Asc_isrReceive
.L696:

; ..\USER\isr.c	   441      IfxAsclin_Asc_isrReceive(&uart1_handle);
	call	mt9v03x_uart_callback
.L697:

; ..\USER\isr.c	   442      mt9v03x_uart_callback();
	rslcx
	rfe
.L313:
	
__uart1_rx_isr_function_end:
	.size	uart1_rx_isr,__uart1_rx_isr_function_end-uart1_rx_isr
.L164:
	; End of function
	
	.sdecl	'.text.inttab0.intvec.00f',code
	.sect	'.text.inttab0.intvec.00f'

; ..\USER\isr.c	   443  }
	movh.a	a14,#@his(uart1_er_isr)
	lea	a14,[a14]@los(uart1_er_isr)
	ji	a14
	.sdecl	'.text.isr.uart1_er_isr',code,cluster('uart1_er_isr')
	.sect	'.text.isr.uart1_er_isr'
	.align	2
	
	.global	uart1_er_isr
; Function uart1_er_isr
.L69:
uart1_er_isr:	.type	func
	svlcx
.L317:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L318:

; ..\USER\isr.c	   444  c_isrTransmit(&uart1_handle);
; ..\USER\isr.c	   445  }
; ..\USER\isr.c	   446  IFX_INTERRUPT(uart1_rx_isr, 0, UART1_RX_INT_PRIO)
	movh.a	a4,#@his(uart1_handle)
	lea	a4,[a4]@los(uart1_handle)
	call	IfxAsclin_Asc_isrError
.L702:

; ..\USER\isr.c	   447  {
	rslcx
	rfe
.L316:
	
__uart1_er_isr_function_end:
	.size	uart1_er_isr,__uart1_er_isr_function_end-uart1_er_isr
.L169:
	; End of function
	
	.sdecl	'.text.inttab0.intvec.010',code
	.sect	'.text.inttab0.intvec.010'

; ..\USER\isr.c	   448  	enableInterrupts();//开启中断嵌套
; ..\USER\isr.c	   449      IfxAsclin_Asc_isrReceive(&uart1_handle);
; ..\USER\isr.c	   450      mt9v03x_uart_callback();
; ..\USER\isr.c	   451  }
	movh.a	a14,#@his(uart2_tx_isr)
	lea	a14,[a14]@los(uart2_tx_isr)
	ji	a14
	.sdecl	'.text.isr.uart2_tx_isr',code,cluster('uart2_tx_isr')
	.sect	'.text.isr.uart2_tx_isr'
	.align	2
	
	.global	uart2_tx_isr
; Function uart2_tx_isr
.L71:
uart2_tx_isr:	.type	func
	svlcx
.L320:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L321:

; ..\USER\isr.c	   452  c_isrTransmit(&uart1_handle);
; ..\USER\isr.c	   453  }
; ..\USER\isr.c	   454  IFX_INTERRUPT(uart1_rx_isr, 0, UART1_RX_INT_PRIO)
	movh.a	a4,#@his(uart2_handle)
	lea	a4,[a4]@los(uart2_handle)
	call	IfxAsclin_Asc_isrTransmit
.L707:

; ..\USER\isr.c	   455  {
	rslcx
	rfe
.L319:
	
__uart2_tx_isr_function_end:
	.size	uart2_tx_isr,__uart2_tx_isr_function_end-uart2_tx_isr
.L174:
	; End of function
	
	.sdecl	'.text.inttab0.intvec.011',code
	.sect	'.text.inttab0.intvec.011'

; ..\USER\isr.c	   456  	enableInterrupts();//开启中断嵌套
	movh.a	a14,#@his(uart2_rx_isr)
	lea	a14,[a14]@los(uart2_rx_isr)
	ji	a14
	.sdecl	'.text.isr.uart2_rx_isr',code,cluster('uart2_rx_isr')
	.sect	'.text.isr.uart2_rx_isr'
	.align	2
	
	.global	uart2_rx_isr
; Function uart2_rx_isr
.L73:
uart2_rx_isr:	.type	func
	svlcx
.L323:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L324:

; ..\USER\isr.c	   457  sr, 0, UART1_TX_INT_PRIO)
; ..\USER\isr.c	   458  {
; ..\USER\isr.c	   459  	enableInterrupts();//开启中断嵌套
	movh.a	a4,#@his(uart2_handle)
	lea	a4,[a4]@los(uart2_handle)
	call	IfxAsclin_Asc_isrReceive
.L712:

; ..\USER\isr.c	   460      IfxAsclin_Asc_isrTransmit(&uart1_handle);
	call	wireless_uart_callback
.L713:

; ..\USER\isr.c	   461  }
	rslcx
	rfe
.L322:
	
__uart2_rx_isr_function_end:
	.size	uart2_rx_isr,__uart2_rx_isr_function_end-uart2_rx_isr
.L179:
	; End of function
	
	.sdecl	'.text.inttab0.intvec.012',code
	.sect	'.text.inttab0.intvec.012'

; ..\USER\isr.c	   462  IFX_INTERRUPT(uart1_rx_isr, 0, UART1_RX_INT_PRIO)
	movh.a	a14,#@his(uart2_er_isr)
	lea	a14,[a14]@los(uart2_er_isr)
	ji	a14
	.sdecl	'.text.isr.uart2_er_isr',code,cluster('uart2_er_isr')
	.sect	'.text.isr.uart2_er_isr'
	.align	2
	
	.global	uart2_er_isr
; Function uart2_er_isr
.L75:
uart2_er_isr:	.type	func
	svlcx
.L326:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L327:

; ..\USER\isr.c	   463  bleInterrupts();//开启中断嵌套
; ..\USER\isr.c	   464      IfxAsclin_Asc_isrReceive(&uart1_handle);
; ..\USER\isr.c	   465      mt9v03x_uart_callback();
	movh.a	a4,#@his(uart2_handle)
	lea	a4,[a4]@los(uart2_handle)
	call	IfxAsclin_Asc_isrError
.L718:

; ..\USER\isr.c	   466  }
	rslcx
	rfe
.L325:
	
__uart2_er_isr_function_end:
	.size	uart2_er_isr,__uart2_er_isr_function_end-uart2_er_isr
.L184:
	; End of function
	
	.sdecl	'.text.inttab0.intvec.013',code
	.sect	'.text.inttab0.intvec.013'

; ..\USER\isr.c	   467  IFX_INTERRUPT(uart1_er_isr, 0, UART1_ER_INT_PRIO)
; ..\USER\isr.c	   468  {
; ..\USER\isr.c	   469  	enableInterrupts();//开启中断嵌套
; ..\USER\isr.c	   470      IfxAsclin_Asc_isrError(&uart1_handle);
	movh.a	a14,#@his(uart3_tx_isr)
	lea	a14,[a14]@los(uart3_tx_isr)
	ji	a14
	.sdecl	'.text.isr.uart3_tx_isr',code,cluster('uart3_tx_isr')
	.sect	'.text.isr.uart3_tx_isr'
	.align	2
	
	.global	uart3_tx_isr
; Function uart3_tx_isr
.L77:
uart3_tx_isr:	.type	func
	svlcx
.L329:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L330:

; ..\USER\isr.c	   471  sc_isrReceive(&uart1_handle);
; ..\USER\isr.c	   472      mt9v03x_uart_callback();
; ..\USER\isr.c	   473  }
	movh.a	a4,#@his(uart3_handle)
	lea	a4,[a4]@los(uart3_handle)
	call	IfxAsclin_Asc_isrTransmit
.L723:

; ..\USER\isr.c	   474  IFX_INTERRUPT(uart1_er_isr, 0, UART1_ER_INT_PRIO)
	rslcx
	rfe
.L328:
	
__uart3_tx_isr_function_end:
	.size	uart3_tx_isr,__uart3_tx_isr_function_end-uart3_tx_isr
.L189:
	; End of function
	
	.sdecl	'.text.inttab0.intvec.014',code
	.sect	'.text.inttab0.intvec.014'

; ..\USER\isr.c	   475  {
	movh.a	a14,#@his(uart3_rx_isr)
	lea	a14,[a14]@los(uart3_rx_isr)
	ji	a14
	.sdecl	'.text.isr.uart3_rx_isr',code,cluster('uart3_rx_isr')
	.sect	'.text.isr.uart3_rx_isr'
	.align	2
	
	.global	uart3_rx_isr
; Function uart3_rx_isr
.L79:
uart3_rx_isr:	.type	func
	svlcx
.L332:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L333:

; ..\USER\isr.c	   476  _isr, 0, UART1_RX_INT_PRIO)
; ..\USER\isr.c	   477  {
; ..\USER\isr.c	   478  	enableInterrupts();//开启中断嵌套
	movh.a	a4,#@his(uart3_handle)
	lea	a4,[a4]@los(uart3_handle)
	call	IfxAsclin_Asc_isrReceive
.L728:

; ..\USER\isr.c	   479      IfxAsclin_Asc_isrReceive(&uart1_handle);
	rslcx
	rfe
.L331:
	
__uart3_rx_isr_function_end:
	.size	uart3_rx_isr,__uart3_rx_isr_function_end-uart3_rx_isr
.L194:
	; End of function
	
	.sdecl	'.text.inttab0.intvec.015',code
	.sect	'.text.inttab0.intvec.015'

; ..\USER\isr.c	   480      mt9v03x_uart_callback();
	movh.a	a14,#@his(uart3_er_isr)
	lea	a14,[a14]@los(uart3_er_isr)
	ji	a14
	.sdecl	'.text.isr.uart3_er_isr',code,cluster('uart3_er_isr')
	.sect	'.text.isr.uart3_er_isr'
	.align	2
	
	.global	uart3_er_isr
; Function uart3_er_isr
.L81:
uart3_er_isr:	.type	func
	svlcx
.L335:

; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L336:

; ..\USER\isr.c	   481  _Asc_isrTransmit(&uart1_handle);
; ..\USER\isr.c	   482  }
; ..\USER\isr.c	   483  IFX_INTERRUPT(uart1_rx_isr, 0, UART1_RX_INT_PRIO)
	movh.a	a4,#@his(uart3_handle)
	lea	a4,[a4]@los(uart3_handle)
	call	IfxAsclin_Asc_isrError
.L733:

; ..\USER\isr.c	   484  {
	rslcx
	rfe
.L334:
	
__uart3_er_isr_function_end:
	.size	uart3_er_isr,__uart3_er_isr_function_end-uart3_er_isr
.L199:
	; End of function
	
	.sdecl	'.text.isr.out_line',code,cluster('out_line')
	.sect	'.text.isr.out_line'
	.align	2
	
	.global	out_line

; ..\USER\isr.c	   485  	enableInterrupts();//开启中断嵌套
; ..\USER\isr.c	   486      IfxAsclin_Asc_isrReceive(&uart1_handle);
; Function out_line
.L83:
out_line:	.type	func

; ..\USER\isr.c	   487      mt9v03x_uart_callback();
; ..\USER\isr.c	   488  }
	movh.a	a15,#@his(road)
	lea	a15,[a15]@los(road)
	ld.w	d15,[a15]
.L355:
	mov	d0,#21000
.L356:
	jge	d15,d0,.L31
.L357:

; ..\USER\isr.c	   489  IFX_INTERRUPT(uart1_er_isr, 0, UART1_ER_INT_PRIO)
; ..\USER\isr.c	   490  {
	movh.a	a15,#@his(road)
	lea	a15,[a15]@los(road)
.L358:
	movh.a	a2,#@his(road)
	lea	a2,[a2]@los(road)
	ld.w	d0,[a2]
.L359:
	movh.a	a2,#@his(encoder2)
	lea	a2,[a2]@los(encoder2)
	ld.h	d1,[a2]
.L360:
	movh.a	a2,#@his(encoder1)
	lea	a2,[a2]@los(encoder1)
	ld.h	d15,[a2]
.L361:
	add	d1,d15
.L362:
	ge	d15,d1,#0
	caddn	d1,d15,#1
	sha	d1,#-1
.L363:
	add	d0,d1
.L364:
	st.w	[a15],d0
.L365:

; ..\USER\isr.c	   491  	enableInterrupts();//开启中断嵌套
; ..\USER\isr.c	   492      IfxAsclin_Asc_isrError(&uart1_handle);
; ..\USER\isr.c	   493  }
; ..\USER\isr.c	   494  
; ..\USER\isr.c	   495  
; ..\USER\isr.c	   496  //串口2默认连接到无线转串口模块
; ..\USER\isr.c	   497  IFX_INTERRUPT(uart2_tx_isr, 0, UART2_TX_INT_PRIO)
; ..\USER\isr.c	   498  {
; ..\USER\isr.c	   499  	enableInterrupts();//开启中断嵌套
; ..\USER\isr.c	   500      IfxAsclin_Asc_isrTransmit(&uart2_handle);
; ..\USER\isr.c	   501  }
; ..\USER\isr.c	   502  IFX_INTERRUPT(uart2_rx_isr, 0, UART2_RX_INT_PRIO)
; ..\USER\isr.c	   503  {
; ..\USER\isr.c	   504  	enableInterrupts();//开启中断嵌套
; ..\USER\isr.c	   505      IfxAsclin_Asc_isrReceive(&uart2_handle);
; ..\USER\isr.c	   506      wireless_uart_callback();
; ..\USER\isr.c	   507  }
; ..\USER\isr.c	   508  IFX_INTERRUPT(uart2_er_isr, 0, UART2_ER_INT_PRIO)
; ..\USER\isr.c	   509  {
	movh.a	a15,#@his(outpwm)
	lea	a15,[a15]@los(outpwm)
	ld.w	d15,[a15]
.L366:
	mov	d0,#1000
.L367:
	jge	d0,d15,.L32
.L368:
	movh.a	a15,#@his(outpwm)
	lea	a15,[a15]@los(outpwm)
.L369:
	mov	d15,#1000
.L370:
	st.w	[a15],d15
.L32:

; ..\USER\isr.c	   510  	enableInterrupts();//开启中断嵌套
	movh.a	a15,#@his(outpwm)
	lea	a15,[a15]@los(outpwm)
	ld.w	d15,[a15]
.L371:
	mov	d0,#-1000
.L372:
	jge	d15,d0,.L33
.L373:
	movh.a	a15,#@his(outpwm)
	lea	a15,[a15]@los(outpwm)
.L374:
	mov	d15,#-1000
.L375:
	st.w	[a15],d15
.L33:

; ..\USER\isr.c	   511      IfxAsclin_Asc_isrError(&uart2_handle);
; ..\USER\isr.c	   512  }
; ..\USER\isr.c	   513  
; ..\USER\isr.c	   514  
	movh.a	a15,#@his(speed1_power)
	lea	a15,[a15]@los(speed1_power)
.L376:
	mov	d15,#1200
.L377:
	st.w	[a15],d15
.L378:

; ..\USER\isr.c	   515  
	movh.a	a15,#@his(speed2_power)
	lea	a15,[a15]@los(speed2_power)
.L379:
	mov	d15,#-50
.L380:
	st.w	[a15],d15
.L381:

; ..\USER\isr.c	   516  IFX_INTERRUPT(uart3_tx_isr, 0, UART3_TX_INT_PRIO)
	movh.a	a15,#@his(road)
	lea	a15,[a15]@los(road)
	ld.w	d15,[a15]
.L382:
	mov	d0,#11000
.L383:
	jge	d15,d0,.L34
.L384:

; ..\USER\isr.c	   517  {
; ..\USER\isr.c	   518  	enableInterrupts();//开启中断嵌套
; ..\USER\isr.c	   519      IfxAsclin_Asc_isrTransmit(&uart3_handle);
	movh.a	a15,#@his(speed1_power)
	lea	a15,[a15]@los(speed1_power)
.L385:
	mov	d15,#2000
.L386:
	st.w	[a15],d15
.L387:

; ..\USER\isr.c	   520  }
	movh.a	a15,#@his(speed2_power)
	lea	a15,[a15]@los(speed2_power)
.L388:
	mov	d15,#2000
.L389:
	st.w	[a15],d15
.L34:
	j	.L35
.L31:

; ..\USER\isr.c	   521  IFX_INTERRUPT(uart3_rx_isr, 0, UART3_RX_INT_PRIO)
; ..\USER\isr.c	   522  {
; ..\USER\isr.c	   523  	enableInterrupts();//开启中断嵌套
; ..\USER\isr.c	   524      IfxAsclin_Asc_isrReceive(&uart3_handle);
; ..\USER\isr.c	   525  }
; ..\USER\isr.c	   526  IFX_INTERRUPT(uart3_er_isr, 0, UART3_ER_INT_PRIO)
; ..\USER\isr.c	   527  {
; ..\USER\isr.c	   528  	enableInterrupts();//开启中断嵌套
; ..\USER\isr.c	   529      IfxAsclin_Asc_isrError(&uart3_handle);
; ..\USER\isr.c	   530  }
	movh.a	a15,#@his(encoder1)
	lea	a15,[a15]@los(encoder1)
	ld.h	d4,[a15]
.L390:
	movh.a	a15,#@his(encoder2)
	lea	a15,[a15]@los(encoder2)
	ld.h	d5,[a15]
.L391:
	movh.a	a15,#@his(set_speed)
	lea	a15,[a15]@los(set_speed)
	ld.w	d6,[a15]
	call	speed_pid
.L392:

; ..\USER\isr.c	   531  
	movh.a	a15,#@his(speed1_power)
	lea	a15,[a15]@los(speed1_power)
.L393:
	movh.a	a2,#@his(adc_pwm)
	lea	a2,[a2]@los(adc_pwm)
	ld.w	d15,[a2]
.L394:
	rsub	d15,#0
.L395:
	movh.a	a2,#@his(out1)
	lea	a2,[a2]@los(out1)
	ld.w	d0,[a2]
.L396:
	add	d15,d0
.L397:
	st.w	[a15],d15
.L398:

; ..\USER\isr.c	   532  void out_line(void )
	movh.a	a15,#@his(speed2_power)
	lea	a15,[a15]@los(speed2_power)
.L399:
	movh.a	a2,#@his(adc_pwm)
	lea	a2,[a2]@los(adc_pwm)
	ld.w	d15,[a2]
.L400:
	movh.a	a2,#@his(out1)
	lea	a2,[a2]@los(out1)
	ld.w	d0,[a2]
.L401:
	add	d15,d0
.L402:
	st.w	[a15],d15
.L35:

; ..\USER\isr.c	   533  {
; ..\USER\isr.c	   534  	 if(road<21000)
; ..\USER\isr.c	   535  	 {
; ..\USER\isr.c	   536  	road=road+(encoder2+encoder1)/2;
; ..\USER\isr.c	   537  
; ..\USER\isr.c	   538  
; ..\USER\isr.c	   539  //    if(icm_gyro_x<-5 && icm_gyro_x >-20)
	ret
.L246:
	
__out_line_function_end:
	.size	out_line,__out_line_function_end-out_line
.L94:
	; End of function
	
	.sdecl	'.text.isr.Yuan',code,cluster('Yuan')
	.sect	'.text.isr.Yuan'
	.align	2
	
	.global	Yuan

; ..\USER\isr.c	   540  //    {
; Function Yuan
.L85:
Yuan:	.type	func

; ..\USER\isr.c	   541  //
; ..\USER\isr.c	   542  //
	movh.a	a15,#@his(ad_value2)
	lea	a15,[a15]@los(ad_value2)
	ld.w	d0,[a15]
.L407:
	mov	d15,#120
.L408:
	jlt	d0,d15,.L36
.L409:
	movh.a	a15,#@his(ad_value3)
	lea	a15,[a15]@los(ad_value3)
	ld.w	d0,[a15]
.L410:
	mov	d15,#120
.L411:
	jlt	d0,d15,.L37
.L412:
	movh.a	a15,#@his(ad_value4)
	lea	a15,[a15]@los(ad_value4)
	ld.w	d0,[a15]
.L413:
	mov	d15,#120
.L414:
	jlt	d0,d15,.L38
.L415:

; ..\USER\isr.c	   543  //
; ..\USER\isr.c	   544  //
	movh.a	a15,#@his(yuan_flag)
	lea	a15,[a15]@los(yuan_flag)
.L416:
	mov	d15,#1
.L417:
	st.w	[a15],d15
.L38:
.L37:
.L36:

; ..\USER\isr.c	   545  //    }
; ..\USER\isr.c	   546  //    else if(icm_gyro_x!=0){
; ..\USER\isr.c	   547  //  	  Road_Angle=Road_Angle+icm_gyro_x+14;
; ..\USER\isr.c	   548  //    }
	movh.a	a15,#@his(yuan_flag)
	lea	a15,[a15]@los(yuan_flag)
	ld.w	d15,[a15]
.L418:
	jeq	d15,#0,.L39
.L419:

; ..\USER\isr.c	   549  
; ..\USER\isr.c	   550  //    Road_Angle1=(int)(out_Kp*road);
	movh.a	a15,#@his(Road_Lenth)
	lea	a15,[a15]@los(Road_Lenth)
.L420:
	movh.a	a2,#@his(Road_Lenth)
	lea	a2,[a2]@los(Road_Lenth)
	ld.w	d0,[a2]
.L421:
	movh.a	a2,#@his(encoder1)
	lea	a2,[a2]@los(encoder1)
	ld.h	d1,[a2]
.L422:
	movh.a	a2,#@his(encoder2)
	lea	a2,[a2]@los(encoder2)
	ld.h	d15,[a2]
.L423:
	add	d1,d15
.L424:
	mov	d15,#12
.L425:
	div	e2,d1,d15
.L426:
	add	d0,d2
.L427:
	st.w	[a15],d0
.L428:

; ..\USER\isr.c	   551      //outpwm=(int)(out_run_kp*(Road_Angle1-Road_Angle));
	movh.a	a15,#@his(error1)
	lea	a15,[a15]@los(error1)
.L429:
	movh.a	a2,#@his(ad_value2)
	lea	a2,[a2]@los(ad_value2)
	ld.w	d15,[a2]
.L430:
	movh.a	a2,#@his(ad_value3)
	lea	a2,[a2]@los(ad_value3)
	ld.w	d0,[a2]
.L431:
	sub	d15,d0
.L432:
	st.w	[a15],d15
.L433:

; ..\USER\isr.c	   552  
	movh.a	a15,#@his(error1)
	lea	a15,[a15]@los(error1)
	ld.w	d15,[a15]
.L434:
	movh.a	a15,#@his(error_limit)
	lea	a15,[a15]@los(error_limit)
	ld.w	d0,[a15]
.L435:
	jge	d0,d15,.L40
.L436:
	movh.a	a15,#@his(error1)
	lea	a15,[a15]@los(error1)
.L437:
	movh.a	a2,#@his(error_limit)
	lea	a2,[a2]@los(error_limit)
	ld.w	d15,[a2]
.L438:
	st.w	[a15],d15
.L40:

; ..\USER\isr.c	   553  
	movh.a	a15,#@his(error1)
	lea	a15,[a15]@los(error1)
	ld.w	d15,[a15]
.L439:
	movh.a	a15,#@his(error_limit)
	lea	a15,[a15]@los(error_limit)
	ld.w	d0,[a15]
.L440:
	rsub	d0,#0
.L441:
	jge	d15,d0,.L41
.L442:
	movh.a	a15,#@his(error1)
	lea	a15,[a15]@los(error1)
.L443:
	movh.a	a2,#@his(error_limit)
	lea	a2,[a2]@los(error_limit)
	ld.w	d15,[a2]
.L444:
	rsub	d15,#0
.L445:
	st.w	[a15],d15
.L41:

; ..\USER\isr.c	   554  
	movh.a	a15,#@his(adc_pwm)
	lea	a15,[a15]@los(adc_pwm)
.L446:
	movh.a	a2,#@his(adc_p)
	lea	a2,[a2]@los(adc_p)
	ld.w	d15,[a2]
.L447:
	movh.a	a2,#@his(error1)
	lea	a2,[a2]@los(error1)
	ld.w	d0,[a2]
	itof	d0,d0
.L448:
	movh.a	a2,#@his(adc_d)
	lea	a2,[a2]@los(adc_d)
	ld.w	d2,[a2]
.L449:
	movh.a	a2,#@his(error1)
	lea	a2,[a2]@los(error1)
	ld.w	d1,[a2]
.L450:
	movh.a	a2,#@his(last_error1)
	lea	a2,[a2]@los(last_error1)
	ld.w	d3,[a2]
.L451:
	sub	d1,d3
	itof	d1,d1
.L452:
	mul.f	d1,d2,d1
.L453:
	madd.f	d15,d1,d15,d0
.L454:
	ftoiz	d15,d15
.L455:
	st.w	[a15],d15
.L456:

; ..\USER\isr.c	   555      if(outpwm>1000)outpwm=1000;
	movh.a	a15,#@his(last_error1)
	lea	a15,[a15]@los(last_error1)
.L457:
	movh.a	a2,#@his(error1)
	lea	a2,[a2]@los(error1)
	ld.w	d15,[a2]
.L458:
	st.w	[a15],d15
.L39:

; ..\USER\isr.c	   556      if(outpwm<-1000)outpwm=-1000;
; ..\USER\isr.c	   557  
; ..\USER\isr.c	   558  //        speed1_power = out1+outpwm;
; ..\USER\isr.c	   559  //        speed2_power = out1-outpwm;
; ..\USER\isr.c	   560      speed1_power = 1200;//4000 1150
; ..\USER\isr.c	   561      speed2_power = -50;//1000   -50
; ..\USER\isr.c	   562      if(road<11000)
; ..\USER\isr.c	   563      {
; ..\USER\isr.c	   564  
; ..\USER\isr.c	   565          speed1_power = 2000;//4000 1150
; ..\USER\isr.c	   566          speed2_power = 2000;//1000   -50
; ..\USER\isr.c	   567  
; ..\USER\isr.c	   568      }
; ..\USER\isr.c	   569  
; ..\USER\isr.c	   570  
; ..\USER\isr.c	   571  
; ..\USER\isr.c	   572  
; ..\USER\isr.c	   573  
; ..\USER\isr.c	   574      }
; ..\USER\isr.c	   575  	 else{
; ..\USER\isr.c	   576  		 speed_pid(encoder1,encoder2,set_speed);
; ..\USER\isr.c	   577  		        speed1_power = -adc_pwm+out1;
; ..\USER\isr.c	   578  		        speed2_power = +adc_pwm+out1;
; ..\USER\isr.c	   579  
; ..\USER\isr.c	   580  
; ..\USER\isr.c	   581  
; ..\USER\isr.c	   582  	 }
; ..\USER\isr.c	   583  
; ..\USER\isr.c	   584  
; ..\USER\isr.c	   585  }
; ..\USER\isr.c	   586  void Yuan(void)
; ..\USER\isr.c	   587  {
; ..\USER\isr.c	   588     if(ad_value2>=120 && ad_value3>=120 && ad_value4>=120)
; ..\USER\isr.c	   589     {
; ..\USER\isr.c	   590  	   yuan_flag=1;
; ..\USER\isr.c	   591  
; ..\USER\isr.c	   592  
; ..\USER\isr.c	   593     }
; ..\USER\isr.c	   594      if(yuan_flag)
; ..\USER\isr.c	   595      {
; ..\USER\isr.c	   596          Road_Lenth=Road_Lenth+(encoder1+encoder2)/12;
; ..\USER\isr.c	   597          error1=ad_value2-ad_value3;
; ..\USER\isr.c	   598      	if(error1>error_limit) error1=error_limit;
; ..\USER\isr.c	   599      	if(error1<-error_limit) error1=-error_limit;
; ..\USER\isr.c	   600      	adc_pwm=(int)(adc_p*(error1)+adc_d*(error1-last_error1));
; ..\USER\isr.c	   601      	last_error1=error1;
; ..\USER\isr.c	   602  
; ..\USER\isr.c	   603  
; ..\USER\isr.c	   604  //         if(Road_Lenth>5000 && Road_Lenth<8500)
; ..\USER\isr.c	   605  //         {
; ..\USER\isr.c	   606  //
; ..\USER\isr.c	   607  //
; ..\USER\isr.c	   608  //        	 yuan_Angle1=road_kp*(Road_Lenth-5000);
; ..\USER\isr.c	   609  //
; ..\USER\isr.c	   610  //         if(icm_gyro_x<-5 && icm_gyro_x >-20)
; ..\USER\isr.c	   611  //             {
; ..\USER\isr.c	   612  //
; ..\USER\isr.c	   613  //
; ..\USER\isr.c	   614  //
; ..\USER\isr.c	   615  //
; ..\USER\isr.c	   616  //             }
; ..\USER\isr.c	   617  //             else if(icm_gyro_x!=0){
; ..\USER\isr.c	   618  //           	  yuan_Angle=yuan_Angle+icm_gyro_x+14;
; ..\USER\isr.c	   619  //             }
; ..\USER\isr.c	   620  //         YuanPwm=(int)(Yuan_PWM_Kp*(yuan_Angle1-yuan_Angle)+Yuan_PWM_Kd*(icm_gyro_x));
; ..\USER\isr.c	   621  //
; ..\USER\isr.c	   622  //         if(YuanPwm>1000)YuanPwm=1000;
; ..\USER\isr.c	   623  //             if(YuanPwm<-1000)YuanPwm=-1000;
; ..\USER\isr.c	   624  //
; ..\USER\isr.c	   625  ////             speed1_power=-YuanPwm+out1;
; ..\USER\isr.c	   626  ////             speed2_power=+YuanPwm+out1;
; ..\USER\isr.c	   627  //
; ..\USER\isr.c	   628  //             speed1_power=-YuanPwm+out1;
; ..\USER\isr.c	   629  //             speed2_power=+YuanPwm+out1;
; ..\USER\isr.c	   630  //
; ..\USER\isr.c	   631  //         }
; ..\USER\isr.c	   632  //         if(Road_Lenth>12000 && Road_Lenth<32000)
; ..\USER\isr.c	   633  //         {
; ..\USER\isr.c	   634  //
; ..\USER\isr.c	   635  //        	 yuan_Angle=0;
; ..\USER\isr.c	   636  //
; ..\USER\isr.c	   637  //         }
	ret
.L247:
	
__Yuan_function_end:
	.size	Yuan,__Yuan_function_end-Yuan
.L99:
	; End of function
	
	.sdecl	'.bss.isr.num',data,cluster('num')
	.sect	'.bss.isr.num'
	.global	num
	.align	2
num:	.type	object
	.size	num,2
	.space	2
	.sdecl	'.bss.isr.Road_Angle',data,cluster('Road_Angle')
	.sect	'.bss.isr.Road_Angle'
	.global	Road_Angle
	.align	2
Road_Angle:	.type	object
	.size	Road_Angle,2
	.space	2
	.sdecl	'.bss.isr.Road_Angle1',data,cluster('Road_Angle1')
	.sect	'.bss.isr.Road_Angle1'
	.global	Road_Angle1
	.align	2
Road_Angle1:	.type	object
	.size	Road_Angle1,2
	.space	2
	.sdecl	'.bss.isr.last_error1',data,cluster('last_error1')
	.sect	'.bss.isr.last_error1'
	.global	last_error1
	.align	2
last_error1:	.type	object
	.size	last_error1,4
	.space	4
	.sdecl	'.bss.isr.Yuan_Flag',data,cluster('Yuan_Flag')
	.sect	'.bss.isr.Yuan_Flag'
	.global	Yuan_Flag
Yuan_Flag:	.type	object
	.size	Yuan_Flag,1
	.space	1
	.sdecl	'.bss.isr.Lose_Left',data,cluster('Lose_Left')
	.sect	'.bss.isr.Lose_Left'
	.global	Lose_Left
Lose_Left:	.type	object
	.size	Lose_Left,1
	.space	1
	.sdecl	'.bss.isr.yuan_Angle',data,cluster('yuan_Angle')
	.sect	'.bss.isr.yuan_Angle'
	.global	yuan_Angle
	.align	2
yuan_Angle:	.type	object
	.size	yuan_Angle,4
	.space	4
	.sdecl	'.bss.isr.yuan_Angle1',data,cluster('yuan_Angle1')
	.sect	'.bss.isr.yuan_Angle1'
	.global	yuan_Angle1
	.align	2
yuan_Angle1:	.type	object
	.size	yuan_Angle1,4
	.space	4
	.sdecl	'.data.isr.road_kp',data,cluster('road_kp')
	.sect	'.data.isr.road_kp'
	.global	road_kp
	.align	2
road_kp:	.type	object
	.size	road_kp,4
	.word	6
	.sdecl	'.bss.isr.YuanPwm',data,cluster('YuanPwm')
	.sect	'.bss.isr.YuanPwm'
	.global	YuanPwm
	.align	2
YuanPwm:	.type	object
	.size	YuanPwm,4
	.space	4
	.sdecl	'.data.isr.Yuan_PWM_Kp',data,cluster('Yuan_PWM_Kp')
	.sect	'.data.isr.Yuan_PWM_Kp'
	.global	Yuan_PWM_Kp
	.align	2
Yuan_PWM_Kp:	.type	object
	.size	Yuan_PWM_Kp,4
	.word	30
	.sdecl	'.data.isr.Yuan_PWM_Kd',data,cluster('Yuan_PWM_Kd')
	.sect	'.data.isr.Yuan_PWM_Kd'
	.global	Yuan_PWM_Kd
	.align	2
Yuan_PWM_Kd:	.type	object
	.size	Yuan_PWM_Kd,4
	.space	4
	.sdecl	'.bss.isr.yuan_flag',data,cluster('yuan_flag')
	.sect	'.bss.isr.yuan_flag'
	.global	yuan_flag
	.align	2
yuan_flag:	.type	object
	.size	yuan_flag,4
	.space	4
	.sdecl	'.bss.isr.distance',data,cluster('distance')
	.sect	'.bss.isr.distance'
	.global	distance
	.align	2
distance:	.type	object
	.size	distance,4
	.space	4
	.sdecl	'.bss.isr.Flag',data,cluster('Flag')
	.sect	'.bss.isr.Flag'
	.global	Flag
	.align	2
Flag:	.type	object
	.size	Flag,4
	.space	4
	.sdecl	'.bss.isr.flag1',data,cluster('flag1')
	.sect	'.bss.isr.flag1'
	.global	flag1
	.align	2
flag1:	.type	object
	.size	flag1,4
	.space	4
	.sdecl	'.bss.isr.Road_Lenth',data,cluster('Road_Lenth')
	.sect	'.bss.isr.Road_Lenth'
	.global	Road_Lenth
	.align	2
Road_Lenth:	.type	object
	.size	Road_Lenth,4
	.space	4
	.sdecl	'.data.isr.out_Kp',data,cluster('out_Kp')
	.sect	'.data.isr.out_Kp'
	.global	out_Kp
	.align	2
out_Kp:	.type	object
	.size	out_Kp,4
	.word	1067030938
	.sdecl	'.data.isr.out_run_kp',data,cluster('out_run_kp')
	.sect	'.data.isr.out_run_kp'
	.global	out_run_kp
	.align	2
out_run_kp:	.type	object
	.size	out_run_kp,4
	.word	1090519040
	.sdecl	'.data.isr.outpwm',data,cluster('outpwm')
	.sect	'.data.isr.outpwm'
	.global	outpwm
	.align	2
outpwm:	.type	object
	.size	outpwm,4
	.word	2000
	.sdecl	'.bss.isr.data',data,cluster('data')
	.sect	'.bss.isr.data'
	.global	data
data:	.type	object
	.size	data,1
	.space	1
	.sdecl	'.bss.isr.Flag_10ms',data,cluster('Flag_10ms')
	.sect	'.bss.isr.Flag_10ms'
	.global	Flag_10ms
	.align	2
Flag_10ms:	.type	object
	.size	Flag_10ms,4
	.space	4
	.sdecl	'.bss.isr.stop_road',data,cluster('stop_road')
	.sect	'.bss.isr.stop_road'
	.global	stop_road
	.align	2
stop_road:	.type	object
	.size	stop_road,4
	.space	4
	.sdecl	'.rodata.isr..1.str',data,rom
	.sect	'.rodata.isr..1.str'
.1.str:	.type	object
	.size	.1.str,9
	.byte	101,110,99,111
	.byte	100,101,114,49
	.space	1
	.calls	'cc60_pit_ch0_isr','gpt12_get'
	.calls	'cc60_pit_ch0_isr','gpt12_clear'
	.calls	'cc60_pit_ch0_isr','speed_pid'
	.calls	'cc60_pit_ch0_isr','lcd_showstr'
	.calls	'cc60_pit_ch0_isr','lcd_showint16'
	.calls	'cc60_pit_ch0_isr','pwm_duty'
	.calls	'cc60_pit_ch0_isr','IfxCcu6_getAddress'
	.calls	'cc60_pit_ch1_isr','IfxCcu6_getAddress'
	.calls	'cc61_pit_ch0_isr','IfxCcu6_getAddress'
	.calls	'cc61_pit_ch1_isr','IfxCcu6_getAddress'
	.calls	'eru_ch0_ch4_isr','IfxScuEru_getEventFlagStatus'
	.calls	'eru_ch0_ch4_isr','IfxScuEru_clearEventFlag'
	.calls	'eru_ch1_ch5_isr','IfxScuEru_getEventFlagStatus'
	.calls	'eru_ch1_ch5_isr','IfxScuEru_clearEventFlag'
	.calls	'eru_ch3_ch7_isr','IfxScuEru_getEventFlagStatus'
	.calls	'eru_ch3_ch7_isr','IfxScuEru_clearEventFlag'
	.calls	'eru_ch3_ch7_isr','mt9v03x_vsync'
	.calls	'eru_ch3_ch7_isr','ov7725_vsync'
	.calls	'dma_ch5_isr','mt9v03x_dma'
	.calls	'dma_ch5_isr','ov7725_dma'
	.calls	'uart0_tx_isr','IfxAsclin_Asc_isrTransmit'
	.calls	'uart0_rx_isr','IfxAsclin_Asc_isrReceive'
	.calls	'uart0_er_isr','IfxAsclin_Asc_isrError'
	.calls	'uart1_tx_isr','IfxAsclin_Asc_isrTransmit'
	.calls	'uart1_rx_isr','IfxAsclin_Asc_isrReceive'
	.calls	'uart1_rx_isr','mt9v03x_uart_callback'
	.calls	'uart1_er_isr','IfxAsclin_Asc_isrError'
	.calls	'uart2_tx_isr','IfxAsclin_Asc_isrTransmit'
	.calls	'uart2_rx_isr','IfxAsclin_Asc_isrReceive'
	.calls	'uart2_rx_isr','wireless_uart_callback'
	.calls	'uart2_er_isr','IfxAsclin_Asc_isrError'
	.calls	'uart3_tx_isr','IfxAsclin_Asc_isrTransmit'
	.calls	'uart3_rx_isr','IfxAsclin_Asc_isrReceive'
	.calls	'uart3_er_isr','IfxAsclin_Asc_isrError'
	.calls	'out_line','speed_pid'
	.calls	'cc60_pit_ch0_isr','',0
	.calls	'cc60_pit_ch1_isr','',0
	.calls	'cc61_pit_ch0_isr','',0
	.calls	'cc61_pit_ch1_isr','',0
	.calls	'eru_ch0_ch4_isr','',0
	.calls	'eru_ch1_ch5_isr','',0
	.calls	'eru_ch3_ch7_isr','',0
	.calls	'dma_ch5_isr','',0
	.calls	'uart0_tx_isr','',0
	.calls	'uart0_rx_isr','',0
	.calls	'uart0_er_isr','',0
	.calls	'uart1_tx_isr','',0
	.calls	'uart1_rx_isr','',0
	.calls	'uart1_er_isr','',0
	.calls	'uart2_tx_isr','',0
	.calls	'uart2_rx_isr','',0
	.calls	'uart2_er_isr','',0
	.calls	'uart3_tx_isr','',0
	.calls	'uart3_rx_isr','',0
	.calls	'uart3_er_isr','',0
	.calls	'out_line','',0
	.extern	camera_type
	.extern	IfxCcu6_getAddress
	.extern	IfxScuEru_clearEventFlag
	.extern	IfxScuEru_getEventFlagStatus
	.extern	pwm_duty
	.extern	IfxAsclin_Asc_isrError
	.extern	IfxAsclin_Asc_isrReceive
	.extern	IfxAsclin_Asc_isrTransmit
	.extern	uart0_handle
	.extern	uart1_handle
	.extern	uart2_handle
	.extern	uart3_handle
	.extern	gpt12_get
	.extern	gpt12_clear
	.extern	lcd_showstr
	.extern	lcd_showint16
	.extern	mt9v03x_uart_callback
	.extern	mt9v03x_vsync
	.extern	mt9v03x_dma
	.extern	wireless_uart_callback
	.extern	ov7725_vsync
	.extern	ov7725_dma
	.extern	speed_pid
	.extern	out1
	.extern	ad_value2
	.extern	ad_value3
	.extern	ad_value4
	.extern	encoder1
	.extern	encoder2
	.extern	speed_flag
	.extern	speed1_power
	.extern	speed2_power
	.extern	adc_pwm
	.extern	set_speed
	.extern	limit_out
	.extern	error1
	.extern	left_pwm
	.extern	right_pwm
	.extern	stop_flag
	.extern	error_limit
	.extern	adc_p
	.extern	adc_d
	.extern	lose_stop_flag
	.extern	road
	.calls	'Yuan','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L87:
	.word	286740
	.half	3
	.word	.L88
	.byte	4
.L86:
	.byte	1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L89
	.byte	2,1,1,3
	.word	117
	.byte	4
	.byte	'Ifx__jump_and_link',0,3,1,61,17,1,1,5
	.byte	'fun',0,1,61,43
	.word	120
	.byte	6,0,7
	.byte	'__fract',0,4,128,1
.L340:
	.byte	7
	.byte	'float',0,4,4,8
	.byte	'Ifx__float_to_fract',0,3,1,152,2,18
	.word	165
	.byte	1,1,5
	.byte	'a',0,1,152,2,44
	.word	177
	.byte	6,0,4
	.byte	'Ifx__stopPerfCounters',0,3,1,172,2,17,1,1,6,0,9
	.byte	'void',0,10
	.word	263
	.byte	3
	.word	269
	.byte	7
	.byte	'unsigned int',0,4,7,4
	.byte	'__ldmst_c',0,3,2,111,17,1,1,5
	.byte	'address',0,2,111,42
	.word	274
	.byte	5
	.byte	'mask',0,2,111,60
	.word	279
	.byte	5
	.byte	'value',0,2,111,75
	.word	279
	.byte	6,0,7
	.byte	'unsigned long long int',0,8,7,3
	.word	263
	.byte	8
	.byte	'__ld64',0,3,2,135,1,19
	.word	357
	.byte	1,1,5
	.byte	'addr',0,2,135,1,32
	.word	383
	.byte	6,0,4
	.byte	'__st64',0,3,2,143,1,17,1,1,5
	.byte	'addr',0,2,143,1,30
	.word	383
	.byte	5
	.byte	'value',0,2,143,1,43
	.word	357
	.byte	6,0
.L338:
	.byte	7
	.byte	'int',0,4,5,7
	.byte	'unsigned int',0,4,7,11
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,4,241,8,16,4,12
	.byte	'ENDINIT',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'LCK',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'PW',0,4
	.word	476
	.byte	14,16,2,35,0,12
	.byte	'REL',0,4
	.word	476
	.byte	16,0,2,35,0,0,13,4,247,14,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	492
	.byte	4,2,35,0,0
.L342:
	.byte	7
	.byte	'unsigned char',0,1,8,7
	.byte	'unsigned short int',0,2,7,11
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,4,250,8,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	2,6,2,35,0,12
	.byte	'IR0',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'DR',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'IR1',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'UR',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'PAR',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'TCR',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'TCTR',0,1
	.word	628
	.byte	7,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,4,255,14,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	667
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,4,137,9,16,4,12
	.byte	'AE',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'OE',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'IS0',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'DS',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'TO',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'IS1',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'US',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'PAS',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'TCS',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'TCT',0,1
	.word	628
	.byte	7,0,2,35,1,12
	.byte	'TIM',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,4,135,15,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	911
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_SCU_WDTCPU',0,4,175,15,25,12,14
	.byte	'CON0',0
	.word	588
	.byte	4,2,35,0,14
	.byte	'CON1',0
	.word	871
	.byte	4,2,35,4,14
	.byte	'SR',0
	.word	1102
	.byte	4,2,35,8,0,10
	.word	1142
	.byte	3
	.word	1205
	.byte	4
	.byte	'IfxScuWdt_clearCpuEndinitInline',0,3,3,181,3,17,1,1,5
	.byte	'watchdog',0,3,181,3,65
	.word	1210
	.byte	5
	.byte	'password',0,3,181,3,82
	.word	645
	.byte	6,0,4
	.byte	'IfxScuWdt_clearSafetyEndinitInline',0,3,3,204,3,17,1,1,5
	.byte	'password',0,3,204,3,59
	.word	645
	.byte	6,0,4
	.byte	'IfxScuWdt_setCpuEndinitInline',0,3,3,140,4,17,1,1,5
	.byte	'watchdog',0,3,140,4,63
	.word	1210
	.byte	5
	.byte	'password',0,3,140,4,80
	.word	645
	.byte	6,0,4
	.byte	'IfxScuWdt_setSafetyEndinitInline',0,3,3,163,4,17,1,1,5
	.byte	'password',0,3,163,4,57
	.word	645
	.byte	6,0,8
	.byte	'IfxScuWdt_getCpuWatchdogPasswordInline',0,3,3,227,3,19
	.word	645
	.byte	1,1,5
	.byte	'watchdog',0,3,227,3,74
	.word	1210
	.byte	6,0,8
	.byte	'IfxScuWdt_getSafetyWatchdogPasswordInline',0,3,3,253,3,19
	.word	645
	.byte	1,1,6,0,11
	.byte	'_Ifx_P_OUT_Bits',0,6,143,3,16,4,12
	.byte	'P0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'P1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'P2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'P3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'P4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'P5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'P6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'P7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'P8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'P9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'P10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'P11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'P12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'P13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'P14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'P15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,6,181,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	1620
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMR_Bits',0,6,169,2,16,4,12
	.byte	'PS0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'PS1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'PS2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'PS3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'PS4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'PS5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'PS6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'PS7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'PS8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'PS9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'PS10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'PS11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'PS12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'PS13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'PS14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'PS15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'PCL0',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'PCL1',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'PCL2',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'PCL3',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'PCL4',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'PCL5',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'PCL6',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'PCL7',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'PCL8',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'PCL9',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'PCL10',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'PCL11',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'PCL12',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'PCL13',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'PCL14',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'PCL15',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,6,133,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	1936
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_ID_Bits',0,6,110,16,4,12
	.byte	'MODREV',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'MODTYPE',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'MODNUMBER',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,6,148,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2507
	.byte	4,2,35,0,0,15,4
	.word	628
	.byte	16,3,0,11
	.byte	'_Ifx_P_IOCR0_Bits',0,6,140,1,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	3,5,2,35,0,12
	.byte	'PC0',0,1
	.word	628
	.byte	5,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	628
	.byte	3,5,2,35,1,12
	.byte	'PC1',0,1
	.word	628
	.byte	5,0,2,35,1,12
	.byte	'reserved_16',0,1
	.word	628
	.byte	3,5,2,35,2,12
	.byte	'PC2',0,1
	.word	628
	.byte	5,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	3,5,2,35,3,12
	.byte	'PC3',0,1
	.word	628
	.byte	5,0,2,35,3,0,13,6,164,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2635
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_IOCR4_Bits',0,6,166,1,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	3,5,2,35,0,12
	.byte	'PC4',0,1
	.word	628
	.byte	5,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	628
	.byte	3,5,2,35,1,12
	.byte	'PC5',0,1
	.word	628
	.byte	5,0,2,35,1,12
	.byte	'reserved_16',0,1
	.word	628
	.byte	3,5,2,35,2,12
	.byte	'PC6',0,1
	.word	628
	.byte	5,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	3,5,2,35,3,12
	.byte	'PC7',0,1
	.word	628
	.byte	5,0,2,35,3,0,13,6,180,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2850
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_IOCR8_Bits',0,6,179,1,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	3,5,2,35,0,12
	.byte	'PC8',0,1
	.word	628
	.byte	5,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	628
	.byte	3,5,2,35,1,12
	.byte	'PC9',0,1
	.word	628
	.byte	5,0,2,35,1,12
	.byte	'reserved_16',0,1
	.word	628
	.byte	3,5,2,35,2,12
	.byte	'PC10',0,1
	.word	628
	.byte	5,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	3,5,2,35,3,12
	.byte	'PC11',0,1
	.word	628
	.byte	5,0,2,35,3,0,13,6,188,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3065
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_IOCR12_Bits',0,6,153,1,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	3,5,2,35,0,12
	.byte	'PC12',0,1
	.word	628
	.byte	5,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	628
	.byte	3,5,2,35,1,12
	.byte	'PC13',0,1
	.word	628
	.byte	5,0,2,35,1,12
	.byte	'reserved_16',0,1
	.word	628
	.byte	3,5,2,35,2,12
	.byte	'PC14',0,1
	.word	628
	.byte	5,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	3,5,2,35,3,12
	.byte	'PC15',0,1
	.word	628
	.byte	5,0,2,35,3,0,13,6,172,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3282
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_IN_Bits',0,6,118,16,4,12
	.byte	'P0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'P1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'P2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'P3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'P4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'P5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'P6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'P7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'P8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'P9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'P10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'P11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'P12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'P13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'P14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'P15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,6,156,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3502
	.byte	4,2,35,0,0,15,24
	.word	628
	.byte	16,23,0,11
	.byte	'_Ifx_P_PDR0_Bits',0,6,205,3,16,4,12
	.byte	'PD0',0,1
	.word	628
	.byte	3,5,2,35,0,12
	.byte	'PL0',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'PD1',0,1
	.word	628
	.byte	3,1,2,35,0,12
	.byte	'PL1',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'PD2',0,1
	.word	628
	.byte	3,5,2,35,1,12
	.byte	'PL2',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'PD3',0,1
	.word	628
	.byte	3,1,2,35,1,12
	.byte	'PL3',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'PD4',0,1
	.word	628
	.byte	3,5,2,35,2,12
	.byte	'PL4',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'PD5',0,1
	.word	628
	.byte	3,1,2,35,2,12
	.byte	'PL5',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'PD6',0,1
	.word	628
	.byte	3,5,2,35,3,12
	.byte	'PL6',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'PD7',0,1
	.word	628
	.byte	3,1,2,35,3,12
	.byte	'PL7',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,6,205,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3825
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_PDR1_Bits',0,6,226,3,16,4,12
	.byte	'PD8',0,1
	.word	628
	.byte	3,5,2,35,0,12
	.byte	'PL8',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'PD9',0,1
	.word	628
	.byte	3,1,2,35,0,12
	.byte	'PL9',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'PD10',0,1
	.word	628
	.byte	3,5,2,35,1,12
	.byte	'PL10',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'PD11',0,1
	.word	628
	.byte	3,1,2,35,1,12
	.byte	'PL11',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'PD12',0,1
	.word	628
	.byte	3,5,2,35,2,12
	.byte	'PL12',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'PD13',0,1
	.word	628
	.byte	3,1,2,35,2,12
	.byte	'PL13',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'PD14',0,1
	.word	628
	.byte	3,5,2,35,3,12
	.byte	'PL14',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'PD15',0,1
	.word	628
	.byte	3,1,2,35,3,12
	.byte	'PL15',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,6,213,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4129
	.byte	4,2,35,0,0,15,8
	.word	628
	.byte	16,7,0,11
	.byte	'_Ifx_P_ESR_Bits',0,6,88,16,4,12
	.byte	'EN0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,6,140,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4454
	.byte	4,2,35,0,0,15,12
	.word	628
	.byte	16,11,0,11
	.byte	'_Ifx_P_PDISC_Bits',0,6,183,3,16,4,12
	.byte	'PDIS0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'PDIS1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'PDIS2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'PDIS3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'PDIS4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'PDIS5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'PDIS6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'PDIS7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'PDIS8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'PDIS9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'PDIS10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'PDIS11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'PDIS12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'PDIS13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'PDIS14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'PDIS15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,6,197,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4794
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_PCSR_Bits',0,6,165,3,16,4,12
	.byte	'SEL0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'SEL1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'SEL2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'SEL3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'SEL4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'SEL5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'SEL6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'SEL7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	628
	.byte	2,6,2,35,1,12
	.byte	'SEL10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'SEL11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'reserved_12',0,4
	.word	279
	.byte	19,1,2,35,0,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,6,189,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5160
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMSR0_Bits',0,6,206,2,16,4,12
	.byte	'PS0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'PS1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'PS2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'PS3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	279
	.byte	28,0,2,35,0,0,13,6,149,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5446
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMSR4_Bits',0,6,227,2,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'PS4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'PS5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'PS6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'PS7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	279
	.byte	24,0,2,35,0,0,13,6,165,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5593
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMSR8_Bits',0,6,238,2,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'PS8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'PS9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'PS10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'PS11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'reserved_12',0,4
	.word	279
	.byte	20,0,2,35,0,0,13,6,173,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5762
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMSR12_Bits',0,6,216,2,16,4,12
	.byte	'reserved_0',0,2
	.word	645
	.byte	12,4,2,35,0,12
	.byte	'PS12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'PS13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'PS14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'PS15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,6,157,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5934
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMCR0_Bits',0,6,232,1,16,4,12
	.byte	'reserved_0',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'PCL0',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'PCL1',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'PCL2',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'PCL3',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'reserved_20',0,2
	.word	645
	.byte	12,0,2,35,2,0,13,6,229,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6109
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMCR4_Bits',0,6,253,1,16,4,12
	.byte	'reserved_0',0,4
	.word	279
	.byte	20,12,2,35,0,12
	.byte	'PCL4',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'PCL5',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'PCL6',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'PCL7',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	8,0,2,35,3,0,13,6,245,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6283
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMCR8_Bits',0,6,136,2,16,4,12
	.byte	'reserved_0',0,4
	.word	279
	.byte	24,8,2,35,0,12
	.byte	'PCL8',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'PCL9',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'PCL10',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'PCL11',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	628
	.byte	4,0,2,35,3,0,13,6,253,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6457
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMCR12_Bits',0,6,243,1,16,4,12
	.byte	'reserved_0',0,4
	.word	279
	.byte	28,4,2,35,0,12
	.byte	'PCL12',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'PCL13',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'PCL14',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'PCL15',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,6,237,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6633
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMSR_Bits',0,6,249,2,16,4,12
	.byte	'PS0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'PS1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'PS2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'PS3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'PS4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'PS5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'PS6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'PS7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'PS8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'PS9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'PS10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'PS11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'PS12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'PS13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'PS14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'PS15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,6,141,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6789
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMCR_Bits',0,6,147,2,16,4,12
	.byte	'reserved_0',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'PCL0',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'PCL1',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'PCL2',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'PCL3',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'PCL4',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'PCL5',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'PCL6',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'PCL7',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'PCL8',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'PCL9',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'PCL10',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'PCL11',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'PCL12',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'PCL13',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'PCL14',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'PCL15',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,6,221,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	7122
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_LPCR0_Bits',0,6,192,1,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'PS1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	279
	.byte	30,0,2,35,0,0,13,6,196,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	7470
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_LPCR1_Bits',0,6,200,1,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'PS1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	279
	.byte	30,0,2,35,0,0,11
	.byte	'_Ifx_P_LPCR1_P21_Bits',0,6,208,1,16,4,12
	.byte	'RDIS_CTRL',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'RX_DIS',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'TERM',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'LRXTERM',0,1
	.word	628
	.byte	5,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	279
	.byte	24,0,2,35,0,0,13,6,204,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	7594
	.byte	4,2,35,0,14
	.byte	'B_P21',0
	.word	7678
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_LPCR2_Bits',0,6,218,1,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'LVDSR',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'LVDSRL',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'reserved_10',0,1
	.word	628
	.byte	2,4,2,35,1,12
	.byte	'TDIS_CTRL',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'TX_DIS',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'TX_PD',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'TX_PWDPD',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,6,213,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	7858
	.byte	4,2,35,0,0,15,76
	.word	628
	.byte	16,75,0,11
	.byte	'_Ifx_P_ACCEN1_Bits',0,6,82,16,4,12
	.byte	'reserved_0',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,6,132,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8111
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_ACCEN0_Bits',0,6,45,16,4,12
	.byte	'EN0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'EN16',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'EN17',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'EN18',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'EN19',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'EN20',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'EN21',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'EN22',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'EN23',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'EN24',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'EN25',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'EN26',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'EN27',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'EN28',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'EN29',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'EN30',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'EN31',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,6,252,3,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8198
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P',0,6,229,5,25,128,2,14
	.byte	'OUT',0
	.word	1896
	.byte	4,2,35,0,14
	.byte	'OMR',0
	.word	2467
	.byte	4,2,35,4,14
	.byte	'ID',0
	.word	2586
	.byte	4,2,35,8,14
	.byte	'reserved_C',0
	.word	2626
	.byte	4,2,35,12,14
	.byte	'IOCR0',0
	.word	2810
	.byte	4,2,35,16,14
	.byte	'IOCR4',0
	.word	3025
	.byte	4,2,35,20,14
	.byte	'IOCR8',0
	.word	3242
	.byte	4,2,35,24,14
	.byte	'IOCR12',0
	.word	3462
	.byte	4,2,35,28,14
	.byte	'reserved_20',0
	.word	2626
	.byte	4,2,35,32,14
	.byte	'IN',0
	.word	3776
	.byte	4,2,35,36,14
	.byte	'reserved_28',0
	.word	3816
	.byte	24,2,35,40,14
	.byte	'PDR0',0
	.word	4089
	.byte	4,2,35,64,14
	.byte	'PDR1',0
	.word	4405
	.byte	4,2,35,68,14
	.byte	'reserved_48',0
	.word	4445
	.byte	8,2,35,72,14
	.byte	'ESR',0
	.word	4745
	.byte	4,2,35,80,14
	.byte	'reserved_54',0
	.word	4785
	.byte	12,2,35,84,14
	.byte	'PDISC',0
	.word	5120
	.byte	4,2,35,96,14
	.byte	'PCSR',0
	.word	5406
	.byte	4,2,35,100,14
	.byte	'reserved_68',0
	.word	4445
	.byte	8,2,35,104,14
	.byte	'OMSR0',0
	.word	5553
	.byte	4,2,35,112,14
	.byte	'OMSR4',0
	.word	5722
	.byte	4,2,35,116,14
	.byte	'OMSR8',0
	.word	5894
	.byte	4,2,35,120,14
	.byte	'OMSR12',0
	.word	6069
	.byte	4,2,35,124,14
	.byte	'OMCR0',0
	.word	6243
	.byte	4,3,35,128,1,14
	.byte	'OMCR4',0
	.word	6417
	.byte	4,3,35,132,1,14
	.byte	'OMCR8',0
	.word	6593
	.byte	4,3,35,136,1,14
	.byte	'OMCR12',0
	.word	6749
	.byte	4,3,35,140,1,14
	.byte	'OMSR',0
	.word	7082
	.byte	4,3,35,144,1,14
	.byte	'OMCR',0
	.word	7430
	.byte	4,3,35,148,1,14
	.byte	'reserved_98',0
	.word	4445
	.byte	8,3,35,152,1,14
	.byte	'LPCR0',0
	.word	7554
	.byte	4,3,35,160,1,14
	.byte	'LPCR1',0
	.word	7803
	.byte	4,3,35,164,1,14
	.byte	'LPCR2',0
	.word	8062
	.byte	4,3,35,168,1,14
	.byte	'reserved_A4',0
	.word	8102
	.byte	76,3,35,172,1,14
	.byte	'ACCEN1',0
	.word	8158
	.byte	4,3,35,248,1,14
	.byte	'ACCEN0',0
	.word	8725
	.byte	4,3,35,252,1,0,10
	.word	8765
	.byte	3
	.word	9368
	.byte	17,5,83,9,1,18
	.byte	'IfxPort_InputMode_undefined',0,127,18
	.byte	'IfxPort_InputMode_noPullDevice',0,0,18
	.byte	'IfxPort_InputMode_pullDown',0,8,18
	.byte	'IfxPort_InputMode_pullUp',0,16,0,4
	.byte	'IfxPort_setPinModeInput',0,3,5,196,4,17,1,1,5
	.byte	'port',0,5,196,4,48
	.word	9373
	.byte	5
	.byte	'pinIndex',0,5,196,4,60
	.word	628
	.byte	5
	.byte	'mode',0,5,196,4,88
	.word	9378
	.byte	6,0,17,5,134,1,9,1,18
	.byte	'IfxPort_OutputMode_pushPull',0,128,1,18
	.byte	'IfxPort_OutputMode_openDrain',0,192,1,0,17,5,120,9,1,18
	.byte	'IfxPort_OutputIdx_general',0,128,1,18
	.byte	'IfxPort_OutputIdx_alt1',0,136,1,18
	.byte	'IfxPort_OutputIdx_alt2',0,144,1,18
	.byte	'IfxPort_OutputIdx_alt3',0,152,1,18
	.byte	'IfxPort_OutputIdx_alt4',0,160,1,18
	.byte	'IfxPort_OutputIdx_alt5',0,168,1,18
	.byte	'IfxPort_OutputIdx_alt6',0,176,1,18
	.byte	'IfxPort_OutputIdx_alt7',0,184,1,0,4
	.byte	'IfxPort_setPinModeOutput',0,3,5,202,4,17,1,1,5
	.byte	'port',0,5,202,4,49
	.word	9373
	.byte	5
	.byte	'pinIndex',0,5,202,4,61
	.word	628
	.byte	5
	.byte	'mode',0,5,202,4,90
	.word	9583
	.byte	5
	.byte	'index',0,5,202,4,114
	.word	9653
	.byte	6,0,17,5,172,1,9,4,18
	.byte	'IfxPort_State_notChanged',0,0,18
	.byte	'IfxPort_State_high',0,1,18
	.byte	'IfxPort_State_low',0,128,128,4,18
	.byte	'IfxPort_State_toggled',0,129,128,4,0,4
	.byte	'IfxPort_setPinState',0,3,5,208,4,17,1,1,5
	.byte	'port',0,5,208,4,44
	.word	9373
	.byte	5
	.byte	'pinIndex',0,5,208,4,56
	.word	628
	.byte	5
	.byte	'action',0,5,208,4,80
	.word	9966
	.byte	6,0,8
	.byte	'IfxScuCcu_getStmFrequency',0,3,7,226,8,20
	.word	177
	.byte	1,1,6,0,17,9,156,1,9,1,18
	.byte	'IfxCpu_ResourceCpu_0',0,0,18
	.byte	'IfxCpu_ResourceCpu_1',0,1,18
	.byte	'IfxCpu_ResourceCpu_none',0,2,0,8
	.byte	'IfxCpu_getCoreIndex',0,3,8,141,6,31
	.word	10187
	.byte	1,1,6,0,8
	.byte	'IfxCpu_areInterruptsEnabled',0,3,8,139,5,20
	.word	628
	.byte	1,1,6,0,8
	.byte	'IfxCpu_disableInterrupts',0,3,8,147,5,20
	.word	628
	.byte	1,1,19,6,0,0
.L253:
	.byte	4
	.byte	'IfxCpu_enableInterrupts',0,3,8,157,5,17,1,1
.L254:
	.byte	6,0,4
	.byte	'IfxCpu_forceDisableInterrupts',0,3,8,225,5,17,1,1,6,0,4
	.byte	'IfxCpu_restoreInterrupts',0,3,8,168,7,17,1,1,5
	.byte	'enabled',0,8,168,7,50
	.word	628
	.byte	6,0
.L263:
	.byte	7
	.byte	'unsigned long int',0,4,7,8
	.byte	'IfxCpu_getPerformanceCounter',0,3,8,161,6,19
	.word	10509
	.byte	1,1,5
	.byte	'address',0,8,161,6,55
	.word	645
	.byte	6,0,8
	.byte	'IfxCpu_getPerformanceCounterStickyOverflow',0,3,8,190,6,20
	.word	628
	.byte	1,1,5
	.byte	'address',0,8,190,6,70
	.word	645
	.byte	6,0,4
	.byte	'IfxCpu_updatePerformanceCounter',0,3,8,172,8,17,1,1,5
	.byte	'address',0,8,172,8,56
	.word	10509
	.byte	5
	.byte	'count',0,8,172,8,72
	.word	10509
	.byte	19,6,0,0,11
	.byte	'_Ifx_SRC_SRCR_Bits',0,11,45,16,4,12
	.byte	'SRPN',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	628
	.byte	2,6,2,35,1,12
	.byte	'SRE',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'TOS',0,1
	.word	628
	.byte	2,3,2,35,1,12
	.byte	'reserved_13',0,1
	.word	628
	.byte	3,0,2,35,1,12
	.byte	'ECC',0,1
	.word	628
	.byte	6,2,2,35,2,12
	.byte	'reserved_22',0,1
	.word	628
	.byte	2,0,2,35,2,12
	.byte	'SRR',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'CLRR',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'SETR',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'IOV',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'IOVCLR',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'SWS',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'SWSCLR',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'reserved_31',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,11,70,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	10740
	.byte	4,2,35,0,0,10
	.word	11030
	.byte	3
	.word	11069
	.byte	4
	.byte	'IfxSrc_clearRequest',0,3,10,250,1,17,1,1,5
	.byte	'src',0,10,250,1,60
	.word	11074
	.byte	6,0,11
	.byte	'_Ifx_STM_CLC_Bits',0,13,100,16,4,12
	.byte	'DISR',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'DISS',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'EDIS',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	279
	.byte	28,0,2,35,0,0,13,13,149,2,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	11122
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_STM_ID_Bits',0,13,142,1,16,4,12
	.byte	'MODREV',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'MODTYPE',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'MODNUMBER',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,13,181,2,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	11278
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_STM_TIM0_Bits',0,13,192,1,16,4,12
	.byte	'STM31_0',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,13,229,2,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	11400
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_STM_TIM1_Bits',0,13,204,1,16,4,12
	.byte	'STM35_4',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,13,245,2,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	11485
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_STM_TIM2_Bits',0,13,210,1,16,4,12
	.byte	'STM39_8',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,13,253,2,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	11570
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_STM_TIM3_Bits',0,13,216,1,16,4,12
	.byte	'STM43_12',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,13,133,3,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	11655
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_STM_TIM4_Bits',0,13,222,1,16,4,12
	.byte	'STM47_16',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,13,141,3,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	11741
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_STM_TIM5_Bits',0,13,228,1,16,4,12
	.byte	'STM51_20',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,13,149,3,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	11827
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_STM_TIM6_Bits',0,13,234,1,16,4,12
	.byte	'STM63_32',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,13,157,3,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	11913
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_STM_CAP_Bits',0,13,88,16,4,12
	.byte	'STMCAP63_32',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,13,133,2,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	11999
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_STM_CMP_Bits',0,13,123,16,4,12
	.byte	'CMPVAL',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,13,165,2,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	12086
	.byte	4,2,35,0,0,15,8
	.word	12128
	.byte	16,1,0,11
	.byte	'_Ifx_STM_CMCON_Bits',0,13,110,16,4,12
	.byte	'MSIZE0',0,1
	.word	628
	.byte	5,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	628
	.byte	3,0,2,35,0,12
	.byte	'MSTART0',0,1
	.word	628
	.byte	5,3,2,35,1,12
	.byte	'reserved_13',0,1
	.word	628
	.byte	3,0,2,35,1,12
	.byte	'MSIZE1',0,1
	.word	628
	.byte	5,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	628
	.byte	3,0,2,35,2,12
	.byte	'MSTART1',0,1
	.word	628
	.byte	5,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	628
	.byte	3,0,2,35,3,0,13,13,157,2,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	12177
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_STM_ICR_Bits',0,13,129,1,16,4,12
	.byte	'CMP0EN',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'CMP0IR',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'CMP0OS',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'CMP1EN',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'CMP1IR',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'CMP1OS',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'reserved_7',0,4
	.word	279
	.byte	25,0,2,35,0,0,13,13,173,2,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	12408
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_STM_ISCR_Bits',0,13,150,1,16,4,12
	.byte	'CMP0IRR',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'CMP0IRS',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'CMP1IRR',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'CMP1IRS',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	279
	.byte	28,0,2,35,0,0,13,13,189,2,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	12625
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_STM_TIM0SV_Bits',0,13,198,1,16,4,12
	.byte	'STM31_0',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,13,237,2,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	12789
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_STM_CAPSV_Bits',0,13,94,16,4,12
	.byte	'STMCAP63_32',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,13,141,2,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	12876
	.byte	4,2,35,0,0,15,144,1
	.word	628
	.byte	16,143,1,0,11
	.byte	'_Ifx_STM_OCS_Bits',0,13,182,1,16,4,12
	.byte	'reserved_0',0,4
	.word	279
	.byte	24,8,2,35,0,12
	.byte	'SUS',0,1
	.word	628
	.byte	4,4,2,35,3,12
	.byte	'SUS_P',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'SUSSTA',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'reserved_30',0,1
	.word	628
	.byte	2,0,2,35,3,0,13,13,221,2,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	12976
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_STM_KRSTCLR_Bits',0,13,175,1,16,4,12
	.byte	'CLR',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,4
	.word	279
	.byte	31,0,2,35,0,0,13,13,213,2,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	13136
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_STM_KRST1_Bits',0,13,168,1,16,4,12
	.byte	'RST',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,4
	.word	279
	.byte	31,0,2,35,0,0,13,13,205,2,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	13242
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_STM_KRST0_Bits',0,13,160,1,16,4,12
	.byte	'RST',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'RSTSTAT',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	279
	.byte	30,0,2,35,0,0,13,13,197,2,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	13346
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_STM_ACCEN1_Bits',0,13,82,16,4,12
	.byte	'reserved_0',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,13,253,1,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	13469
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_STM_ACCEN0_Bits',0,13,45,16,4,12
	.byte	'EN0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'EN16',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'EN17',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'EN18',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'EN19',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'EN20',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'EN21',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'EN22',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'EN23',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'EN24',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'EN25',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'EN26',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'EN27',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'EN28',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'EN29',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'EN30',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'EN31',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,13,245,1,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	13558
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_STM',0,13,173,3,25,128,2,14
	.byte	'CLC',0
	.word	11238
	.byte	4,2,35,0,14
	.byte	'reserved_4',0
	.word	2626
	.byte	4,2,35,4,14
	.byte	'ID',0
	.word	11360
	.byte	4,2,35,8,14
	.byte	'reserved_C',0
	.word	2626
	.byte	4,2,35,12,14
	.byte	'TIM0',0
	.word	11445
	.byte	4,2,35,16,14
	.byte	'TIM1',0
	.word	11530
	.byte	4,2,35,20,14
	.byte	'TIM2',0
	.word	11615
	.byte	4,2,35,24,14
	.byte	'TIM3',0
	.word	11701
	.byte	4,2,35,28,14
	.byte	'TIM4',0
	.word	11787
	.byte	4,2,35,32,14
	.byte	'TIM5',0
	.word	11873
	.byte	4,2,35,36,14
	.byte	'TIM6',0
	.word	11959
	.byte	4,2,35,40,14
	.byte	'CAP',0
	.word	12046
	.byte	4,2,35,44,14
	.byte	'CMP',0
	.word	12168
	.byte	8,2,35,48,14
	.byte	'CMCON',0
	.word	12368
	.byte	4,2,35,56,14
	.byte	'ICR',0
	.word	12585
	.byte	4,2,35,60,14
	.byte	'ISCR',0
	.word	12749
	.byte	4,2,35,64,14
	.byte	'reserved_44',0
	.word	4785
	.byte	12,2,35,68,14
	.byte	'TIM0SV',0
	.word	12836
	.byte	4,2,35,80,14
	.byte	'CAPSV',0
	.word	12925
	.byte	4,2,35,84,14
	.byte	'reserved_58',0
	.word	12965
	.byte	144,1,2,35,88,14
	.byte	'OCS',0
	.word	13096
	.byte	4,3,35,232,1,14
	.byte	'KRSTCLR',0
	.word	13202
	.byte	4,3,35,236,1,14
	.byte	'KRST1',0
	.word	13306
	.byte	4,3,35,240,1,14
	.byte	'KRST0',0
	.word	13429
	.byte	4,3,35,244,1,14
	.byte	'ACCEN1',0
	.word	13518
	.byte	4,3,35,248,1,14
	.byte	'ACCEN0',0
	.word	14087
	.byte	4,3,35,252,1,0,10
	.word	14127
	.byte	3
	.word	14547
	.byte	8
	.byte	'IfxStm_get',0,3,12,162,4,19
	.word	357
	.byte	1,1,5
	.byte	'stm',0,12,162,4,39
	.word	14552
	.byte	6,0,8
	.byte	'IfxStm_getFrequency',0,3,12,179,4,20
	.word	177
	.byte	1,1,5
	.byte	'stm',0,12,179,4,49
	.word	14552
	.byte	19,6,6,0,0,8
	.byte	'IfxStm_getLower',0,3,12,190,4,19
	.word	10509
	.byte	1,1,5
	.byte	'stm',0,12,190,4,44
	.word	14552
	.byte	6,0,8
	.byte	'disableInterrupts',0,3,14,108,20
	.word	628
	.byte	1,1,19,6,0,0
.L249:
	.byte	4
	.byte	'enableInterrupts',0,3,14,128,1,17,1,1
.L252:
	.byte	19,6,0,0,4
	.byte	'restoreInterrupts',0,3,14,142,1,17,1,1,5
	.byte	'enabled',0,14,142,1,43
	.word	628
	.byte	19,6,0,0,7
	.byte	'long long int',0,8,5,8
	.byte	'getDeadLine',0,3,14,164,2,25
	.word	14797
	.byte	1,1,5
	.byte	'timeout',0,14,164,2,50
	.word	14797
	.byte	19,6,0,0,8
	.byte	'isDeadLine',0,3,14,211,2,20
	.word	628
	.byte	1,1,5
	.byte	'deadLine',0,14,211,2,44
	.word	14797
	.byte	19,6,0,0,8
	.byte	'now',0,3,14,221,1,25
	.word	14797
	.byte	1,1,19,6,6,6,0,0,8
	.byte	'nowWithoutCriticalSection',0,3,14,240,1,25
	.word	14797
	.byte	1,1,19,6,0,0,11
	.byte	'_Ifx_CCU6_CLC_Bits',0,16,144,1,16,4,12
	.byte	'DISR',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'DISS',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'EDIS',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	279
	.byte	28,0,2,35,0,0,13,16,172,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	14968
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_MCFG_Bits',0,16,241,2,16,4,12
	.byte	'T12',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'T13',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'MCM',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,4
	.word	279
	.byte	29,0,2,35,0,0,13,16,164,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	15126
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_ID_Bits',0,16,193,1,16,4,12
	.byte	'MODREV',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'MODNUMBER',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,196,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	15260
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_MOSEL_Bits',0,16,171,3,16,4,12
	.byte	'TRIG0SEL',0,1
	.word	628
	.byte	3,5,2,35,0,12
	.byte	'TRIG1SEL',0,1
	.word	628
	.byte	3,2,2,35,0,12
	.byte	'TRIG2SEL',0,2
	.word	645
	.byte	3,7,2,35,0,12
	.byte	'reserved_9',0,4
	.word	279
	.byte	23,0,2,35,0,0,13,16,204,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	15387
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_PISEL0_Bits',0,16,193,3,16,4,12
	.byte	'ISCC60',0,1
	.word	628
	.byte	2,6,2,35,0,12
	.byte	'ISCC61',0,1
	.word	628
	.byte	2,4,2,35,0,12
	.byte	'ISCC62',0,1
	.word	628
	.byte	2,2,2,35,0,12
	.byte	'ISTRP',0,1
	.word	628
	.byte	2,0,2,35,0,12
	.byte	'ISPOS0',0,1
	.word	628
	.byte	2,6,2,35,1,12
	.byte	'ISPOS1',0,1
	.word	628
	.byte	2,4,2,35,1,12
	.byte	'ISPOS2',0,1
	.word	628
	.byte	2,2,2,35,1,12
	.byte	'IST12HR',0,1
	.word	628
	.byte	2,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,220,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	15537
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_PISEL2_Bits',0,16,207,3,16,4,12
	.byte	'IST13HR',0,1
	.word	628
	.byte	2,6,2,35,0,12
	.byte	'ISCNT12',0,1
	.word	628
	.byte	2,4,2,35,0,12
	.byte	'ISCNT13',0,1
	.word	628
	.byte	2,2,2,35,0,12
	.byte	'T12EXT',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'T13EXT',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	279
	.byte	24,0,2,35,0,0,13,16,228,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	15773
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_KSCSR_Bits',0,16,212,2,16,4,12
	.byte	'SB0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'SB1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'SB2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'SB3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	279
	.byte	28,0,2,35,0,0,13,16,148,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	15957
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_T12_Bits',0,16,227,3,16,4,12
	.byte	'T12CV',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,244,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16107
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_T12PR_Bits',0,16,131,4,16,4,12
	.byte	'T12PV',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,140,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16213
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_T12DTC_Bits',0,16,234,3,16,4,12
	.byte	'DTM',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'DTE0',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'DTE1',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'DTE2',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'reserved_11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'DTR0',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'DTR1',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'DTR2',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'reserved_15',0,4
	.word	279
	.byte	17,0,2,35,0,0,13,16,252,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16321
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_CC60R_Bits',0,16,88,16,4,12
	.byte	'CCV',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,236,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16547
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_CC61R_Bits',0,16,102,16,4,12
	.byte	'CCV',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,252,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16652
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_CC62R_Bits',0,16,116,16,4,12
	.byte	'CCV',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,140,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16757
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_CC60SR_Bits',0,16,95,16,4,12
	.byte	'CCS',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,244,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16862
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_CC61SR_Bits',0,16,109,16,4,12
	.byte	'CCS',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,132,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16968
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_CC62SR_Bits',0,16,123,16,4,12
	.byte	'CCS',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,148,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17074
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_T13_Bits',0,16,138,4,16,4,12
	.byte	'T13CV',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,148,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17180
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_T13PR_Bits',0,16,145,4,16,4,12
	.byte	'T13PV',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,156,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17286
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_CC63R_Bits',0,16,130,1,16,4,12
	.byte	'CCV',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,156,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17394
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_CC63SR_Bits',0,16,137,1,16,4,12
	.byte	'CCS',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,164,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17500
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_CMPSTAT_Bits',0,16,171,1,16,4,12
	.byte	'CC60ST',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'CC61ST',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'CC62ST',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'CCPOS60',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'CCPOS61',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'CCPOS62',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'CC63ST',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'reserved_7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'CC60PS',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'COUT60PS',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'CC61PS',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'COUT61PS',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'CC62PS',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'COUT62PS',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'COUT63PS',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'T13IM',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,188,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17607
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_CMPMODIF_Bits',0,16,154,1,16,4,12
	.byte	'MCC60S',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'MCC61S',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'MCC62S',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	628
	.byte	3,2,2,35,0,12
	.byte	'MCC63S',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'reserved_7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'MCC60R',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'MCC61R',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'MCC62R',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'reserved_11',0,1
	.word	628
	.byte	3,2,2,35,1,12
	.byte	'MCC63R',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'reserved_15',0,4
	.word	279
	.byte	17,0,2,35,0,0,13,16,180,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	18002
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_T12MSEL_Bits',0,16,248,3,16,4,12
	.byte	'MSEL60',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'MSEL61',0,1
	.word	628
	.byte	4,0,2,35,0,12
	.byte	'MSEL62',0,1
	.word	628
	.byte	4,4,2,35,1,12
	.byte	'HSYNC',0,1
	.word	628
	.byte	3,1,2,35,1,12
	.byte	'DBYP',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,132,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	18307
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_TCTR0_Bits',0,16,152,4,16,4,12
	.byte	'T12CLK',0,1
	.word	628
	.byte	3,5,2,35,0,12
	.byte	'T12PRE',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'T12R',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'STE12',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'CDIR',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'CTM',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'T13CLK',0,1
	.word	628
	.byte	3,5,2,35,1,12
	.byte	'T13PRE',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'T13R',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'STE13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'reserved_14',0,4
	.word	279
	.byte	18,0,2,35,0,0,13,16,164,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	18487
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_TCTR2_Bits',0,16,168,4,16,4,12
	.byte	'T12SSC',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'T13SSC',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'T13TEC',0,1
	.word	628
	.byte	3,3,2,35,0,12
	.byte	'T13TED',0,1
	.word	628
	.byte	2,1,2,35,0,12
	.byte	'reserved_7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'T12RSEL',0,1
	.word	628
	.byte	2,6,2,35,1,12
	.byte	'T13RSEL',0,1
	.word	628
	.byte	2,4,2,35,1,12
	.byte	'reserved_12',0,4
	.word	279
	.byte	20,0,2,35,0,0,13,16,172,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	18747
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_TCTR4_Bits',0,16,181,4,16,4,12
	.byte	'T12RR',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'T12RS',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'T12RES',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'DTRES',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'T12CNT',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'T12STR',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'T12STD',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'T13RR',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'T13RS',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'T13RES',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'reserved_11',0,1
	.word	628
	.byte	2,3,2,35,1,12
	.byte	'T13CNT',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'T13STR',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'T13STD',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,180,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	18970
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_MODCTR_Bits',0,16,159,3,16,4,12
	.byte	'T12MODEN',0,1
	.word	628
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'MCMEN',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'T13MODEN',0,1
	.word	628
	.byte	6,2,2,35,1,12
	.byte	'reserved_14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'ECT13O',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,196,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	19335
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_TRPCTR_Bits',0,16,202,4,16,4,12
	.byte	'TRPM0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'TRPM1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'TRPM2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	628
	.byte	5,0,2,35,0,12
	.byte	'TRPEN',0,1
	.word	628
	.byte	6,2,2,35,1,12
	.byte	'TRPEN13',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'TRPPEN',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,188,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	19547
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_PSLR_Bits',0,16,218,3,16,4,12
	.byte	'PSL',0,1
	.word	628
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'PSL63',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	279
	.byte	24,0,2,35,0,0,13,16,236,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	19766
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_MCMOUTS_Bits',0,16,146,3,16,4,12
	.byte	'MCMPS',0,1
	.word	628
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'STRMCM',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'EXPHS',0,1
	.word	628
	.byte	3,5,2,35,1,12
	.byte	'CURHS',0,1
	.word	628
	.byte	3,2,2,35,1,12
	.byte	'reserved_14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'STRHP',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,188,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	19909
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_MCMOUT_Bits',0,16,135,3,16,4,12
	.byte	'MCMP',0,1
	.word	628
	.byte	6,2,2,35,0,12
	.byte	'R',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'reserved_7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'EXPH',0,1
	.word	628
	.byte	3,5,2,35,1,12
	.byte	'CURH',0,1
	.word	628
	.byte	3,2,2,35,1,12
	.byte	'reserved_14',0,4
	.word	279
	.byte	18,0,2,35,0,0,13,16,180,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	20133
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_MCMCTR_Bits',0,16,250,2,16,4,12
	.byte	'SWSEL',0,1
	.word	628
	.byte	3,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'SWSYN',0,1
	.word	628
	.byte	2,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	628
	.byte	2,0,2,35,0,12
	.byte	'STE12U',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'STE12D',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'STE13U',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'reserved_11',0,4
	.word	279
	.byte	21,0,2,35,0,0,13,16,172,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	20308
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_IMON_Bits',0,16,223,1,16,4,12
	.byte	'LBE',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'CCPOS0I',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'CCPOS1I',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'CCPOS2I',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'CC60INI',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'CC61INI',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'CC62INI',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'CTRAPI',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'T12HRI',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'T13HRI',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'reserved_10',0,4
	.word	279
	.byte	22,0,2,35,0,0,13,16,212,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	20532
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_LI_Bits',0,16,222,2,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'CCPOS0EN',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'CCPOS1EN',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'CCPOS2EN',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'CC60INEN',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'CC61INEN',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'CC62INEN',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'CTRAPEN',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'T12HREN',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'T13HREN',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'reserved_10',0,1
	.word	628
	.byte	3,3,2,35,1,12
	.byte	'LBEEN',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'INPLBE',0,1
	.word	628
	.byte	2,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,156,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	20805
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_IS_Bits',0,16,252,1,16,4,12
	.byte	'ICC60R',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'ICC60F',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'ICC61R',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'ICC61F',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'ICC62R',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'ICC62F',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'T12OM',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'T12PM',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'T13CM',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'T13PM',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'TRPF',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'TRPS',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'CHE',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'WHE',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'IDLE',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'STR',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,228,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	21150
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_ISS_Bits',0,16,168,2,16,4,12
	.byte	'SCC60R',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'SCC60F',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'SCC61R',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'SCC61F',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'SCC62R',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'SCC62F',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'ST12OM',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'ST12PM',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'ST13CM',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'ST13PM',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'STRPF',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'SWHC',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'SCHE',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'SWHE',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'SIDLE',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'SSTR',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,244,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	21507
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_ISR_Bits',0,16,146,2,16,4,12
	.byte	'RCC60R',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'RCC60F',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'RCC61R',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'RCC61F',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'RCC62R',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'RCC62F',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'RT12OM',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'RT12PM',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'RT13CM',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'RT13PM',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'RTRPF',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'reserved_11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'RCHE',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'RWHE',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'RIDLE',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'RSTR',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,236,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	21874
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_INP_Bits',0,16,239,1,16,4,12
	.byte	'INPCC60',0,1
	.word	628
	.byte	2,6,2,35,0,12
	.byte	'INPCC61',0,1
	.word	628
	.byte	2,4,2,35,0,12
	.byte	'INPCC62',0,1
	.word	628
	.byte	2,2,2,35,0,12
	.byte	'INPCHE',0,1
	.word	628
	.byte	2,0,2,35,0,12
	.byte	'INPERR',0,1
	.word	628
	.byte	2,6,2,35,1,12
	.byte	'INPT12',0,1
	.word	628
	.byte	2,4,2,35,1,12
	.byte	'INPT13',0,1
	.word	628
	.byte	2,2,2,35,1,12
	.byte	'reserved_14',0,4
	.word	279
	.byte	18,0,2,35,0,0,13,16,220,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	22248
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_IEN_Bits',0,16,201,1,16,4,12
	.byte	'ENCC60R',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'ENCC60F',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'ENCC61R',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'ENCC61F',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'ENCC62R',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'ENCC62F',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'ENT12OM',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'ENT12PM',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'ENT13CM',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'ENT13PM',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'ENTRPF',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'reserved_11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'ENCHE',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'ENWHE',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'ENIDLE',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'ENSTR',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,16,204,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	22466
	.byte	4,2,35,0,0,15,52
	.word	628
	.byte	16,51,0,11
	.byte	'_Ifx_CCU6_OCS_Bits',0,16,180,3,16,4,12
	.byte	'TGS',0,1
	.word	628
	.byte	2,6,2,35,0,12
	.byte	'TGB',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'TG_P',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	279
	.byte	20,8,2,35,0,12
	.byte	'SUS',0,1
	.word	628
	.byte	4,4,2,35,3,12
	.byte	'SUS_P',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'SUSSTA',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'reserved_30',0,1
	.word	628
	.byte	2,0,2,35,3,0,13,16,212,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	22864
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_KRSTCLR_Bits',0,16,205,2,16,4,12
	.byte	'CLR',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,4
	.word	279
	.byte	31,0,2,35,0,0,13,16,140,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	23071
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_KRST1_Bits',0,16,198,2,16,4,12
	.byte	'RST',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,4
	.word	279
	.byte	31,0,2,35,0,0,13,16,132,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	23178
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_KRST0_Bits',0,16,190,2,16,4,12
	.byte	'RST',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'RSTSTAT',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	279
	.byte	30,0,2,35,0,0,13,16,252,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	23283
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_ACCEN1_Bits',0,16,82,16,4,12
	.byte	'reserved_0',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,16,228,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	23407
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6_ACCEN0_Bits',0,16,45,16,4,12
	.byte	'EN0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'EN16',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'EN17',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'EN18',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'EN19',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'EN20',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'EN21',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'EN22',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'EN23',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'EN24',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'EN25',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'EN26',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'EN27',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'EN28',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'EN29',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'EN30',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'EN31',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,16,220,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	23497
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CCU6',0,16,204,7,25,128,2,14
	.byte	'CLC',0
	.word	15086
	.byte	4,2,35,0,14
	.byte	'MCFG',0
	.word	15220
	.byte	4,2,35,4,14
	.byte	'ID',0
	.word	15347
	.byte	4,2,35,8,14
	.byte	'MOSEL',0
	.word	15497
	.byte	4,2,35,12,14
	.byte	'PISEL0',0
	.word	15733
	.byte	4,2,35,16,14
	.byte	'PISEL2',0
	.word	15917
	.byte	4,2,35,20,14
	.byte	'reserved_18',0
	.word	2626
	.byte	4,2,35,24,14
	.byte	'KSCSR',0
	.word	16067
	.byte	4,2,35,28,14
	.byte	'T12',0
	.word	16173
	.byte	4,2,35,32,14
	.byte	'T12PR',0
	.word	16281
	.byte	4,2,35,36,14
	.byte	'T12DTC',0
	.word	16507
	.byte	4,2,35,40,14
	.byte	'reserved_2C',0
	.word	2626
	.byte	4,2,35,44,14
	.byte	'CC60R',0
	.word	16612
	.byte	4,2,35,48,14
	.byte	'CC61R',0
	.word	16717
	.byte	4,2,35,52,14
	.byte	'CC62R',0
	.word	16822
	.byte	4,2,35,56,14
	.byte	'reserved_3C',0
	.word	2626
	.byte	4,2,35,60,14
	.byte	'CC60SR',0
	.word	16928
	.byte	4,2,35,64,14
	.byte	'CC61SR',0
	.word	17034
	.byte	4,2,35,68,14
	.byte	'CC62SR',0
	.word	17140
	.byte	4,2,35,72,14
	.byte	'reserved_4C',0
	.word	2626
	.byte	4,2,35,76,14
	.byte	'T13',0
	.word	17246
	.byte	4,2,35,80,14
	.byte	'T13PR',0
	.word	17354
	.byte	4,2,35,84,14
	.byte	'CC63R',0
	.word	17460
	.byte	4,2,35,88,14
	.byte	'CC63SR',0
	.word	17567
	.byte	4,2,35,92,14
	.byte	'CMPSTAT',0
	.word	17962
	.byte	4,2,35,96,14
	.byte	'CMPMODIF',0
	.word	18267
	.byte	4,2,35,100,14
	.byte	'T12MSEL',0
	.word	18447
	.byte	4,2,35,104,14
	.byte	'reserved_6C',0
	.word	2626
	.byte	4,2,35,108,14
	.byte	'TCTR0',0
	.word	18707
	.byte	4,2,35,112,14
	.byte	'TCTR2',0
	.word	18930
	.byte	4,2,35,116,14
	.byte	'TCTR4',0
	.word	19295
	.byte	4,2,35,120,14
	.byte	'reserved_7C',0
	.word	2626
	.byte	4,2,35,124,14
	.byte	'MODCTR',0
	.word	19507
	.byte	4,3,35,128,1,14
	.byte	'TRPCTR',0
	.word	19726
	.byte	4,3,35,132,1,14
	.byte	'PSLR',0
	.word	19869
	.byte	4,3,35,136,1,14
	.byte	'MCMOUTS',0
	.word	20093
	.byte	4,3,35,140,1,14
	.byte	'MCMOUT',0
	.word	20268
	.byte	4,3,35,144,1,14
	.byte	'MCMCTR',0
	.word	20492
	.byte	4,3,35,148,1,14
	.byte	'IMON',0
	.word	20765
	.byte	4,3,35,152,1,14
	.byte	'LI',0
	.word	21110
	.byte	4,3,35,156,1,14
	.byte	'IS',0
	.word	21467
	.byte	4,3,35,160,1,14
	.byte	'ISS',0
	.word	21834
	.byte	4,3,35,164,1,14
	.byte	'ISR',0
	.word	22208
	.byte	4,3,35,168,1,14
	.byte	'INP',0
	.word	22426
	.byte	4,3,35,172,1,14
	.byte	'IEN',0
	.word	22815
	.byte	4,3,35,176,1,14
	.byte	'reserved_B4',0
	.word	22855
	.byte	52,3,35,180,1,14
	.byte	'OCS',0
	.word	23031
	.byte	4,3,35,232,1,14
	.byte	'KRSTCLR',0
	.word	23138
	.byte	4,3,35,236,1,14
	.byte	'KRST1',0
	.word	23243
	.byte	4,3,35,240,1,14
	.byte	'KRST0',0
	.word	23367
	.byte	4,3,35,244,1,14
	.byte	'ACCEN1',0
	.word	23457
	.byte	4,3,35,248,1,14
	.byte	'ACCEN0',0
	.word	24027
	.byte	4,3,35,252,1,0,10
	.word	24067
	.byte	3
	.word	24923
	.byte	17,15,182,1,9,1,18
	.byte	'IfxCcu6_InterruptSource_cc60RisingEdge',0,0,18
	.byte	'IfxCcu6_InterruptSource_cc60FallingEdge',0,1,18
	.byte	'IfxCcu6_InterruptSource_cc61RisingEdge',0,2,18
	.byte	'IfxCcu6_InterruptSource_cc61FallingEdge',0,3,18
	.byte	'IfxCcu6_InterruptSource_cc62RisingEdge',0,4,18
	.byte	'IfxCcu6_InterruptSource_cc62FallingEdge',0,5,18
	.byte	'IfxCcu6_InterruptSource_t12OneMatch',0,6,18
	.byte	'IfxCcu6_InterruptSource_t12PeriodMatch',0,7,18
	.byte	'IfxCcu6_InterruptSource_t13CompareMatch',0,8,18
	.byte	'IfxCcu6_InterruptSource_t13PeriodMatch',0,9,18
	.byte	'IfxCcu6_InterruptSource_trap',0,10,18
	.byte	'IfxCcu6_InterruptSource_correctHallEvent',0,12,18
	.byte	'IfxCcu6_InterruptSource_wrongHallEvent',0,13,0
.L255:
	.byte	4
	.byte	'IfxCcu6_clearInterruptStatusFlag',0,3,15,141,11,17,1,1
.L258:
	.byte	5
	.byte	'ccu6',0,15,141,11,60
	.word	24928
.L260:
	.byte	5
	.byte	'source',0,15,141,11,90
	.word	24933
.L262:
	.byte	6,0,17,15,81,9,1,18
	.byte	'IfxCcu6_CaptureCompareInput_cC60',0,0,18
	.byte	'IfxCcu6_CaptureCompareInput_cC61',0,2,18
	.byte	'IfxCcu6_CaptureCompareInput_cC62',0,4,18
	.byte	'IfxCcu6_CaptureCompareInput_cTRAP',0,6,18
	.byte	'IfxCcu6_CaptureCompareInput_cCPOS0',0,8,18
	.byte	'IfxCcu6_CaptureCompareInput_cCPOS1',0,10,18
	.byte	'IfxCcu6_CaptureCompareInput_cCPOS2',0,12,0,17,15,94,9,1,18
	.byte	'IfxCcu6_CaptureCompareInputSignal_a',0,0,18
	.byte	'IfxCcu6_CaptureCompareInputSignal_b',0,1,18
	.byte	'IfxCcu6_CaptureCompareInputSignal_c',0,2,18
	.byte	'IfxCcu6_CaptureCompareInputSignal_d',0,3,0,4
	.byte	'IfxCcu6_setCaptureCompareInputSignal',0,3,15,161,15,17,1,1,5
	.byte	'ccu6',0,15,161,15,64
	.word	24928
	.byte	5
	.byte	'input',0,15,161,15,98
	.word	25539
	.byte	5
	.byte	'signal',0,15,161,15,139,1
	.word	25797
	.byte	6,0,11
	.byte	'_Ifx_GTM_ATOM_CH_RDADDR_Bits',0,18,171,3,16,4,12
	.byte	'RDADDR0',0,4
	.word	476
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	476
	.byte	7,16,2,35,0,12
	.byte	'RDADDR1',0,4
	.word	476
	.byte	9,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	476
	.byte	7,0,2,35,0,0,13,18,224,35,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	26048
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_CH_CTRL_Bits',0,18,245,2,16,4,12
	.byte	'MODE',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'TB12_SEL',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'ARU_EN',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'ACB',0,4
	.word	476
	.byte	5,23,2,35,0,12
	.byte	'CMP_CTRL',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'SL',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'CLK_SRC',0,4
	.word	476
	.byte	3,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'WR_REQ',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	476
	.byte	3,12,2,35,0,12
	.byte	'RST_CCU0',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	476
	.byte	3,8,2,35,0,12
	.byte	'TRIGOUT',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'SLA',0,4
	.word	476
	.byte	1,6,2,35,0,12
	.byte	'OSM',0,4
	.word	476
	.byte	1,5,2,35,0,12
	.byte	'ABM',0,4
	.word	476
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	476
	.byte	4,0,2,35,0,0,13,18,184,35,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	26207
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_CH_SOMC_Bits',0,18,180,3,16,4,12
	.byte	'MODE',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'TB12_SEL',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'ARU_EN',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'ACB10',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'ACB42',0,4
	.word	476
	.byte	3,23,2,35,0,12
	.byte	'CMP_CTRL',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'SL',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	476
	.byte	4,16,2,35,0,12
	.byte	'WR_REQ',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	476
	.byte	7,8,2,35,0,12
	.byte	'TRIGOUT',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'SLA',0,4
	.word	476
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	476
	.byte	1,5,2,35,0,12
	.byte	'ABM',0,4
	.word	476
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	476
	.byte	4,0,2,35,0,0,13,18,232,35,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	26620
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_CH_SOMI_Bits',0,18,201,3,16,4,12
	.byte	'MODE',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'ARU_EN',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'ACB0',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	476
	.byte	6,21,2,35,0,12
	.byte	'SL',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	476
	.byte	20,0,2,35,0,0,13,18,240,35,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	26998
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_CH_SOMP_Bits',0,18,213,3,16,4,12
	.byte	'MODE',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'ARU_EN',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'ADL',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	476
	.byte	5,21,2,35,0,12
	.byte	'SL',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'CLK_SRC_SR',0,4
	.word	476
	.byte	3,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	476
	.byte	5,12,2,35,0,12
	.byte	'RST_CCU0',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	476
	.byte	3,8,2,35,0,12
	.byte	'TRIGOUT',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	476
	.byte	1,6,2,35,0,12
	.byte	'OSM',0,4
	.word	476
	.byte	1,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	476
	.byte	5,0,2,35,0,0,13,18,248,35,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	27203
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_CH_SOMS_Bits',0,18,232,3,16,4,12
	.byte	'MODE',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'ARU_EN',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'ACB0',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	476
	.byte	6,21,2,35,0,12
	.byte	'SL',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'CLK_SRC',0,4
	.word	476
	.byte	3,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	476
	.byte	11,6,2,35,0,12
	.byte	'OSM',0,4
	.word	476
	.byte	1,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	476
	.byte	5,0,2,35,0,0,13,18,128,36,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	27552
	.byte	4,2,35,0,0,13,18,177,55,5,4,14
	.byte	'CTRL',0
	.word	26580
	.byte	4,2,35,0,14
	.byte	'SOMC',0
	.word	26958
	.byte	4,2,35,0,14
	.byte	'SOMI',0
	.word	27163
	.byte	4,2,35,0,14
	.byte	'SOMP',0
	.word	27512
	.byte	4,2,35,0,14
	.byte	'SOMS',0
	.word	27774
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_CH_SR0_Bits',0,18,247,3,16,4,12
	.byte	'SR0',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,13,18,136,36,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	27891
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_CH_SR1_Bits',0,18,254,3,16,4,12
	.byte	'SR1',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,13,18,144,36,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28002
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_CH_CM0_Bits',0,18,224,2,16,4,12
	.byte	'CM0',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,13,18,160,35,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28113
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_CH_CM1_Bits',0,18,231,2,16,4,12
	.byte	'CM1',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,13,18,168,35,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28224
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_CH_CN0_Bits',0,18,238,2,16,4,12
	.byte	'CN0',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,13,18,176,35,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28335
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_CH_STAT_Bits',0,18,133,4,16,4,12
	.byte	'OL',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	476
	.byte	15,16,2,35,0,12
	.byte	'ACBI',0,4
	.word	476
	.byte	5,11,2,35,0,12
	.byte	'DV',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'WRF',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'ACBO',0,4
	.word	476
	.byte	5,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	476
	.byte	3,0,2,35,0,0,13,18,152,36,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28446
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_CH_IRQ_NOTIFY_Bits',0,18,163,3,16,4,12
	.byte	'CCU0TC',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'CCU1TC',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,13,18,216,35,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28663
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_CH_IRQ_EN_Bits',0,18,140,3,16,4,12
	.byte	'CCU0TC_IRQ_EN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'CCU1TC_IRQ_EN',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,13,18,192,35,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28801
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_CH_IRQ_FORCINT_Bits',0,18,148,3,16,4,12
	.byte	'TRG_CCU0TC',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'TRG_CCU1TC',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,13,18,200,35,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28949
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_CH_IRQ_MODE_Bits',0,18,156,3,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,13,18,208,35,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29096
	.byte	4,2,35,0,0,15,16
	.word	628
	.byte	16,15,0,11
	.byte	'_Ifx_GTM_ATOM_CH',0,18,174,55,25,64,14
	.byte	'RDADDR',0
	.word	26167
	.byte	4,2,35,0,20
	.word	27814
	.byte	4,2,35,4,14
	.byte	'SR0',0
	.word	27962
	.byte	4,2,35,8,14
	.byte	'SR1',0
	.word	28073
	.byte	4,2,35,12,14
	.byte	'CM0',0
	.word	28184
	.byte	4,2,35,16,14
	.byte	'CM1',0
	.word	28295
	.byte	4,2,35,20,14
	.byte	'CN0',0
	.word	28406
	.byte	4,2,35,24,14
	.byte	'STAT',0
	.word	28623
	.byte	4,2,35,28,14
	.byte	'IRQ_NOTIFY',0
	.word	28761
	.byte	4,2,35,32,14
	.byte	'IRQ_EN',0
	.word	28909
	.byte	4,2,35,36,14
	.byte	'IRQ_FORCINT',0
	.word	29056
	.byte	4,2,35,40,14
	.byte	'IRQ_MODE',0
	.word	29176
	.byte	4,2,35,44,14
	.byte	'reserved_30',0
	.word	29216
	.byte	16,2,35,48,0,10
	.word	29225
	.byte	3
	.word	29449
	.byte	10
	.word	29225
	.byte	11
	.byte	'_Ifx_GTM_ATOM_AGC_GLB_CTRL_Bits',0,18,159,2,16,4,12
	.byte	'HOST_TRIG',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	476
	.byte	7,24,2,35,0,12
	.byte	'RST_CH0',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'RST_CH1',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'RST_CH2',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'RST_CH3',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'RST_CH4',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'RST_CH5',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'RST_CH6',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'RST_CH7',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'UPEN_CTRL0',0,4
	.word	476
	.byte	2,14,2,35,0,12
	.byte	'UPEN_CTRL1',0,4
	.word	476
	.byte	2,12,2,35,0,12
	.byte	'UPEN_CTRL2',0,4
	.word	476
	.byte	2,10,2,35,0,12
	.byte	'UPEN_CTRL3',0,4
	.word	476
	.byte	2,8,2,35,0,12
	.byte	'UPEN_CTRL4',0,4
	.word	476
	.byte	2,6,2,35,0,12
	.byte	'UPEN_CTRL5',0,4
	.word	476
	.byte	2,4,2,35,0,12
	.byte	'UPEN_CTRL6',0,4
	.word	476
	.byte	2,2,2,35,0,12
	.byte	'UPEN_CTRL7',0,4
	.word	476
	.byte	2,0,2,35,0,0,13,18,128,35,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29464
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_AGC_ENDIS_CTRL_Bits',0,18,238,1,16,4,12
	.byte	'ENDIS_CTRL0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'ENDIS_CTRL1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'ENDIS_CTRL2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'ENDIS_CTRL3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'ENDIS_CTRL4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'ENDIS_CTRL5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'ENDIS_CTRL6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'ENDIS_CTRL7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,13,18,232,34,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29914
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_AGC_ENDIS_STAT_Bits',0,18,252,1,16,4,12
	.byte	'ENDIS_STAT0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'ENDIS_STAT1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'ENDIS_STAT2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'ENDIS_STAT3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'ENDIS_STAT4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'ENDIS_STAT5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'ENDIS_STAT6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'ENDIS_STAT7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,13,18,240,34,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30202
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_AGC_ACT_TB_Bits',0,18,229,1,16,4,12
	.byte	'ACT_TB',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'TB_TRIG',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'TBU_SEL',0,4
	.word	476
	.byte	2,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	476
	.byte	5,0,2,35,0,0,13,18,224,34,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30490
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_AGC_OUTEN_CTRL_Bits',0,18,196,2,16,4,12
	.byte	'OUTEN_CTRL0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'OUTEN_CTRL1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'OUTEN_CTRL2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'OUTEN_CTRL3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'OUTEN_CTRL4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'OUTEN_CTRL5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'OUTEN_CTRL6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'OUTEN_CTRL7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,13,18,144,35,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30646
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_AGC_OUTEN_STAT_Bits',0,18,210,2,16,4,12
	.byte	'OUTEN_STAT0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'OUTEN_STAT1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'OUTEN_STAT2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'OUTEN_STAT3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'OUTEN_STAT4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'OUTEN_STAT5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'OUTEN_STAT6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'OUTEN_STAT7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,13,18,152,35,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30934
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_AGC_FUPD_CTRL_Bits',0,18,138,2,16,4,12
	.byte	'FUPD_CTRL0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'FUPD_CTRL1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'FUPD_CTRL2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'FUPD_CTRL3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'FUPD_CTRL4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'FUPD_CTRL5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'FUPD_CTRL6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'FUPD_CTRL7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'RSTCN0_CH0',0,4
	.word	476
	.byte	2,14,2,35,0,12
	.byte	'RSTCN0_CH1',0,4
	.word	476
	.byte	2,12,2,35,0,12
	.byte	'RSTCN0_CH2',0,4
	.word	476
	.byte	2,10,2,35,0,12
	.byte	'RSTCN0_CH3',0,4
	.word	476
	.byte	2,8,2,35,0,12
	.byte	'RSTCN0_CH4',0,4
	.word	476
	.byte	2,6,2,35,0,12
	.byte	'RSTCN0_CH5',0,4
	.word	476
	.byte	2,4,2,35,0,12
	.byte	'RSTCN0_CH6',0,4
	.word	476
	.byte	2,2,2,35,0,12
	.byte	'RSTCN0_CH7',0,4
	.word	476
	.byte	2,0,2,35,0,0,13,18,248,34,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	31222
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_ATOM_AGC_INT_TRIG_Bits',0,18,182,2,16,4,12
	.byte	'INT_TRIG0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'INT_TRIG1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'INT_TRIG2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'INT_TRIG3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'INT_TRIG4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'INT_TRIG5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'INT_TRIG6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'INT_TRIG7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,13,18,136,35,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	31654
	.byte	4,2,35,0,0,15,32
	.word	628
	.byte	16,31,0,11
	.byte	'_Ifx_GTM_ATOM_AGC',0,18,160,55,25,64,14
	.byte	'GLB_CTRL',0
	.word	29874
	.byte	4,2,35,0,14
	.byte	'ENDIS_CTRL',0
	.word	30162
	.byte	4,2,35,4,14
	.byte	'ENDIS_STAT',0
	.word	30450
	.byte	4,2,35,8,14
	.byte	'ACT_TB',0
	.word	30606
	.byte	4,2,35,12,14
	.byte	'OUTEN_CTRL',0
	.word	30894
	.byte	4,2,35,16,14
	.byte	'OUTEN_STAT',0
	.word	31182
	.byte	4,2,35,20,14
	.byte	'FUPD_CTRL',0
	.word	31614
	.byte	4,2,35,24,14
	.byte	'INT_TRIG',0
	.word	31884
	.byte	4,2,35,28,14
	.byte	'reserved_20',0
	.word	31924
	.byte	32,2,35,32,0,10
	.word	31933
	.byte	10
	.word	29225
	.byte	15,64
	.word	628
	.byte	16,63,0,10
	.word	29225
	.byte	10
	.word	29225
	.byte	10
	.word	29225
	.byte	10
	.word	29225
	.byte	10
	.word	29225
	.byte	10
	.word	29225
	.byte	15,192,8
	.word	628
	.byte	16,191,8,0,11
	.byte	'_Ifx_GTM_ATOM',0,18,166,57,25,128,16,14
	.byte	'CH0',0
	.word	29459
	.byte	64,2,35,0,14
	.byte	'AGC',0
	.word	32130
	.byte	64,2,35,64,14
	.byte	'CH1',0
	.word	32135
	.byte	64,3,35,128,1,14
	.byte	'reserved_C0',0
	.word	32140
	.byte	64,3,35,192,1,14
	.byte	'CH2',0
	.word	32149
	.byte	64,3,35,128,2,14
	.byte	'reserved_140',0
	.word	32140
	.byte	64,3,35,192,2,14
	.byte	'CH3',0
	.word	32154
	.byte	64,3,35,128,3,14
	.byte	'reserved_1C0',0
	.word	32140
	.byte	64,3,35,192,3,14
	.byte	'CH4',0
	.word	32159
	.byte	64,3,35,128,4,14
	.byte	'reserved_240',0
	.word	32140
	.byte	64,3,35,192,4,14
	.byte	'CH5',0
	.word	32164
	.byte	64,3,35,128,5,14
	.byte	'reserved_2C0',0
	.word	32140
	.byte	64,3,35,192,5,14
	.byte	'CH6',0
	.word	32169
	.byte	64,3,35,128,6,14
	.byte	'reserved_340',0
	.word	32140
	.byte	64,3,35,192,6,14
	.byte	'CH7',0
	.word	32174
	.byte	64,3,35,128,7,14
	.byte	'reserved_3C0',0
	.word	32179
	.byte	192,8,3,35,192,7,0,10
	.word	32190
	.byte	3
	.word	32497
	.byte	17,19,222,1,9,1,18
	.byte	'IfxGtm_Atom_Ch_none',0,127,18
	.byte	'IfxGtm_Atom_Ch_0',0,0,18
	.byte	'IfxGtm_Atom_Ch_1',0,1,18
	.byte	'IfxGtm_Atom_Ch_2',0,2,18
	.byte	'IfxGtm_Atom_Ch_3',0,3,18
	.byte	'IfxGtm_Atom_Ch_4',0,4,18
	.byte	'IfxGtm_Atom_Ch_5',0,5,18
	.byte	'IfxGtm_Atom_Ch_6',0,6,18
	.byte	'IfxGtm_Atom_Ch_7',0,7,0,8
	.byte	'IfxGtm_Atom_Ch_getChannelPointer',0,3,17,204,4,29
	.word	29454
	.byte	1,1,5
	.byte	'atom',0,17,204,4,76
	.word	32502
	.byte	5
	.byte	'channel',0,17,204,4,97
	.word	32507
	.byte	6,0,11
	.byte	'_Ifx_ASCLIN_CLC_Bits',0,21,118,16,4,12
	.byte	'DISR',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'DISS',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'EDIS',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	279
	.byte	28,0,2,35,0,0,13,21,207,3,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	32766
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_IOCR_Bits',0,21,169,2,16,4,12
	.byte	'ALTI',0,1
	.word	628
	.byte	3,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'DEPTH',0,2
	.word	645
	.byte	6,6,2,35,0,12
	.byte	'reserved_10',0,1
	.word	628
	.byte	6,0,2,35,1,12
	.byte	'CTS',0,1
	.word	628
	.byte	2,6,2,35,2,12
	.byte	'reserved_18',0,2
	.word	645
	.byte	7,7,2,35,2,12
	.byte	'RCPOL',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'CPOL',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'SPOL',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'LB',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'CTSEN',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'RXM',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'TXM',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,21,151,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	32925
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_ID_Bits',0,21,161,2,16,4,12
	.byte	'MODREV',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'MODTYPE',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'MODNUMBER',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,21,143,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	33220
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_TXFIFOCON_Bits',0,21,149,3,16,4,12
	.byte	'FLUSH',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'ENO',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	628
	.byte	4,2,2,35,0,12
	.byte	'INW',0,1
	.word	628
	.byte	2,0,2,35,0,12
	.byte	'INTLEVEL',0,1
	.word	628
	.byte	4,4,2,35,1,12
	.byte	'reserved_12',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'FILL',0,1
	.word	628
	.byte	5,3,2,35,2,12
	.byte	'reserved_21',0,2
	.word	645
	.byte	11,0,2,35,2,0,13,21,247,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	33345
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_RXFIFOCON_Bits',0,21,129,3,16,4,12
	.byte	'FLUSH',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'ENI',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	628
	.byte	4,2,2,35,0,12
	.byte	'OUTW',0,1
	.word	628
	.byte	2,0,2,35,0,12
	.byte	'INTLEVEL',0,1
	.word	628
	.byte	4,4,2,35,1,12
	.byte	'reserved_12',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'FILL',0,1
	.word	628
	.byte	5,3,2,35,2,12
	.byte	'reserved_21',0,2
	.word	645
	.byte	10,1,2,35,2,12
	.byte	'BUF',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,21,231,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	33570
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_BITCON_Bits',0,21,88,16,4,12
	.byte	'PRESCALER',0,2
	.word	645
	.byte	12,4,2,35,0,12
	.byte	'reserved_12',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'OVERSAMPLING',0,1
	.word	628
	.byte	4,4,2,35,2,12
	.byte	'reserved_20',0,1
	.word	628
	.byte	4,0,2,35,2,12
	.byte	'SAMPLEPOINT',0,1
	.word	628
	.byte	4,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	628
	.byte	3,1,2,35,3,12
	.byte	'SM',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,21,183,3,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	33811
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_FRAMECON_Bits',0,21,145,2,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	6,2,2,35,0,12
	.byte	'IDLE',0,2
	.word	645
	.byte	3,7,2,35,0,12
	.byte	'STOP',0,1
	.word	628
	.byte	3,4,2,35,1,12
	.byte	'LEAD',0,1
	.word	628
	.byte	3,1,2,35,1,12
	.byte	'reserved_15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'MODE',0,1
	.word	628
	.byte	2,6,2,35,2,12
	.byte	'reserved_18',0,2
	.word	645
	.byte	10,4,2,35,2,12
	.byte	'MSB',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'CEN',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'PEN',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'ODD',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,21,135,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	34032
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_DATCON_Bits',0,21,136,1,16,4,12
	.byte	'DATLEN',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'reserved_4',0,2
	.word	645
	.byte	9,3,2,35,0,12
	.byte	'HO',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'RM',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'CSM',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'RESPONSE',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	8,0,2,35,3,0,13,21,223,3,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	34297
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_BRG_Bits',0,21,109,16,4,12
	.byte	'DENOMINATOR',0,2
	.word	645
	.byte	12,4,2,35,0,12
	.byte	'reserved_12',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'NUMERATOR',0,2
	.word	645
	.byte	12,4,2,35,2,12
	.byte	'reserved_28',0,1
	.word	628
	.byte	4,0,2,35,3,0,13,21,199,3,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	34494
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_BRD_Bits',0,21,100,16,4,12
	.byte	'LOWERLIMIT',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'UPPERLIMIT',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'MEASURED',0,2
	.word	645
	.byte	12,4,2,35,2,12
	.byte	'reserved_28',0,1
	.word	628
	.byte	4,0,2,35,3,0,13,21,191,3,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	34651
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_LIN_CON_Bits',0,21,216,2,16,4,12
	.byte	'reserved_0',0,4
	.word	279
	.byte	23,9,2,35,0,12
	.byte	'CSI',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'CSEN',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'MS',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'ABD',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	628
	.byte	4,0,2,35,3,0,13,21,191,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	34805
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_LIN_BTIMER_Bits',0,21,209,2,16,4,12
	.byte	'BREAK',0,1
	.word	628
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	279
	.byte	26,0,2,35,0,0,13,21,183,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	35005
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_LIN_HTIMER_Bits',0,21,228,2,16,4,12
	.byte	'HEADER',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	279
	.byte	24,0,2,35,0,0,13,21,199,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	35119
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_LIN',0,21,135,5,25,12,14
	.byte	'CON',0
	.word	34965
	.byte	4,2,35,0,14
	.byte	'BTIMER',0
	.word	35079
	.byte	4,2,35,4,14
	.byte	'HTIMER',0
	.word	35194
	.byte	4,2,35,8,0,10
	.word	35234
	.byte	11
	.byte	'_Ifx_ASCLIN_FLAGS_Bits',0,21,148,1,16,4,12
	.byte	'TH',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'TR',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'RH',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'RR',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'FED',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'RED',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'reserved_7',0,2
	.word	645
	.byte	6,3,2,35,0,12
	.byte	'TWRQ',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'THRQ',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'TRRQ',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'PE',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'TC',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'FE',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'HT',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'RT',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'BD',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'LP',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'LA',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'LC',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'CE',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'RFO',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'RFU',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'RFL',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'TFO',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'TFL',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,21,231,3,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	35307
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_FLAGSSET_Bits',0,21,241,1,16,4,12
	.byte	'THS',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'TRS',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'RHS',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'RRS',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'FEDS',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'REDS',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'reserved_7',0,2
	.word	645
	.byte	6,3,2,35,0,12
	.byte	'TWRQS',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'THRQS',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'TRRQS',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'PES',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'TCS',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'FES',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'HTS',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'RTS',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'BDS',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'LPS',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'LAS',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'LCS',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'CES',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'RFOS',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'RFUS',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'RFLS',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'TFOS',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'TFLS',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,21,255,3,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	35793
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_FLAGSCLEAR_Bits',0,21,180,1,16,4,12
	.byte	'THC',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'TRC',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'RHC',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'RRC',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'FEDC',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'REDC',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'reserved_7',0,2
	.word	645
	.byte	6,3,2,35,0,12
	.byte	'TWRQC',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'THRQC',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'TRRQC',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'PEC',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'TCC',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'FEC',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'HTC',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'RTC',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'BDC',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'LPC',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'LAC',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'LCC',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'CEC',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'RFOC',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'RFUC',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'RFLC',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'TFOC',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'TFLC',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,21,239,3,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	36306
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_FLAGSENABLE_Bits',0,21,212,1,16,4,12
	.byte	'THE',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'TRE',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'RHE',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'RRE',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'FEDE',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'REDE',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'reserved_7',0,2
	.word	645
	.byte	9,0,2,35,0,12
	.byte	'PEE',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'TCE',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'FEE',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'HTE',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'RTE',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'BDE',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'LPE',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'ABE',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'LCE',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'CEE',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'RFOE',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'RFUE',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'RFLE',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'TFOE',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'TFLE',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,21,247,3,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	36821
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_TXDATA_Bits',0,21,143,3,16,4,12
	.byte	'DATA',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,21,239,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	37286
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_RXDATA_Bits',0,21,245,2,16,4,12
	.byte	'DATA',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,21,215,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	37373
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_CSR_Bits',0,21,128,1,16,4,12
	.byte	'CLKSEL',0,1
	.word	628
	.byte	5,3,2,35,0,12
	.byte	'reserved_5',0,4
	.word	279
	.byte	26,1,2,35,0,12
	.byte	'CON',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,21,215,3,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	37460
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_RXDATAD_Bits',0,21,251,2,16,4,12
	.byte	'DATA',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,21,223,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	37583
	.byte	4,2,35,0,0,15,148,1
	.word	628
	.byte	16,147,1,0,11
	.byte	'_Ifx_ASCLIN_OCS_Bits',0,21,235,2,16,4,12
	.byte	'reserved_0',0,4
	.word	279
	.byte	24,8,2,35,0,12
	.byte	'SUS',0,1
	.word	628
	.byte	4,4,2,35,3,12
	.byte	'SUS_P',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'SUSSTA',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'reserved_30',0,1
	.word	628
	.byte	2,0,2,35,3,0,13,21,207,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	37682
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_KRSTCLR_Bits',0,21,202,2,16,4,12
	.byte	'CLR',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,4
	.word	279
	.byte	31,0,2,35,0,0,13,21,175,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	37845
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_KRST1_Bits',0,21,195,2,16,4,12
	.byte	'RST',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,4
	.word	279
	.byte	31,0,2,35,0,0,13,21,167,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	37954
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_KRST0_Bits',0,21,187,2,16,4,12
	.byte	'RST',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'RSTSTAT',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	279
	.byte	30,0,2,35,0,0,13,21,159,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	38061
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_ACCEN1_Bits',0,21,82,16,4,12
	.byte	'reserved_0',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,21,175,3,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	38187
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN_ACCEN0_Bits',0,21,45,16,4,12
	.byte	'EN0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'EN16',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'EN17',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'EN18',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'EN19',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'EN20',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'EN21',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'EN22',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'EN23',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'EN24',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'EN25',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'EN26',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'EN27',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'EN28',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'EN29',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'EN30',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'EN31',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,21,167,3,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	38279
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_ASCLIN',0,21,153,5,25,128,2,14
	.byte	'CLC',0
	.word	32885
	.byte	4,2,35,0,14
	.byte	'IOCR',0
	.word	33180
	.byte	4,2,35,4,14
	.byte	'ID',0
	.word	33305
	.byte	4,2,35,8,14
	.byte	'TXFIFOCON',0
	.word	33530
	.byte	4,2,35,12,14
	.byte	'RXFIFOCON',0
	.word	33771
	.byte	4,2,35,16,14
	.byte	'BITCON',0
	.word	33992
	.byte	4,2,35,20,14
	.byte	'FRAMECON',0
	.word	34257
	.byte	4,2,35,24,14
	.byte	'DATCON',0
	.word	34454
	.byte	4,2,35,28,14
	.byte	'BRG',0
	.word	34611
	.byte	4,2,35,32,14
	.byte	'BRD',0
	.word	34765
	.byte	4,2,35,36,14
	.byte	'LIN',0
	.word	35302
	.byte	12,2,35,40,14
	.byte	'FLAGS',0
	.word	35753
	.byte	4,2,35,52,14
	.byte	'FLAGSSET',0
	.word	36266
	.byte	4,2,35,56,14
	.byte	'FLAGSCLEAR',0
	.word	36781
	.byte	4,2,35,60,14
	.byte	'FLAGSENABLE',0
	.word	37246
	.byte	4,2,35,64,14
	.byte	'TXDATA',0
	.word	37333
	.byte	4,2,35,68,14
	.byte	'RXDATA',0
	.word	37420
	.byte	4,2,35,72,14
	.byte	'CSR',0
	.word	37543
	.byte	4,2,35,76,14
	.byte	'RXDATAD',0
	.word	37631
	.byte	4,2,35,80,14
	.byte	'reserved_54',0
	.word	37671
	.byte	148,1,2,35,84,14
	.byte	'OCS',0
	.word	37805
	.byte	4,3,35,232,1,14
	.byte	'KRSTCLR',0
	.word	37914
	.byte	4,3,35,236,1,14
	.byte	'KRST1',0
	.word	38021
	.byte	4,3,35,240,1,14
	.byte	'KRST0',0
	.word	38147
	.byte	4,3,35,244,1,14
	.byte	'ACCEN1',0
	.word	38239
	.byte	4,3,35,248,1,14
	.byte	'ACCEN0',0
	.word	38811
	.byte	4,3,35,252,1,0,10
	.word	38851
	.byte	3
	.word	39293
	.byte	4
	.byte	'IfxAsclin_enableCts',0,3,20,228,13,17,1,1,5
	.byte	'asclin',0,20,228,13,49
	.word	39298
	.byte	5
	.byte	'enable',0,20,228,13,65
	.word	628
	.byte	6,0,17,20,123,9,1,18
	.byte	'IfxAsclin_CtsInputSelect_0',0,0,18
	.byte	'IfxAsclin_CtsInputSelect_1',0,1,18
	.byte	'IfxAsclin_CtsInputSelect_2',0,2,18
	.byte	'IfxAsclin_CtsInputSelect_3',0,3,0,4
	.byte	'IfxAsclin_setCtsInput',0,3,20,169,17,17,1,1,5
	.byte	'asclin',0,20,169,17,51
	.word	39298
	.byte	5
	.byte	'ctsi',0,20,169,17,84
	.word	39365
	.byte	6,0,17,20,181,2,9,1,18
	.byte	'IfxAsclin_RxInputSelect_0',0,0,18
	.byte	'IfxAsclin_RxInputSelect_1',0,1,18
	.byte	'IfxAsclin_RxInputSelect_2',0,2,18
	.byte	'IfxAsclin_RxInputSelect_3',0,3,18
	.byte	'IfxAsclin_RxInputSelect_4',0,4,18
	.byte	'IfxAsclin_RxInputSelect_5',0,5,18
	.byte	'IfxAsclin_RxInputSelect_6',0,6,18
	.byte	'IfxAsclin_RxInputSelect_7',0,7,0,4
	.byte	'IfxAsclin_setRxInput',0,3,20,191,18,17,1,1,5
	.byte	'asclin',0,20,191,18,50
	.word	39298
	.byte	5
	.byte	'alti',0,20,191,18,82
	.word	39549
	.byte	6,0
.L337:
	.byte	7
	.byte	'short int',0,2,5
.L341:
	.byte	7
	.byte	'long int',0,4,5,21,22,60,9,12,14
	.byte	'count',0
	.word	39841
	.byte	2,2,35,0,14
	.byte	'readerWaitx',0
	.word	39854
	.byte	4,2,35,2,14
	.byte	'writerWaitx',0
	.word	39854
	.byte	4,2,35,6,14
	.byte	'maxcount',0
	.word	39841
	.byte	2,2,35,10,0,10
	.word	628
	.byte	10
	.word	628
	.byte	11
	.byte	'_Fifo',0,22,73,16,28,14
	.byte	'buffer',0
	.word	383
	.byte	4,2,35,0,14
	.byte	'shared',0
	.word	39866
	.byte	12,2,35,4,14
	.byte	'startIndex',0
	.word	39841
	.byte	2,2,35,16,14
	.byte	'endIndex',0
	.word	39841
	.byte	2,2,35,18,14
	.byte	'size',0
	.word	39841
	.byte	2,2,35,20,14
	.byte	'elementSize',0
	.word	39841
	.byte	2,2,35,22,14
	.byte	'eventReader',0
	.word	39947
	.byte	1,2,35,24,14
	.byte	'eventWriter',0
	.word	39952
	.byte	1,2,35,25,0,3
	.word	39957
	.byte	8
	.byte	'Ifx_Fifo_readCount',0,3,22,206,1,22
	.word	39841
	.byte	1,1,5
	.byte	'fifo',0,22,206,1,51
	.word	40116
	.byte	6,0,11
	.byte	'_Ifx_VADC_G_ARBCFG_Bits',0,24,191,1,16,4,12
	.byte	'ANONC',0,1
	.word	628
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	628
	.byte	2,4,2,35,0,12
	.byte	'ARBRND',0,1
	.word	628
	.byte	2,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'ARBM',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'ANONS',0,1
	.word	628
	.byte	2,6,2,35,2,12
	.byte	'CSRC',0,1
	.word	628
	.byte	2,4,2,35,2,12
	.byte	'CHNR',0,2
	.word	645
	.byte	5,7,2,35,2,12
	.byte	'SYNRUN',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'reserved_26',0,1
	.word	628
	.byte	2,4,2,35,3,12
	.byte	'CAL',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'CALS',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'BUSY',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'SAMPLE',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,24,239,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	40168
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_ARBPR_Bits',0,24,211,1,16,4,12
	.byte	'PRIO0',0,1
	.word	628
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'CSM0',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'PRIO1',0,1
	.word	628
	.byte	2,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'CSM1',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'PRIO2',0,1
	.word	628
	.byte	2,6,2,35,1,12
	.byte	'reserved_10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'CSM2',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'reserved_12',0,4
	.word	279
	.byte	12,8,2,35,0,12
	.byte	'ASEN0',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'ASEN1',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'ASEN2',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'reserved_27',0,1
	.word	628
	.byte	5,0,2,35,3,0,13,24,247,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	40511
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_CHASS_Bits',0,24,156,3,16,4,12
	.byte	'ASSCH0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'ASSCH1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'ASSCH2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'ASSCH3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'ASSCH4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'ASSCH5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'ASSCH6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'ASSCH7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'ASSCH8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'ASSCH9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'ASSCH10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'ASSCH11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'ASSCH12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'ASSCH13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'ASSCH14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'ASSCH15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'ASSCH16',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'ASSCH17',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'ASSCH18',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'ASSCH19',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'ASSCH20',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'ASSCH21',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'ASSCH22',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'ASSCH23',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'ASSCH24',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'ASSCH25',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'ASSCH26',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'ASSCH27',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'ASSCH28',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'ASSCH29',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'ASSCH30',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'ASSCH31',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,24,231,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	40844
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_RRASS_Bits',0,24,157,5,16,4,12
	.byte	'ASSRR0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'ASSRR1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'ASSRR2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'ASSRR3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'ASSRR4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'ASSRR5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'ASSRR6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'ASSRR7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'ASSRR8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'ASSRR9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'ASSRR10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'ASSRR11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'ASSRR12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'ASSRR13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'ASSRR14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'ASSRR15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,24,231,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41512
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_ICLASS_Bits',0,24,226,6,16,4,12
	.byte	'STCS',0,1
	.word	628
	.byte	5,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	628
	.byte	3,0,2,35,0,12
	.byte	'CMS',0,1
	.word	628
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,1
	.word	628
	.byte	5,0,2,35,1,12
	.byte	'STCE',0,1
	.word	628
	.byte	5,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	628
	.byte	3,0,2,35,2,12
	.byte	'CME',0,1
	.word	628
	.byte	3,5,2,35,3,12
	.byte	'reserved_27',0,1
	.word	628
	.byte	5,0,2,35,3,0,13,24,223,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41899
	.byte	4,2,35,0,0,15,8
	.word	42081
	.byte	16,1,0,11
	.byte	'_Ifx_VADC_G_ALIAS_Bits',0,24,182,1,16,4,12
	.byte	'ALIAS0',0,1
	.word	628
	.byte	5,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	628
	.byte	3,0,2,35,0,12
	.byte	'ALIAS1',0,1
	.word	628
	.byte	5,3,2,35,1,12
	.byte	'reserved_13',0,4
	.word	279
	.byte	19,0,2,35,0,0,13,24,231,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	42130
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_BOUND_Bits',0,24,205,2,16,4,12
	.byte	'BOUNDARY0',0,2
	.word	645
	.byte	12,4,2,35,0,12
	.byte	'reserved_12',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'BOUNDARY1',0,2
	.word	645
	.byte	12,4,2,35,2,12
	.byte	'reserved_28',0,1
	.word	628
	.byte	4,0,2,35,3,0,13,24,191,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	42281
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_SYNCTR_Bits',0,24,218,5,16,4,12
	.byte	'STSEL',0,1
	.word	628
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	628
	.byte	2,4,2,35,0,12
	.byte	'EVALR1',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'EVALR2',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'EVALR3',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'reserved_7',0,4
	.word	279
	.byte	25,0,2,35,0,0,13,24,143,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	42439
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_BFL_Bits',0,24,150,2,16,4,12
	.byte	'BFL0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'BFL1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'BFL2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'BFL3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	628
	.byte	4,0,2,35,0,12
	.byte	'BFA0',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'BFA1',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'BFA2',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'BFA3',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'reserved_12',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'BFI0',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'BFI1',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'BFI2',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'BFI3',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'reserved_20',0,2
	.word	645
	.byte	12,0,2,35,2,0,13,24,159,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	42625
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_BFLS_Bits',0,24,190,2,16,4,12
	.byte	'BFC0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'BFC1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'BFC2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'BFC3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,2
	.word	645
	.byte	12,0,2,35,0,12
	.byte	'BFS0',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'BFS1',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'BFS2',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'BFS3',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'reserved_20',0,2
	.word	645
	.byte	12,0,2,35,2,0,13,24,183,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	42953
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_BFLC_Bits',0,24,170,2,16,4,12
	.byte	'BFM0',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'BFM1',0,1
	.word	628
	.byte	4,0,2,35,0,12
	.byte	'BFM2',0,1
	.word	628
	.byte	4,4,2,35,1,12
	.byte	'BFM3',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,24,167,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	43195
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_BFLNP_Bits',0,24,180,2,16,4,12
	.byte	'BFL0NP',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'BFL1NP',0,1
	.word	628
	.byte	4,0,2,35,0,12
	.byte	'BFL2NP',0,1
	.word	628
	.byte	4,4,2,35,1,12
	.byte	'BFL3NP',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,24,175,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	43351
	.byte	4,2,35,0,0,15,40
	.word	628
	.byte	16,39,0,11
	.byte	'_Ifx_VADC_G_QCTRL0_Bits',0,24,250,3,16,4,12
	.byte	'SRCRESREG',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	628
	.byte	4,0,2,35,0,12
	.byte	'XTSEL',0,1
	.word	628
	.byte	4,4,2,35,1,12
	.byte	'XTLVL',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'XTMODE',0,1
	.word	628
	.byte	2,1,2,35,1,12
	.byte	'XTWC',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'GTSEL',0,1
	.word	628
	.byte	4,4,2,35,2,12
	.byte	'GTLVL',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	628
	.byte	2,1,2,35,2,12
	.byte	'GTWC',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	4,4,2,35,3,12
	.byte	'TMEN',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	628
	.byte	2,1,2,35,3,12
	.byte	'TMWC',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,24,143,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	43525
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_QMR0_Bits',0,24,151,4,16,4,12
	.byte	'ENGT',0,1
	.word	628
	.byte	2,6,2,35,0,12
	.byte	'ENTR',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	628
	.byte	5,0,2,35,0,12
	.byte	'CLRV',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'TREV',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'FLUSH',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'CEV',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'reserved_12',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'RPTDIS',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,2
	.word	645
	.byte	15,0,2,35,2,0,13,24,159,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	43858
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_QSR0_Bits',0,24,166,4,16,4,12
	.byte	'FILL',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'EMPTY',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'REQGT',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'EV',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'reserved_9',0,4
	.word	279
	.byte	23,0,2,35,0,0,13,24,167,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44109
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_Q0R0_Bits',0,24,228,3,16,4,12
	.byte	'REQCHNR',0,1
	.word	628
	.byte	5,3,2,35,0,12
	.byte	'RF',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'ENSI',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'EXTR',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'V',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'reserved_9',0,4
	.word	279
	.byte	23,0,2,35,0,0,13,24,255,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44308
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_QBUR0_Bits',0,24,239,3,16,4,12
	.byte	'REQCHNR',0,1
	.word	628
	.byte	5,3,2,35,0,12
	.byte	'RF',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'ENSI',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'EXTR',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'V',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'reserved_9',0,4
	.word	279
	.byte	23,0,2,35,0,0,13,24,135,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44477
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_QINR0_Bits',0,24,141,4,16,4,12
	.byte	'REQCHNR',0,1
	.word	628
	.byte	5,3,2,35,0,12
	.byte	'RF',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'ENSI',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'EXTR',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	279
	.byte	24,0,2,35,0,0,13,24,151,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44647
	.byte	4,2,35,0,0,13,24,175,11,5,4,14
	.byte	'QBUR0',0
	.word	44607
	.byte	4,2,35,0,14
	.byte	'QINR0',0
	.word	44764
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_ASCTRL_Bits',0,24,230,1,16,4,12
	.byte	'SRCRESREG',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	628
	.byte	4,0,2,35,0,12
	.byte	'XTSEL',0,1
	.word	628
	.byte	4,4,2,35,1,12
	.byte	'XTLVL',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'XTMODE',0,1
	.word	628
	.byte	2,1,2,35,1,12
	.byte	'XTWC',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'GTSEL',0,1
	.word	628
	.byte	4,4,2,35,2,12
	.byte	'GTLVL',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	628
	.byte	2,1,2,35,2,12
	.byte	'GTWC',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	4,4,2,35,3,12
	.byte	'TMEN',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	628
	.byte	2,1,2,35,3,12
	.byte	'TMWC',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,24,255,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44841
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_ASMR_Bits',0,24,249,1,16,4,12
	.byte	'ENGT',0,1
	.word	628
	.byte	2,6,2,35,0,12
	.byte	'ENTR',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'ENSI',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'SCAN',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'LDM',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'REQGT',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'CLRPND',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'LDEV',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'reserved_10',0,1
	.word	628
	.byte	6,0,2,35,1,12
	.byte	'RPTDIS',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,2
	.word	645
	.byte	15,0,2,35,2,0,13,24,135,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45174
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_ASSEL_Bits',0,24,144,2,16,4,12
	.byte	'CHSEL',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,24,151,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45459
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_ASPND_Bits',0,24,138,2,16,4,12
	.byte	'CHPND',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,24,143,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45546
	.byte	4,2,35,0,0,15,80
	.word	628
	.byte	16,79,0,11
	.byte	'_Ifx_VADC_G_CEFLAG_Bits',0,24,236,2,16,4,12
	.byte	'CEV0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'CEV1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'CEV2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'CEV3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'CEV4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'CEV5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'CEV6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'CEV7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'CEV8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'CEV9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'CEV10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'CEV11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'CEV12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'CEV13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'CEV14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'CEV15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,24,207,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45642
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_REFLAG_Bits',0,24,213,4,16,4,12
	.byte	'REV0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'REV1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'REV2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'REV3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'REV4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'REV5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'REV6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'REV7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'REV8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'REV9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'REV10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'REV11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'REV12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'REV13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'REV14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'REV15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,24,191,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45998
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_SEFLAG_Bits',0,24,187,5,16,4,12
	.byte	'SEV0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'SEV1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	279
	.byte	30,0,2,35,0,0,13,24,247,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	46354
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_CEFCLR_Bits',0,24,214,2,16,4,12
	.byte	'CEV0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'CEV1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'CEV2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'CEV3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'CEV4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'CEV5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'CEV6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'CEV7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'CEV8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'CEV9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'CEV10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'CEV11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'CEV12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'CEV13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'CEV14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'CEV15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,24,199,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	46479
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_REFCLR_Bits',0,24,191,4,16,4,12
	.byte	'REV0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'REV1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'REV2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'REV3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'REV4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'REV5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'REV6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'REV7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'REV8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'REV9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'REV10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'REV11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'REV12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'REV13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'REV14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'REV15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,24,183,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	46835
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_SEFCLR_Bits',0,24,179,5,16,4,12
	.byte	'SEV0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'SEV1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	279
	.byte	30,0,2,35,0,0,13,24,239,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	47191
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_CEVNP0_Bits',0,24,130,3,16,4,12
	.byte	'CEV0NP',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'CEV1NP',0,1
	.word	628
	.byte	4,0,2,35,0,12
	.byte	'CEV2NP',0,1
	.word	628
	.byte	4,4,2,35,1,12
	.byte	'CEV3NP',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'CEV4NP',0,1
	.word	628
	.byte	4,4,2,35,2,12
	.byte	'CEV5NP',0,1
	.word	628
	.byte	4,0,2,35,2,12
	.byte	'CEV6NP',0,1
	.word	628
	.byte	4,4,2,35,3,12
	.byte	'CEV7NP',0,1
	.word	628
	.byte	4,0,2,35,3,0,13,24,215,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	47316
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_CEVNP1_Bits',0,24,143,3,16,4,12
	.byte	'CEV8NP',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'CEV9NP',0,1
	.word	628
	.byte	4,0,2,35,0,12
	.byte	'CEV10NP',0,1
	.word	628
	.byte	4,4,2,35,1,12
	.byte	'CEV11NP',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'CEV12NP',0,1
	.word	628
	.byte	4,4,2,35,2,12
	.byte	'CEV13NP',0,1
	.word	628
	.byte	4,0,2,35,2,12
	.byte	'CEV14NP',0,1
	.word	628
	.byte	4,4,2,35,3,12
	.byte	'CEV15NP',0,1
	.word	628
	.byte	4,0,2,35,3,0,13,24,223,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	47531
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_REVNP0_Bits',0,24,131,5,16,4,12
	.byte	'REV0NP',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'REV1NP',0,1
	.word	628
	.byte	4,0,2,35,0,12
	.byte	'REV2NP',0,1
	.word	628
	.byte	4,4,2,35,1,12
	.byte	'REV3NP',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'REV4NP',0,1
	.word	628
	.byte	4,4,2,35,2,12
	.byte	'REV5NP',0,1
	.word	628
	.byte	4,0,2,35,2,12
	.byte	'REV6NP',0,1
	.word	628
	.byte	4,4,2,35,3,12
	.byte	'REV7NP',0,1
	.word	628
	.byte	4,0,2,35,3,0,13,24,215,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	47752
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_REVNP1_Bits',0,24,144,5,16,4,12
	.byte	'REV8NP',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'REV9NP',0,1
	.word	628
	.byte	4,0,2,35,0,12
	.byte	'REV10NP',0,1
	.word	628
	.byte	4,4,2,35,1,12
	.byte	'REV11NP',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'REV12NP',0,1
	.word	628
	.byte	4,4,2,35,2,12
	.byte	'REV13NP',0,1
	.word	628
	.byte	4,0,2,35,2,12
	.byte	'REV14NP',0,1
	.word	628
	.byte	4,4,2,35,3,12
	.byte	'REV15NP',0,1
	.word	628
	.byte	4,0,2,35,3,0,13,24,223,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	47967
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_SEVNP_Bits',0,24,195,5,16,4,12
	.byte	'SEV0NP',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'SEV1NP',0,1
	.word	628
	.byte	4,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	279
	.byte	24,0,2,35,0,0,13,24,255,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	48188
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_SRACT_Bits',0,24,203,5,16,4,12
	.byte	'AGSR0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'AGSR1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'AGSR2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'AGSR3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	628
	.byte	4,0,2,35,0,12
	.byte	'ASSR0',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'ASSR1',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'ASSR2',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'ASSR3',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'reserved_12',0,4
	.word	279
	.byte	20,0,2,35,0,0,13,24,135,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	48316
	.byte	4,2,35,0,0,15,36
	.word	628
	.byte	16,35,0,11
	.byte	'_Ifx_VADC_G_EMUXCTR_Bits',0,24,213,3,16,4,12
	.byte	'EMUXSET',0,1
	.word	628
	.byte	3,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	628
	.byte	5,0,2,35,0,12
	.byte	'EMUXACT',0,1
	.word	628
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,1
	.word	628
	.byte	5,0,2,35,1,12
	.byte	'EMUXCH',0,2
	.word	645
	.byte	10,6,2,35,2,12
	.byte	'EMUXMODE',0,1
	.word	628
	.byte	2,4,2,35,3,12
	.byte	'EMXCOD',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'EMXST',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'EMXCSS',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'EMXWC',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,24,247,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	48576
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_VFR_Bits',0,24,229,5,16,4,12
	.byte	'VF0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'VF1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'VF2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'VF3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'VF4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'VF5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'VF6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'VF7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'VF8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'VF9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'VF10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'VF11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'VF12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'VF13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'VF14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'VF15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,24,151,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	48839
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_G_CHCTR_Bits',0,24,193,3,16,4,12
	.byte	'ICLSEL',0,1
	.word	628
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	628
	.byte	2,4,2,35,0,12
	.byte	'BNDSELL',0,1
	.word	628
	.byte	2,2,2,35,0,12
	.byte	'BNDSELU',0,1
	.word	628
	.byte	2,0,2,35,0,12
	.byte	'CHEVMODE',0,1
	.word	628
	.byte	2,6,2,35,1,12
	.byte	'SYNC',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'REFSEL',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'BNDSELX',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'RESREG',0,1
	.word	628
	.byte	4,4,2,35,2,12
	.byte	'RESTBS',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'RESPOS',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'reserved_22',0,2
	.word	645
	.byte	6,4,2,35,2,12
	.byte	'BWDCH',0,1
	.word	628
	.byte	2,2,2,35,3,12
	.byte	'BWDEN',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'reserved_31',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,24,239,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	49176
	.byte	4,2,35,0,0,15,64
	.word	49491
	.byte	16,15,0,11
	.byte	'_Ifx_VADC_G_RCR_Bits',0,24,178,4,16,4,12
	.byte	'reserved_0',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'DRCTR',0,1
	.word	628
	.byte	4,4,2,35,2,12
	.byte	'DMM',0,1
	.word	628
	.byte	2,2,2,35,2,12
	.byte	'reserved_22',0,1
	.word	628
	.byte	2,0,2,35,2,12
	.byte	'WFR',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'FEN',0,1
	.word	628
	.byte	2,5,2,35,3,12
	.byte	'reserved_27',0,1
	.word	628
	.byte	4,1,2,35,3,12
	.byte	'SRGEN',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,24,175,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	49540
	.byte	4,2,35,0,0,15,64
	.word	49715
	.byte	16,15,0,11
	.byte	'_Ifx_VADC_G_RES_Bits',0,24,235,4,16,4,12
	.byte	'RESULT',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'DRC',0,1
	.word	628
	.byte	4,4,2,35,2,12
	.byte	'CHNR',0,2
	.word	645
	.byte	5,7,2,35,2,12
	.byte	'EMUX',0,1
	.word	628
	.byte	3,4,2,35,3,12
	.byte	'CRS',0,1
	.word	628
	.byte	2,2,2,35,3,12
	.byte	'FCR',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'VF',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,24,199,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	49764
	.byte	4,2,35,0,0,15,64
	.word	49901
	.byte	16,15,0,11
	.byte	'_Ifx_VADC_G_RESD_Bits',0,24,247,4,16,4,12
	.byte	'RESULT',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'DRC',0,1
	.word	628
	.byte	4,4,2,35,2,12
	.byte	'CHNR',0,2
	.word	645
	.byte	5,7,2,35,2,12
	.byte	'EMUX',0,1
	.word	628
	.byte	3,4,2,35,3,12
	.byte	'CRS',0,1
	.word	628
	.byte	2,2,2,35,3,12
	.byte	'FCR',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'VF',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,24,207,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	49950
	.byte	4,2,35,0,0,15,64
	.word	50088
	.byte	16,15,0,15,192,1
	.word	628
	.byte	16,191,1,0,11
	.byte	'_Ifx_VADC_G',0,24,151,11,25,128,8,14
	.byte	'ARBCFG',0
	.word	40471
	.byte	4,2,35,0,14
	.byte	'ARBPR',0
	.word	40804
	.byte	4,2,35,4,14
	.byte	'CHASS',0
	.word	41472
	.byte	4,2,35,8,14
	.byte	'RRASS',0
	.word	41859
	.byte	4,2,35,12,14
	.byte	'reserved_10',0
	.word	29216
	.byte	16,2,35,16,14
	.byte	'ICLASS',0
	.word	42121
	.byte	8,2,35,32,14
	.byte	'reserved_28',0
	.word	4445
	.byte	8,2,35,40,14
	.byte	'ALIAS',0
	.word	42241
	.byte	4,2,35,48,14
	.byte	'reserved_34',0
	.word	2626
	.byte	4,2,35,52,14
	.byte	'BOUND',0
	.word	42399
	.byte	4,2,35,56,14
	.byte	'reserved_3C',0
	.word	2626
	.byte	4,2,35,60,14
	.byte	'SYNCTR',0
	.word	42585
	.byte	4,2,35,64,14
	.byte	'reserved_44',0
	.word	2626
	.byte	4,2,35,68,14
	.byte	'BFL',0
	.word	42913
	.byte	4,2,35,72,14
	.byte	'BFLS',0
	.word	43155
	.byte	4,2,35,76,14
	.byte	'BFLC',0
	.word	43311
	.byte	4,2,35,80,14
	.byte	'BFLNP',0
	.word	43476
	.byte	4,2,35,84,14
	.byte	'reserved_58',0
	.word	43516
	.byte	40,2,35,88,14
	.byte	'QCTRL0',0
	.word	43818
	.byte	4,3,35,128,1,14
	.byte	'QMR0',0
	.word	44069
	.byte	4,3,35,132,1,14
	.byte	'QSR0',0
	.word	44268
	.byte	4,3,35,136,1,14
	.byte	'Q0R0',0
	.word	44437
	.byte	4,3,35,140,1,20
	.word	44804
	.byte	4,3,35,144,1,14
	.byte	'reserved_94',0
	.word	4785
	.byte	12,3,35,148,1,14
	.byte	'ASCTRL',0
	.word	45134
	.byte	4,3,35,160,1,14
	.byte	'ASMR',0
	.word	45419
	.byte	4,3,35,164,1,14
	.byte	'ASSEL',0
	.word	45506
	.byte	4,3,35,168,1,14
	.byte	'ASPND',0
	.word	45593
	.byte	4,3,35,172,1,14
	.byte	'reserved_B0',0
	.word	45633
	.byte	80,3,35,176,1,14
	.byte	'CEFLAG',0
	.word	45958
	.byte	4,3,35,128,2,14
	.byte	'REFLAG',0
	.word	46314
	.byte	4,3,35,132,2,14
	.byte	'SEFLAG',0
	.word	46439
	.byte	4,3,35,136,2,14
	.byte	'reserved_10C',0
	.word	2626
	.byte	4,3,35,140,2,14
	.byte	'CEFCLR',0
	.word	46795
	.byte	4,3,35,144,2,14
	.byte	'REFCLR',0
	.word	47151
	.byte	4,3,35,148,2,14
	.byte	'SEFCLR',0
	.word	47276
	.byte	4,3,35,152,2,14
	.byte	'reserved_11C',0
	.word	2626
	.byte	4,3,35,156,2,14
	.byte	'CEVNP0',0
	.word	47491
	.byte	4,3,35,160,2,14
	.byte	'CEVNP1',0
	.word	47712
	.byte	4,3,35,164,2,14
	.byte	'reserved_128',0
	.word	4445
	.byte	8,3,35,168,2,14
	.byte	'REVNP0',0
	.word	47927
	.byte	4,3,35,176,2,14
	.byte	'REVNP1',0
	.word	48148
	.byte	4,3,35,180,2,14
	.byte	'reserved_138',0
	.word	4445
	.byte	8,3,35,184,2,14
	.byte	'SEVNP',0
	.word	48276
	.byte	4,3,35,192,2,14
	.byte	'reserved_144',0
	.word	2626
	.byte	4,3,35,196,2,14
	.byte	'SRACT',0
	.word	48527
	.byte	4,3,35,200,2,14
	.byte	'reserved_14C',0
	.word	48567
	.byte	36,3,35,204,2,14
	.byte	'EMUXCTR',0
	.word	48799
	.byte	4,3,35,240,2,14
	.byte	'reserved_174',0
	.word	2626
	.byte	4,3,35,244,2,14
	.byte	'VFR',0
	.word	49136
	.byte	4,3,35,248,2,14
	.byte	'reserved_17C',0
	.word	2626
	.byte	4,3,35,252,2,14
	.byte	'CHCTR',0
	.word	49531
	.byte	64,3,35,128,3,14
	.byte	'reserved_1C0',0
	.word	32140
	.byte	64,3,35,192,3,14
	.byte	'RCR',0
	.word	49755
	.byte	64,3,35,128,4,14
	.byte	'reserved_240',0
	.word	32140
	.byte	64,3,35,192,4,14
	.byte	'RES',0
	.word	49941
	.byte	64,3,35,128,5,14
	.byte	'reserved_2C0',0
	.word	32140
	.byte	64,3,35,192,5,14
	.byte	'RESD',0
	.word	50128
	.byte	64,3,35,128,6,14
	.byte	'reserved_340',0
	.word	50137
	.byte	192,1,3,35,192,6,0,10
	.word	50148
	.byte	3
	.word	51223
	.byte	4
	.byte	'IfxVadc_configureWaitForReadMode',0,3,23,238,13,17,1,1,5
	.byte	'group',0,23,238,13,62
	.word	51228
	.byte	5
	.byte	'resultIdx',0,23,238,13,76
	.word	10509
	.byte	5
	.byte	'waitForRead',0,23,238,13,95
	.word	628
	.byte	6,0,11
	.byte	'_Ifx_VADC_CLC_Bits',0,24,164,1,16,4,12
	.byte	'DISR',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'DISS',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'EDIS',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	279
	.byte	28,0,2,35,0,0,13,24,215,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	51331
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_ID_Bits',0,24,239,6,16,4,12
	.byte	'MODREV',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'MODTYPE',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'MODNUMBER',0,2
	.word	645
	.byte	16,0,2,35,2,0,13,24,231,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	51489
	.byte	4,2,35,0,0,15,28
	.word	628
	.byte	16,27,0,11
	.byte	'_Ifx_VADC_OCS_Bits',0,24,141,7,16,4,12
	.byte	'TGS',0,1
	.word	628
	.byte	2,6,2,35,0,12
	.byte	'TGB',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'TG_P',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	279
	.byte	20,8,2,35,0,12
	.byte	'SUS',0,1
	.word	628
	.byte	4,4,2,35,3,12
	.byte	'SUS_P',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'SUSSTA',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'reserved_30',0,1
	.word	628
	.byte	2,0,2,35,3,0,13,24,135,11,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	51621
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_KRSTCLR_Bits',0,24,134,7,16,4,12
	.byte	'CLR',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,4
	.word	279
	.byte	31,0,2,35,0,0,13,24,255,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	51828
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_KRST1_Bits',0,24,255,6,16,4,12
	.byte	'RST',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,4
	.word	279
	.byte	31,0,2,35,0,0,13,24,247,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	51935
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_KRST0_Bits',0,24,247,6,16,4,12
	.byte	'RST',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'RSTSTAT',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	279
	.byte	30,0,2,35,0,0,13,24,239,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	52040
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_ACCEN0_Bits',0,24,49,16,4,12
	.byte	'EN0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'EN16',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'EN17',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'EN18',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'EN19',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'EN20',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'EN21',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'EN22',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'EN23',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'EN24',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'EN25',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'EN26',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'EN27',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'EN28',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'EN29',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'EN30',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'EN31',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,24,159,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	52164
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_GLOBCFG_Bits',0,24,132,6,16,4,12
	.byte	'DIVA',0,1
	.word	628
	.byte	5,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	628
	.byte	2,1,2,35,0,12
	.byte	'DCMSB',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'DIVD',0,1
	.word	628
	.byte	2,6,2,35,1,12
	.byte	'reserved_10',0,1
	.word	628
	.byte	2,4,2,35,1,12
	.byte	'REFPC',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'reserved_13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'LOSUP',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'DIVWC',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'DPCAL0',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'DPCAL1',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'DPCAL2',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'DPCAL3',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'reserved_20',0,2
	.word	645
	.byte	11,1,2,35,2,12
	.byte	'SUCAL',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,24,167,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	52734
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_ACCPROT0_Bits',0,24,86,16,4,12
	.byte	'APC0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'APC1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'APC2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'APC3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,2
	.word	645
	.byte	11,1,2,35,0,12
	.byte	'APEM',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'API0',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'API1',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'API2',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'API3',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'reserved_20',0,2
	.word	645
	.byte	11,1,2,35,2,12
	.byte	'APGC',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,24,167,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	53084
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_ACCPROT1_Bits',0,24,103,16,4,12
	.byte	'APS0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'APS1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'APS2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'APS3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,2
	.word	645
	.byte	11,1,2,35,0,12
	.byte	'APTF',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'APR0',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'APR1',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'APR2',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'APR3',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'reserved_20',0,2
	.word	645
	.byte	12,0,2,35,2,0,13,24,175,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	53359
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_GLOBBOUND_Bits',0,24,251,5,16,4,12
	.byte	'BOUNDARY0',0,2
	.word	645
	.byte	12,4,2,35,0,12
	.byte	'reserved_12',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'BOUNDARY1',0,2
	.word	645
	.byte	12,4,2,35,2,12
	.byte	'reserved_28',0,1
	.word	628
	.byte	4,0,2,35,3,0,13,24,159,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	53618
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_GLOBEFLAG_Bits',0,24,152,6,16,4,12
	.byte	'SEVGLB',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	628
	.byte	7,0,2,35,0,12
	.byte	'REVGLB',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'reserved_9',0,1
	.word	628
	.byte	7,0,2,35,1,12
	.byte	'SEVGLBCLR',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,1
	.word	628
	.byte	7,0,2,35,2,12
	.byte	'REVGLBCLR',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'reserved_25',0,1
	.word	628
	.byte	7,0,2,35,3,0,13,24,175,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	53778
	.byte	4,2,35,0,0,15,92
	.word	628
	.byte	16,91,0,11
	.byte	'_Ifx_VADC_GLOBEVNP_Bits',0,24,165,6,16,4,12
	.byte	'SEV0NP',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'reserved_4',0,2
	.word	645
	.byte	12,0,2,35,0,12
	.byte	'REV0NP',0,1
	.word	628
	.byte	4,4,2,35,2,12
	.byte	'reserved_20',0,2
	.word	645
	.byte	12,0,2,35,2,0,13,24,183,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	54027
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_GLOBTF_Bits',0,24,209,6,16,4,12
	.byte	'CDCH',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'CDGR',0,1
	.word	628
	.byte	4,0,2,35,0,12
	.byte	'CDEN',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'CDSEL',0,1
	.word	628
	.byte	2,5,2,35,1,12
	.byte	'reserved_11',0,1
	.word	628
	.byte	4,1,2,35,1,12
	.byte	'CDWC',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'PDD',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'MDPD',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'MDPU',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'reserved_19',0,1
	.word	628
	.byte	4,1,2,35,2,12
	.byte	'MDWC',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	8,0,2,35,3,0,13,24,215,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	54179
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_BRSSEL_Bits',0,24,158,1,16,4,12
	.byte	'CHSELGy',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,24,207,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	54461
	.byte	4,2,35,0,0,15,16
	.word	54509
	.byte	16,3,0,15,48
	.word	628
	.byte	16,47,0,11
	.byte	'_Ifx_VADC_BRSPND_Bits',0,24,152,1,16,4,12
	.byte	'CHPNDGy',0,4
	.word	279
	.byte	32,0,2,35,0,0,13,24,199,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	54567
	.byte	4,2,35,0,0,15,16
	.word	54615
	.byte	16,3,0,11
	.byte	'_Ifx_VADC_BRSCTRL_Bits',0,24,119,16,4,12
	.byte	'SRCRESREG',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	628
	.byte	4,0,2,35,0,12
	.byte	'XTSEL',0,1
	.word	628
	.byte	4,4,2,35,1,12
	.byte	'XTLVL',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'XTMODE',0,1
	.word	628
	.byte	2,1,2,35,1,12
	.byte	'XTWC',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'GTSEL',0,1
	.word	628
	.byte	4,4,2,35,2,12
	.byte	'GTLVL',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	628
	.byte	2,1,2,35,2,12
	.byte	'GTWC',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	8,0,2,35,3,0,13,24,183,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	54664
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_BRSMR_Bits',0,24,135,1,16,4,12
	.byte	'ENGT',0,1
	.word	628
	.byte	2,6,2,35,0,12
	.byte	'ENTR',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'ENSI',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'SCAN',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'LDM',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'REQGT',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'CLRPND',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'LDEV',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'reserved_10',0,1
	.word	628
	.byte	6,0,2,35,1,12
	.byte	'RPTDIS',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,2
	.word	645
	.byte	15,0,2,35,2,0,13,24,191,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	54940
	.byte	4,2,35,0,0,15,120
	.word	628
	.byte	16,119,0,11
	.byte	'_Ifx_VADC_GLOBRCR_Bits',0,24,174,6,16,4,12
	.byte	'reserved_0',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'DRCTR',0,1
	.word	628
	.byte	4,4,2,35,2,12
	.byte	'reserved_20',0,1
	.word	628
	.byte	4,0,2,35,2,12
	.byte	'WFR',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'reserved_25',0,1
	.word	628
	.byte	6,1,2,35,3,12
	.byte	'SRGEN',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,24,191,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	55233
	.byte	4,2,35,0,0,15,124
	.word	628
	.byte	16,123,0,11
	.byte	'_Ifx_VADC_GLOBRES_Bits',0,24,185,6,16,4,12
	.byte	'RESULT',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'GNR',0,1
	.word	628
	.byte	4,4,2,35,2,12
	.byte	'CHNR',0,2
	.word	645
	.byte	5,7,2,35,2,12
	.byte	'EMUX',0,1
	.word	628
	.byte	3,4,2,35,3,12
	.byte	'CRS',0,1
	.word	628
	.byte	2,2,2,35,3,12
	.byte	'FCR',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'VF',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,24,199,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	55429
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_VADC_GLOBRESD_Bits',0,24,197,6,16,4,12
	.byte	'RESULT',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'GNR',0,1
	.word	628
	.byte	4,4,2,35,2,12
	.byte	'CHNR',0,2
	.word	645
	.byte	5,7,2,35,2,12
	.byte	'EMUX',0,1
	.word	628
	.byte	3,4,2,35,3,12
	.byte	'CRS',0,1
	.word	628
	.byte	2,2,2,35,3,12
	.byte	'FCR',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'VF',0,1
	.word	628
	.byte	1,0,2,35,3,0,13,24,207,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	55608
	.byte	4,2,35,0,0,15,108
	.word	628
	.byte	16,107,0,11
	.byte	'_Ifx_VADC_EMUXSEL_Bits',0,24,174,1,16,4,12
	.byte	'EMUXGRP0',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'EMUXGRP1',0,1
	.word	628
	.byte	4,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	279
	.byte	24,0,2,35,0,0,13,24,223,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	55797
	.byte	4,2,35,0,0,15,140,1
	.word	628
	.byte	16,139,1,0,15,128,32
	.word	50148
	.byte	16,3,0,10
	.word	55940
	.byte	15,128,87
	.word	628
	.byte	16,255,86,0,11
	.byte	'_Ifx_VADC',0,24,230,11,25,128,128,1,14
	.byte	'CLC',0
	.word	51449
	.byte	4,2,35,0,14
	.byte	'reserved_4',0
	.word	2626
	.byte	4,2,35,4,14
	.byte	'ID',0
	.word	51572
	.byte	4,2,35,8,14
	.byte	'reserved_C',0
	.word	51612
	.byte	28,2,35,12,14
	.byte	'OCS',0
	.word	51788
	.byte	4,2,35,40,14
	.byte	'KRSTCLR',0
	.word	51895
	.byte	4,2,35,44,14
	.byte	'KRST1',0
	.word	52000
	.byte	4,2,35,48,14
	.byte	'KRST0',0
	.word	52124
	.byte	4,2,35,52,14
	.byte	'reserved_38',0
	.word	2626
	.byte	4,2,35,56,14
	.byte	'ACCEN0',0
	.word	52694
	.byte	4,2,35,60,14
	.byte	'reserved_40',0
	.word	32140
	.byte	64,2,35,64,14
	.byte	'GLOBCFG',0
	.word	53044
	.byte	4,3,35,128,1,14
	.byte	'reserved_84',0
	.word	2626
	.byte	4,3,35,132,1,14
	.byte	'ACCPROT0',0
	.word	53319
	.byte	4,3,35,136,1,14
	.byte	'ACCPROT1',0
	.word	53578
	.byte	4,3,35,140,1,14
	.byte	'reserved_90',0
	.word	29216
	.byte	16,3,35,144,1,14
	.byte	'GLOBICLASS',0
	.word	42121
	.byte	8,3,35,160,1,14
	.byte	'reserved_A8',0
	.word	29216
	.byte	16,3,35,168,1,14
	.byte	'GLOBBOUND',0
	.word	53738
	.byte	4,3,35,184,1,14
	.byte	'reserved_BC',0
	.word	48567
	.byte	36,3,35,188,1,14
	.byte	'GLOBEFLAG',0
	.word	53978
	.byte	4,3,35,224,1,14
	.byte	'reserved_E4',0
	.word	54018
	.byte	92,3,35,228,1,14
	.byte	'GLOBEVNP',0
	.word	54139
	.byte	4,3,35,192,2,14
	.byte	'reserved_144',0
	.word	51612
	.byte	28,3,35,196,2,14
	.byte	'GLOBTF',0
	.word	54421
	.byte	4,3,35,224,2,14
	.byte	'reserved_164',0
	.word	51612
	.byte	28,3,35,228,2,14
	.byte	'BRSSEL',0
	.word	54549
	.byte	16,3,35,128,3,14
	.byte	'reserved_190',0
	.word	54558
	.byte	48,3,35,144,3,14
	.byte	'BRSPND',0
	.word	54655
	.byte	16,3,35,192,3,14
	.byte	'reserved_1D0',0
	.word	54558
	.byte	48,3,35,208,3,14
	.byte	'BRSCTRL',0
	.word	54900
	.byte	4,3,35,128,4,14
	.byte	'BRSMR',0
	.word	55184
	.byte	4,3,35,132,4,14
	.byte	'reserved_208',0
	.word	55224
	.byte	120,3,35,136,4,14
	.byte	'GLOBRCR',0
	.word	55380
	.byte	4,3,35,128,5,14
	.byte	'reserved_284',0
	.word	55420
	.byte	124,3,35,132,5,14
	.byte	'GLOBRES',0
	.word	55568
	.byte	4,3,35,128,6,14
	.byte	'reserved_304',0
	.word	55420
	.byte	124,3,35,132,6,14
	.byte	'GLOBRESD',0
	.word	55748
	.byte	4,3,35,128,7,14
	.byte	'reserved_384',0
	.word	55788
	.byte	108,3,35,132,7,14
	.byte	'EMUXSEL',0
	.word	55889
	.byte	4,3,35,240,7,14
	.byte	'reserved_3F4',0
	.word	55929
	.byte	140,1,3,35,244,7,14
	.byte	'G',0
	.word	55950
	.byte	128,32,3,35,128,9,14
	.byte	'reserved_1480',0
	.word	55955
	.byte	128,87,3,35,128,41,0,10
	.word	55966
	.byte	3
	.word	56818
	.byte	4
	.byte	'IfxVadc_configureWaitForReadModeForGlobalResultRegister',0,3,23,244,13,17,1,1,5
	.byte	'vadc',0,23,244,13,83
	.word	56823
	.byte	5
	.byte	'waitForRead',0,23,244,13,97
	.word	628
	.byte	6,0,17,23,173,1,9,1,18
	.byte	'IfxVadc_ChannelResolution_12bit',0,0,18
	.byte	'IfxVadc_ChannelResolution_10bit',0,1,18
	.byte	'IfxVadc_ChannelResolution_8bit',0,2,18
	.byte	'IfxVadc_ChannelResolution_10bitFast',0,5,0,8
	.byte	'IfxVadc_getGlobalResolution',0,3,23,191,15,38
	.word	56929
	.byte	1,1,5
	.byte	'vadc',0,23,191,15,76
	.word	56823
	.byte	5
	.byte	'inputClassNum',0,23,191,15,88
	.word	628
	.byte	6,0,8
	.byte	'IfxVadc_getGlobalResult',0,3,23,197,15,29
	.word	55568
	.byte	1,1,5
	.byte	'vadc',0,23,197,15,63
	.word	56823
	.byte	6,0,8
	.byte	'IfxVadc_getGlobalSampleTime',0,3,23,207,15,20
	.word	177
	.byte	1,1,5
	.byte	'vadc',0,23,207,15,58
	.word	56823
	.byte	5
	.byte	'inputClassNum',0,23,207,15,70
	.word	628
	.byte	5
	.byte	'analogFrequency',0,23,207,15,93
	.word	177
	.byte	6,0,3
	.word	49901
	.byte	4
	.byte	'IfxVadc_getGroupResult',0,3,23,226,15,17,1,1,5
	.byte	'group',0,23,226,15,52
	.word	51228
	.byte	5
	.byte	'results',0,23,226,15,73
	.word	57310
	.byte	5
	.byte	'resultOffset',0,23,226,15,89
	.word	10509
	.byte	5
	.byte	'numResults',0,23,226,15,110
	.word	10509
	.byte	6,0,8
	.byte	'IfxVadc_getResult',0,3,23,166,16,25
	.word	49901
	.byte	1,1,5
	.byte	'group',0,23,166,16,55
	.word	51228
	.byte	5
	.byte	'resultIdx',0,23,166,16,69
	.word	10509
	.byte	6,0,17,25,119,9,1,18
	.byte	'IfxVadc_GroupId_0',0,0,18
	.byte	'IfxVadc_GroupId_1',0,1,18
	.byte	'IfxVadc_GroupId_2',0,2,18
	.byte	'IfxVadc_GroupId_3',0,3,18
	.byte	'IfxVadc_GroupId_global0',0,4,18
	.byte	'IfxVadc_GroupId_global1',0,5,0,4
	.byte	'IfxVadc_setBackgroundScan',0,3,23,182,17,17,1,1,5
	.byte	'vadc',0,23,182,17,53
	.word	56823
	.byte	5
	.byte	'groupId',0,23,182,17,75
	.word	57488
	.byte	5
	.byte	'channels',0,23,182,17,91
	.word	10509
	.byte	5
	.byte	'mask',0,23,182,17,108
	.word	10509
	.byte	6,0,4
	.byte	'IfxVadc_startBackgroundScan',0,3,23,158,19,17,1,1,5
	.byte	'vadc',0,23,158,19,55
	.word	56823
	.byte	6,0,8
	.byte	'IfxVadc_getDebugResult',0,3,23,182,19,26
	.word	50088
	.byte	1,1,5
	.byte	'group',0,23,182,19,61
	.word	51228
	.byte	5
	.byte	'resultIdx',0,23,182,19,75
	.word	10509
	.byte	6,0,4
	.byte	'IfxVadc_startScan',0,3,23,170,19,17,1,1,5
	.byte	'group',0,23,170,19,47
	.word	51228
	.byte	6,0,17,23,142,1,9,1,18
	.byte	'IfxVadc_ChannelId_none',0,127,18
	.byte	'IfxVadc_ChannelId_0',0,0,18
	.byte	'IfxVadc_ChannelId_1',0,1,18
	.byte	'IfxVadc_ChannelId_2',0,2,18
	.byte	'IfxVadc_ChannelId_3',0,3,18
	.byte	'IfxVadc_ChannelId_4',0,4,18
	.byte	'IfxVadc_ChannelId_5',0,5,18
	.byte	'IfxVadc_ChannelId_6',0,6,18
	.byte	'IfxVadc_ChannelId_7',0,7,18
	.byte	'IfxVadc_ChannelId_8',0,8,18
	.byte	'IfxVadc_ChannelId_9',0,9,18
	.byte	'IfxVadc_ChannelId_10',0,10,18
	.byte	'IfxVadc_ChannelId_11',0,11,18
	.byte	'IfxVadc_ChannelId_12',0,12,18
	.byte	'IfxVadc_ChannelId_13',0,13,18
	.byte	'IfxVadc_ChannelId_14',0,14,18
	.byte	'IfxVadc_ChannelId_15',0,15,0,4
	.byte	'IfxVadc_addToQueue',0,3,23,197,13,17,1,1,5
	.byte	'group',0,23,197,13,48
	.word	51228
	.byte	5
	.byte	'channel',0,23,197,13,73
	.word	57891
	.byte	5
	.byte	'options',0,23,197,13,89
	.word	10509
	.byte	6,0,4
	.byte	'IfxVadc_clearQueue',0,3,23,232,13,17,1,1,5
	.byte	'vadcG',0,23,232,13,48
	.word	51228
	.byte	5
	.byte	'flushQueue',0,23,232,13,63
	.word	628
	.byte	6,0,4
	.byte	'IfxVadc_startQueue',0,3,23,164,19,17,1,1,5
	.byte	'group',0,23,164,19,48
	.word	51228
	.byte	6,0,8
	.byte	'IfxVadc_calculateSampleTime',0,3,23,203,13,19
	.word	10509
	.byte	1,1,5
	.byte	'analogFrequency',0,23,203,13,55
	.word	177
	.byte	5
	.byte	'sampleTime',0,23,203,13,80
	.word	177
	.byte	6,0,8
	.byte	'IfxVadc_getStartupCalibration',0,3,23,212,16,20
	.word	628
	.byte	1,1,5
	.byte	'vadc',0,23,212,16,60
	.word	56823
	.byte	6,0,22
	.word	469
	.byte	23
	.byte	'__c11_atomic_thread_fence',0,1,1,1,1,24
	.word	58612
	.byte	0,10
	.word	279
	.byte	3
	.word	279
	.byte	25
	.byte	'__cmpswapw',0
	.word	58654
	.byte	1,1,1,1,26
	.byte	'p',0
	.word	58659
	.byte	26
	.byte	'value',0
	.word	279
	.byte	26
	.byte	'compare',0
	.word	279
	.byte	0,27
	.byte	'__enable',0,1,1,1,1,28
	.word	125
	.byte	29
	.word	151
	.byte	6,0,28
	.word	186
	.byte	29
	.word	218
	.byte	6,0,28
	.word	231
	.byte	6,0,28
	.word	295
	.byte	29
	.word	312
	.byte	29
	.word	328
	.byte	29
	.word	341
	.byte	6,0,28
	.word	388
	.byte	29
	.word	407
	.byte	6,0,28
	.word	423
	.byte	29
	.word	438
	.byte	29
	.word	452
	.byte	6,0,28
	.word	1215
	.byte	29
	.word	1255
	.byte	29
	.word	1273
	.byte	6,0,28
	.word	1293
	.byte	29
	.word	1336
	.byte	6,0,28
	.word	1356
	.byte	29
	.word	1394
	.byte	29
	.word	1412
	.byte	6,0,28
	.word	1432
	.byte	29
	.word	1473
	.byte	6,0,28
	.word	1493
	.byte	29
	.word	1544
	.byte	6,0,28
	.word	1564
	.byte	6,0,28
	.word	9503
	.byte	29
	.word	9535
	.byte	29
	.word	9549
	.byte	29
	.word	9567
	.byte	6,0,28
	.word	9870
	.byte	29
	.word	9903
	.byte	29
	.word	9917
	.byte	29
	.word	9935
	.byte	29
	.word	9949
	.byte	6,0,28
	.word	10069
	.byte	29
	.word	10097
	.byte	29
	.word	10111
	.byte	29
	.word	10129
	.byte	6,0,28
	.word	10147
	.byte	6,0,28
	.word	10266
	.byte	6,0,28
	.word	10300
	.byte	6,0,28
	.word	10342
	.byte	19,30
	.word	10300
	.byte	31
	.word	10340
	.byte	0,6,0,0,28
	.word	10383
	.byte	6,0,28
	.word	10417
	.byte	6,0,28
	.word	10457
	.byte	29
	.word	10490
	.byte	6,0,28
	.word	10530
	.byte	29
	.word	10571
	.byte	6,0,28
	.word	10590
	.byte	29
	.word	10645
	.byte	6,0,28
	.word	10664
	.byte	29
	.word	10704
	.byte	29
	.word	10721
	.byte	19,6,0,0,28
	.word	11079
	.byte	29
	.word	11107
	.byte	6,0,28
	.word	14557
	.byte	29
	.word	14580
	.byte	6,0,28
	.word	14595
	.byte	29
	.word	14627
	.byte	19,19,30
	.word	10147
	.byte	31
	.word	10185
	.byte	0,0,6,0,0,28
	.word	14645
	.byte	29
	.word	14673
	.byte	6,0,28
	.word	14688
	.byte	19,30
	.word	10342
	.byte	32
	.word	10379
	.byte	30
	.word	10300
	.byte	31
	.word	10340
	.byte	0,31
	.word	10380
	.byte	0,0,6,0,0,28
	.word	14721
	.byte	19,30
	.word	10383
	.byte	31
	.word	10415
	.byte	0,6,0,0,28
	.word	14750
	.byte	29
	.word	14776
	.byte	19,30
	.word	10457
	.byte	29
	.word	10490
	.byte	31
	.word	10507
	.byte	0,6,0,0,28
	.word	14814
	.byte	29
	.word	14838
	.byte	19,30
	.word	14904
	.byte	32
	.word	14920
	.byte	30
	.word	14688
	.byte	32
	.word	14717
	.byte	30
	.word	10342
	.byte	32
	.word	10379
	.byte	30
	.word	10300
	.byte	31
	.word	10340
	.byte	0,31
	.word	10380
	.byte	0,0,31
	.word	14718
	.byte	0,0,31
	.word	14921
	.byte	30
	.word	14750
	.byte	29
	.word	14776
	.byte	32
	.word	14793
	.byte	30
	.word	10457
	.byte	29
	.word	10490
	.byte	31
	.word	10507
	.byte	0,31
	.word	14794
	.byte	0,0,31
	.word	14922
	.byte	30
	.word	14557
	.byte	29
	.word	14580
	.byte	31
	.word	14593
	.byte	0,31
	.word	14923
	.byte	0,0,6,0,0,28
	.word	14859
	.byte	29
	.word	14882
	.byte	19,30
	.word	14904
	.byte	32
	.word	14920
	.byte	30
	.word	14688
	.byte	32
	.word	14717
	.byte	30
	.word	10342
	.byte	32
	.word	10379
	.byte	30
	.word	10300
	.byte	31
	.word	10340
	.byte	0,31
	.word	10380
	.byte	0,0,31
	.word	14718
	.byte	0,0,31
	.word	14921
	.byte	30
	.word	14750
	.byte	29
	.word	14776
	.byte	32
	.word	14793
	.byte	30
	.word	10457
	.byte	29
	.word	10490
	.byte	31
	.word	10507
	.byte	0,31
	.word	14794
	.byte	0,0,31
	.word	14922
	.byte	30
	.word	14557
	.byte	29
	.word	14580
	.byte	31
	.word	14593
	.byte	0,31
	.word	14923
	.byte	0,0,6,0,0,28
	.word	14904
	.byte	19,30
	.word	14688
	.byte	32
	.word	14717
	.byte	30
	.word	10342
	.byte	32
	.word	10379
	.byte	30
	.word	10300
	.byte	31
	.word	10340
	.byte	0,31
	.word	10380
	.byte	0,0,31
	.word	14718
	.byte	0,0,6,30
	.word	14750
	.byte	29
	.word	14776
	.byte	32
	.word	14793
	.byte	30
	.word	10457
	.byte	29
	.word	10490
	.byte	31
	.word	10507
	.byte	0,31
	.word	14794
	.byte	0,0,6,30
	.word	14557
	.byte	29
	.word	14580
	.byte	31
	.word	14593
	.byte	0,6,0,0,28
	.word	14926
	.byte	19,30
	.word	14557
	.byte	29
	.word	14580
	.byte	31
	.word	14593
	.byte	0,6,0,0,28
	.word	25466
	.byte	29
	.word	25507
	.byte	29
	.word	25521
	.byte	6,0,17,26,83,9,1,18
	.byte	'IfxCcu6_Index_none',0,127,18
	.byte	'IfxCcu6_Index_0',0,0,18
	.byte	'IfxCcu6_Index_1',0,1,0,33
	.byte	'IfxCcu6_getAddress',0,15,244,6,22
	.word	24928
	.byte	1,1,1,1,5
	.byte	'ccu6',0,15,244,6,55
	.word	59652
	.byte	0,28
	.word	25955
	.byte	29
	.word	26000
	.byte	29
	.word	26014
	.byte	29
	.word	26029
	.byte	6,0,17,27,92,9,1,18
	.byte	'IfxScuEru_InputChannel_0',0,0,18
	.byte	'IfxScuEru_InputChannel_1',0,1,18
	.byte	'IfxScuEru_InputChannel_2',0,2,18
	.byte	'IfxScuEru_InputChannel_3',0,3,18
	.byte	'IfxScuEru_InputChannel_4',0,4,18
	.byte	'IfxScuEru_InputChannel_5',0,5,18
	.byte	'IfxScuEru_InputChannel_6',0,6,18
	.byte	'IfxScuEru_InputChannel_7',0,7,0,34
	.byte	'IfxScuEru_clearEventFlag',0,27,189,1,17,1,1,1,1,5
	.byte	'inputChannel',0,27,189,1,65
	.word	59784
	.byte	0,33
	.byte	'IfxScuEru_getEventFlagStatus',0,27,242,1,20
	.word	628
	.byte	1,1,1,1,5
	.byte	'inputChannel',0,27,242,1,72
	.word	59784
	.byte	0,28
	.word	32688
	.byte	29
	.word	32733
	.byte	29
	.word	32747
	.byte	6,0,17,28,33,9,1,18
	.byte	'ATOM0_CH0_P00_0',0,0,18
	.byte	'ATOM0_CH0_P02_0',0,1,18
	.byte	'ATOM0_CH0_P02_8',0,2,18
	.byte	'ATOM0_CH0_P14_5',0,3,18
	.byte	'ATOM0_CH0_P21_2',0,4,18
	.byte	'ATOM0_CH0_P22_1',0,5,18
	.byte	'ATOM0_CH1_P00_1',0,6,18
	.byte	'ATOM0_CH1_P00_2',0,7,18
	.byte	'ATOM0_CH1_P02_1',0,8,18
	.byte	'ATOM0_CH1_P10_1',0,9,18
	.byte	'ATOM0_CH1_P14_4',0,10,18
	.byte	'ATOM0_CH1_P21_3',0,11,18
	.byte	'ATOM0_CH1_P22_0',0,12,18
	.byte	'ATOM0_CH1_P33_9',0,13,18
	.byte	'ATOM0_CH2_P00_3',0,14,18
	.byte	'ATOM0_CH2_P02_2',0,15,18
	.byte	'ATOM0_CH2_P10_2',0,16,18
	.byte	'ATOM0_CH2_P10_5',0,17,18
	.byte	'ATOM0_CH2_P14_3',0,18,18
	.byte	'ATOM0_CH2_P21_4',0,19,18
	.byte	'ATOM0_CH2_P33_11',0,20,18
	.byte	'ATOM0_CH3_P00_4',0,21,18
	.byte	'ATOM0_CH3_P02_3',0,22,18
	.byte	'ATOM0_CH3_P10_3',0,23,18
	.byte	'ATOM0_CH3_P10_6',0,24,18
	.byte	'ATOM0_CH3_P14_2',0,25,18
	.byte	'ATOM0_CH3_P21_5',0,26,18
	.byte	'ATOM0_CH3_P22_2',0,27,18
	.byte	'ATOM0_CH4_P00_5',0,28,18
	.byte	'ATOM0_CH4_P02_4',0,29,18
	.byte	'ATOM0_CH4_P14_1',0,30,18
	.byte	'ATOM0_CH4_P20_3',0,31,18
	.byte	'ATOM0_CH4_P21_6',0,32,18
	.byte	'ATOM0_CH4_P22_3',0,33,18
	.byte	'ATOM0_CH5_P00_6',0,34,18
	.byte	'ATOM0_CH5_P02_5',0,35,18
	.byte	'ATOM0_CH5_P21_7',0,36,18
	.byte	'ATOM0_CH5_P32_4',0,37,18
	.byte	'ATOM0_CH6_P00_7',0,38,18
	.byte	'ATOM0_CH6_P02_6',0,39,18
	.byte	'ATOM0_CH6_P20_0',0,40,18
	.byte	'ATOM0_CH6_P23_1',0,41,18
	.byte	'ATOM0_CH7_P00_8',0,42,18
	.byte	'ATOM0_CH7_P02_7',0,43,18
	.byte	'ATOM0_CH7_P20_8',0,44,18
	.byte	'ATOM1_CH0_P00_0',0,45,18
	.byte	'ATOM1_CH0_P02_0',0,46,18
	.byte	'ATOM1_CH0_P02_8',0,47,18
	.byte	'ATOM1_CH0_P15_5',0,48,18
	.byte	'ATOM1_CH0_P15_6',0,49,18
	.byte	'ATOM1_CH0_P20_12',0,50,18
	.byte	'ATOM1_CH0_P21_2',0,51,18
	.byte	'ATOM1_CH0_P22_1',0,52,18
	.byte	'ATOM1_CH1_P00_1',0,53,18
	.byte	'ATOM1_CH1_P00_2',0,54,18
	.byte	'ATOM1_CH1_P02_1',0,55,18
	.byte	'ATOM1_CH1_P10_1',0,56,18
	.byte	'ATOM1_CH1_P14_6',0,57,18
	.byte	'ATOM1_CH1_P15_7',0,58,18
	.byte	'ATOM1_CH1_P15_8',0,59,18
	.byte	'ATOM1_CH1_P20_13',0,60,18
	.byte	'ATOM1_CH1_P21_3',0,61,18
	.byte	'ATOM1_CH1_P22_0',0,62,18
	.byte	'ATOM1_CH1_P33_9',0,63,18
	.byte	'ATOM1_CH2_P00_3',0,192,0,18
	.byte	'ATOM1_CH2_P02_2',0,193,0,18
	.byte	'ATOM1_CH2_P10_2',0,194,0,18
	.byte	'ATOM1_CH2_P10_5',0,195,0,18
	.byte	'ATOM1_CH2_P14_0',0,196,0,18
	.byte	'ATOM1_CH2_P20_14',0,197,0,18
	.byte	'ATOM1_CH2_P21_4',0,198,0,18
	.byte	'ATOM1_CH2_P33_11',0,199,0,18
	.byte	'ATOM1_CH3_P00_4',0,200,0,18
	.byte	'ATOM1_CH3_P02_3',0,201,0,18
	.byte	'ATOM1_CH3_P10_3',0,202,0,18
	.byte	'ATOM1_CH3_P10_6',0,203,0,18
	.byte	'ATOM1_CH3_P15_0',0,204,0,18
	.byte	'ATOM1_CH3_P21_5',0,205,0,18
	.byte	'ATOM1_CH3_P22_2',0,206,0,18
	.byte	'ATOM1_CH4_P00_5',0,207,0,18
	.byte	'ATOM1_CH4_P02_4',0,208,0,18
	.byte	'ATOM1_CH4_P15_1',0,209,0,18
	.byte	'ATOM1_CH4_P20_3',0,210,0,18
	.byte	'ATOM1_CH4_P21_6',0,211,0,18
	.byte	'ATOM1_CH4_P22_3',0,212,0,18
	.byte	'ATOM1_CH5_P00_6',0,213,0,18
	.byte	'ATOM1_CH5_P02_5',0,214,0,18
	.byte	'ATOM1_CH5_P15_2',0,215,0,18
	.byte	'ATOM1_CH5_P20_9',0,216,0,18
	.byte	'ATOM1_CH5_P21_7',0,217,0,18
	.byte	'ATOM1_CH5_P32_4',0,218,0,18
	.byte	'ATOM1_CH6_P00_7',0,219,0,18
	.byte	'ATOM1_CH6_P02_6',0,220,0,18
	.byte	'ATOM1_CH6_P15_3',0,221,0,18
	.byte	'ATOM1_CH6_P20_0',0,222,0,18
	.byte	'ATOM1_CH6_P20_10',0,223,0,18
	.byte	'ATOM1_CH6_P23_1',0,224,0,18
	.byte	'ATOM1_CH7_P00_8',0,225,0,18
	.byte	'ATOM1_CH7_P02_7',0,226,0,18
	.byte	'ATOM1_CH7_P15_4',0,227,0,18
	.byte	'ATOM1_CH7_P20_11',0,228,0,18
	.byte	'ATOM2_CH0_P00_9',0,229,0,18
	.byte	'ATOM2_CH0_P13_3',0,230,0,18
	.byte	'ATOM2_CH0_P20_12',0,231,0,18
	.byte	'ATOM2_CH0_P33_4',0,232,0,18
	.byte	'ATOM2_CH0_P33_10',0,233,0,18
	.byte	'ATOM2_CH1_P11_2',0,234,0,18
	.byte	'ATOM2_CH1_P20_13',0,235,0,18
	.byte	'ATOM2_CH1_P33_5',0,236,0,18
	.byte	'ATOM2_CH2_P11_3',0,237,0,18
	.byte	'ATOM2_CH2_P20_14',0,238,0,18
	.byte	'ATOM2_CH2_P33_6',0,239,0,18
	.byte	'ATOM2_CH3_P00_12',0,240,0,18
	.byte	'ATOM2_CH3_P11_6',0,241,0,18
	.byte	'ATOM2_CH3_P15_0',0,242,0,18
	.byte	'ATOM2_CH3_P33_7',0,243,0,18
	.byte	'ATOM2_CH4_P11_9',0,244,0,18
	.byte	'ATOM2_CH4_P15_1',0,245,0,18
	.byte	'ATOM2_CH4_P33_8',0,246,0,18
	.byte	'ATOM2_CH4_P33_12',0,247,0,18
	.byte	'ATOM2_CH5_P11_10',0,248,0,18
	.byte	'ATOM2_CH5_P13_0',0,249,0,18
	.byte	'ATOM2_CH5_P15_2',0,250,0,18
	.byte	'ATOM2_CH5_P20_9',0,251,0,18
	.byte	'ATOM2_CH5_P33_13',0,252,0,18
	.byte	'ATOM2_CH6_P11_11',0,253,0,18
	.byte	'ATOM2_CH6_P13_1',0,254,0,18
	.byte	'ATOM2_CH6_P15_3',0,255,0,18
	.byte	'ATOM2_CH6_P20_6',0,128,1,18
	.byte	'ATOM2_CH6_P20_10',0,129,1,18
	.byte	'ATOM2_CH6_P32_0',0,130,1,18
	.byte	'ATOM2_CH7_P11_12',0,131,1,18
	.byte	'ATOM2_CH7_P13_2',0,132,1,18
	.byte	'ATOM2_CH7_P15_4',0,133,1,18
	.byte	'ATOM2_CH7_P20_7',0,134,1,18
	.byte	'ATOM2_CH7_P20_8',0,135,1,18
	.byte	'ATOM2_CH7_P20_11',0,136,1,18
	.byte	'ATOM3_CH0_P00_9',0,137,1,18
	.byte	'ATOM3_CH0_P13_3',0,138,1,18
	.byte	'ATOM3_CH0_P14_5',0,139,1,18
	.byte	'ATOM3_CH0_P15_5',0,140,1,18
	.byte	'ATOM3_CH0_P15_6',0,141,1,18
	.byte	'ATOM3_CH0_P33_4',0,142,1,18
	.byte	'ATOM3_CH0_P33_10',0,143,1,18
	.byte	'ATOM3_CH1_P11_2',0,144,1,18
	.byte	'ATOM3_CH1_P14_4',0,145,1,18
	.byte	'ATOM3_CH1_P14_6',0,146,1,18
	.byte	'ATOM3_CH1_P15_7',0,147,1,18
	.byte	'ATOM3_CH1_P15_8',0,148,1,18
	.byte	'ATOM3_CH1_P33_5',0,149,1,18
	.byte	'ATOM3_CH2_P11_3',0,150,1,18
	.byte	'ATOM3_CH2_P14_0',0,151,1,18
	.byte	'ATOM3_CH2_P14_3',0,152,1,18
	.byte	'ATOM3_CH2_P33_6',0,153,1,18
	.byte	'ATOM3_CH3_P00_12',0,154,1,18
	.byte	'ATOM3_CH3_P11_6',0,155,1,18
	.byte	'ATOM3_CH3_P14_2',0,156,1,18
	.byte	'ATOM3_CH3_P33_7',0,157,1,18
	.byte	'ATOM3_CH4_P11_9',0,158,1,18
	.byte	'ATOM3_CH4_P14_1',0,159,1,18
	.byte	'ATOM3_CH4_P33_8',0,160,1,18
	.byte	'ATOM3_CH4_P33_12',0,161,1,18
	.byte	'ATOM3_CH5_P11_10',0,162,1,18
	.byte	'ATOM3_CH5_P13_0',0,163,1,18
	.byte	'ATOM3_CH5_P33_13',0,164,1,18
	.byte	'ATOM3_CH6_P11_11',0,165,1,18
	.byte	'ATOM3_CH6_P13_1',0,166,1,18
	.byte	'ATOM3_CH6_P20_6',0,167,1,18
	.byte	'ATOM3_CH6_P32_0',0,168,1,18
	.byte	'ATOM3_CH7_P11_12',0,169,1,18
	.byte	'ATOM3_CH7_P13_2',0,170,1,18
	.byte	'ATOM3_CH7_P20_7',0,171,1,0,34
	.byte	'pwm_duty',0,28,74,6,1,1,1,1,5
	.byte	'pwmch',0,28,74,29
	.word	60145
	.byte	5
	.byte	'duty',0,28,74,43
	.word	10509
	.byte	0,28
	.word	39303
	.byte	29
	.word	39331
	.byte	29
	.word	39347
	.byte	6,0,28
	.word	39487
	.byte	29
	.word	39517
	.byte	29
	.word	39533
	.byte	6,0,28
	.word	39780
	.byte	29
	.word	39809
	.byte	29
	.word	39825
	.byte	6,0,28
	.word	40121
	.byte	29
	.word	40152
	.byte	6,0,10
	.word	628
	.byte	10
	.word	628
	.byte	21,29,252,1,9,1,12
	.byte	'parityError',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'frameError',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'rxFifoOverflow',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'rxFifoUnderflow',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'txFifoOverflow',0,1
	.word	628
	.byte	1,3,2,35,0,0,13,29,205,2,9,1,14
	.byte	'ALL',0
	.word	628
	.byte	1,2,35,0,14
	.byte	'flags',0
	.word	63499
	.byte	1,2,35,0,0,17,30,164,1,9,1,18
	.byte	'Ifx_DataBufferMode_normal',0,0,18
	.byte	'Ifx_DataBufferMode_timeStampSingle',0,1,0,10
	.word	10509
	.byte	10
	.word	14797
	.byte	21,29,215,2,9,28,14
	.byte	'asclin',0
	.word	39298
	.byte	4,2,35,0,14
	.byte	'tx',0
	.word	40116
	.byte	4,2,35,4,14
	.byte	'rx',0
	.word	40116
	.byte	4,2,35,8,14
	.byte	'txInProgress',0
	.word	63489
	.byte	1,2,35,12,14
	.byte	'rxSwFifoOverflow',0
	.word	63494
	.byte	1,2,35,13,14
	.byte	'errorFlags',0
	.word	63630
	.byte	1,2,35,14,14
	.byte	'dataBufferMode',0
	.word	63665
	.byte	1,2,35,15,14
	.byte	'sendCount',0
	.word	63737
	.byte	4,2,35,16,14
	.byte	'txTimestamp',0
	.word	63742
	.byte	8,2,35,20,0,3
	.word	63747
	.byte	34
	.byte	'IfxAsclin_Asc_isrError',0,29,146,3,17,1,1,1,1,5
	.byte	'asclin',0,29,146,3,55
	.word	63926
	.byte	0,34
	.byte	'IfxAsclin_Asc_isrReceive',0,29,153,3,17,1,1,1,1,5
	.byte	'asclin',0,29,153,3,57
	.word	63926
	.byte	0,34
	.byte	'IfxAsclin_Asc_isrTransmit',0,29,160,3,17,1,1,1,1,5
	.byte	'asclin',0,29,160,3,58
	.word	63926
	.byte	0,17,31,27,9,1,18
	.byte	'GPT12_T2',0,0,18
	.byte	'GPT12_T3',0,1,18
	.byte	'GPT12_T4',0,2,18
	.byte	'GPT12_T5',0,3,18
	.byte	'GPT12_T6',0,4,0,33
	.byte	'gpt12_get',0,31,61,7
	.word	39841
	.byte	1,1,1,1,5
	.byte	'gptn',0,31,61,27
	.word	64083
	.byte	0,34
	.byte	'gpt12_clear',0,31,62,6,1,1,1,1,5
	.byte	'gptn',0,31,62,28
	.word	64083
	.byte	0
.L339:
	.byte	7
	.byte	'char',0,1,6,22
	.word	64214
	.byte	3
	.word	64222
	.byte	34
	.byte	'lcd_showstr',0,32,113,6,1,1,1,1,5
	.byte	'x',0,32,113,25
	.word	645
	.byte	5
	.byte	'y',0,32,113,34
	.word	645
	.byte	5
	.byte	'dat',0,32,113,47
	.word	64227
	.byte	0,34
	.byte	'lcd_showint16',0,32,116,6,1,1,1,1,5
	.byte	'x',0,32,116,27
	.word	645
	.byte	5
	.byte	'y',0,32,116,36
	.word	645
	.byte	5
	.byte	'dat',0,32,116,44
	.word	39841
	.byte	0,35
	.byte	'mt9v03x_uart_callback',0,33,102,6,1,1,1,1,35
	.byte	'mt9v03x_vsync',0,33,109,6,1,1,1,1,35
	.byte	'mt9v03x_dma',0,33,110,6,1,1,1,1,35
	.byte	'wireless_uart_callback',0,34,44,7,1,1,1,1,35
	.byte	'ov7725_vsync',0,35,233,1,9,1,1,1,1,35
	.byte	'ov7725_dma',0,35,234,1,9,1,1,1,1,28
	.word	51233
	.byte	29
	.word	51274
	.byte	29
	.word	51289
	.byte	29
	.word	51308
	.byte	6,0,28
	.word	56828
	.byte	29
	.word	56892
	.byte	29
	.word	56906
	.byte	6,0,28
	.word	57075
	.byte	29
	.word	57115
	.byte	29
	.word	57129
	.byte	6,0,28
	.word	57154
	.byte	29
	.word	57190
	.byte	6,0,28
	.word	57206
	.byte	29
	.word	57246
	.byte	29
	.word	57260
	.byte	29
	.word	57283
	.byte	6,0,28
	.word	57315
	.byte	29
	.word	57346
	.byte	29
	.word	57361
	.byte	29
	.word	57378
	.byte	29
	.word	57400
	.byte	6,0,28
	.word	57422
	.byte	29
	.word	57452
	.byte	29
	.word	57467
	.byte	6,0,28
	.word	57626
	.byte	29
	.word	57660
	.byte	29
	.word	57674
	.byte	29
	.word	57691
	.byte	29
	.word	57709
	.byte	6,0,28
	.word	57725
	.byte	29
	.word	57761
	.byte	6,0,28
	.word	57777
	.byte	29
	.word	57812
	.byte	29
	.word	57827
	.byte	6,0,28
	.word	57848
	.byte	29
	.word	57874
	.byte	6,0,28
	.word	58281
	.byte	29
	.word	58308
	.byte	29
	.word	58323
	.byte	29
	.word	58340
	.byte	6,0,28
	.word	58359
	.byte	29
	.word	58386
	.byte	29
	.word	58401
	.byte	6,0,28
	.word	58423
	.byte	29
	.word	58450
	.byte	6,0,28
	.word	58467
	.byte	29
	.word	58507
	.byte	29
	.word	58532
	.byte	6,0,28
	.word	58554
	.byte	29
	.word	58596
	.byte	6,0,34
	.byte	'speed_pid',0,36,16,6,1,1,1,1,5
	.byte	'en1',0,36,16,20
	.word	469
	.byte	5
	.byte	'en2',0,36,16,28
	.word	469
	.byte	5
	.byte	's',0,36,16,36
	.word	469
	.byte	0,36
	.byte	'__wchar_t',0,37,1,1
	.word	39841
	.byte	36
	.byte	'__size_t',0,37,1,1
	.word	279
	.byte	36
	.byte	'__ptrdiff_t',0,37,1,1
	.word	469
	.byte	37,1,3
	.word	64875
	.byte	36
	.byte	'__codeptr',0,37,1,1
	.word	64877
	.byte	36
	.byte	'boolean',0,38,101,29
	.word	628
	.byte	36
	.byte	'uint8',0,38,105,29
	.word	628
	.byte	36
	.byte	'uint16',0,38,109,29
	.word	645
	.byte	36
	.byte	'uint32',0,38,113,29
	.word	10509
	.byte	36
	.byte	'uint64',0,38,118,29
	.word	357
	.byte	36
	.byte	'sint16',0,38,126,29
	.word	39841
	.byte	36
	.byte	'sint32',0,38,131,1,29
	.word	39854
	.byte	36
	.byte	'sint64',0,38,138,1,29
	.word	14797
	.byte	36
	.byte	'float32',0,38,167,1,29
	.word	177
	.byte	36
	.byte	'int8',0,39,33,29
	.word	64214
	.byte	36
	.byte	'int16',0,39,34,29
	.word	39841
	.byte	36
	.byte	'int32',0,39,35,29
	.word	39854
	.byte	36
	.byte	'int64',0,39,36,29
	.word	14797
	.byte	38
	.byte	'camera_type',0,39,114,14
	.word	628
	.byte	1,1,36
	.byte	'pvoid',0,30,57,28
	.word	383
	.byte	36
	.byte	'Ifx_TickTime',0,30,79,28
	.word	14797
	.byte	36
	.byte	'Ifx_SizeT',0,30,92,16
	.word	39841
	.byte	36
	.byte	'Ifx_Priority',0,30,103,16
	.word	645
	.byte	36
	.byte	'Ifx_TimerValue',0,30,104,16
	.word	10509
	.byte	17,30,130,1,9,1,18
	.byte	'Ifx_RxSel_a',0,0,18
	.byte	'Ifx_RxSel_b',0,1,18
	.byte	'Ifx_RxSel_c',0,2,18
	.byte	'Ifx_RxSel_d',0,3,18
	.byte	'Ifx_RxSel_e',0,4,18
	.byte	'Ifx_RxSel_f',0,5,18
	.byte	'Ifx_RxSel_g',0,6,18
	.byte	'Ifx_RxSel_h',0,7,0,36
	.byte	'Ifx_RxSel',0,30,140,1,3
	.word	65213
	.byte	36
	.byte	'Ifx_DataBufferMode',0,30,169,1,2
	.word	63665
	.byte	36
	.byte	'_iob_flag_t',0,40,82,25
	.word	645
	.byte	36
	.byte	'Ifx_ASCLIN_ACCEN0_Bits',0,21,79,3
	.word	38279
	.byte	36
	.byte	'Ifx_ASCLIN_ACCEN1_Bits',0,21,85,3
	.word	38187
	.byte	36
	.byte	'Ifx_ASCLIN_BITCON_Bits',0,21,97,3
	.word	33811
	.byte	36
	.byte	'Ifx_ASCLIN_BRD_Bits',0,21,106,3
	.word	34651
	.byte	36
	.byte	'Ifx_ASCLIN_BRG_Bits',0,21,115,3
	.word	34494
	.byte	36
	.byte	'Ifx_ASCLIN_CLC_Bits',0,21,125,3
	.word	32766
	.byte	36
	.byte	'Ifx_ASCLIN_CSR_Bits',0,21,133,1,3
	.word	37460
	.byte	36
	.byte	'Ifx_ASCLIN_DATCON_Bits',0,21,145,1,3
	.word	34297
	.byte	36
	.byte	'Ifx_ASCLIN_FLAGS_Bits',0,21,177,1,3
	.word	35307
	.byte	36
	.byte	'Ifx_ASCLIN_FLAGSCLEAR_Bits',0,21,209,1,3
	.word	36306
	.byte	36
	.byte	'Ifx_ASCLIN_FLAGSENABLE_Bits',0,21,238,1,3
	.word	36821
	.byte	36
	.byte	'Ifx_ASCLIN_FLAGSSET_Bits',0,21,142,2,3
	.word	35793
	.byte	36
	.byte	'Ifx_ASCLIN_FRAMECON_Bits',0,21,158,2,3
	.word	34032
	.byte	36
	.byte	'Ifx_ASCLIN_ID_Bits',0,21,166,2,3
	.word	33220
	.byte	36
	.byte	'Ifx_ASCLIN_IOCR_Bits',0,21,184,2,3
	.word	32925
	.byte	36
	.byte	'Ifx_ASCLIN_KRST0_Bits',0,21,192,2,3
	.word	38061
	.byte	36
	.byte	'Ifx_ASCLIN_KRST1_Bits',0,21,199,2,3
	.word	37954
	.byte	36
	.byte	'Ifx_ASCLIN_KRSTCLR_Bits',0,21,206,2,3
	.word	37845
	.byte	36
	.byte	'Ifx_ASCLIN_LIN_BTIMER_Bits',0,21,213,2,3
	.word	35005
	.byte	36
	.byte	'Ifx_ASCLIN_LIN_CON_Bits',0,21,225,2,3
	.word	34805
	.byte	36
	.byte	'Ifx_ASCLIN_LIN_HTIMER_Bits',0,21,232,2,3
	.word	35119
	.byte	36
	.byte	'Ifx_ASCLIN_OCS_Bits',0,21,242,2,3
	.word	37682
	.byte	36
	.byte	'Ifx_ASCLIN_RXDATA_Bits',0,21,248,2,3
	.word	37373
	.byte	36
	.byte	'Ifx_ASCLIN_RXDATAD_Bits',0,21,254,2,3
	.word	37583
	.byte	36
	.byte	'Ifx_ASCLIN_RXFIFOCON_Bits',0,21,140,3,3
	.word	33570
	.byte	36
	.byte	'Ifx_ASCLIN_TXDATA_Bits',0,21,146,3,3
	.word	37286
	.byte	36
	.byte	'Ifx_ASCLIN_TXFIFOCON_Bits',0,21,159,3,3
	.word	33345
	.byte	36
	.byte	'Ifx_ASCLIN_ACCEN0',0,21,172,3,3
	.word	38811
	.byte	36
	.byte	'Ifx_ASCLIN_ACCEN1',0,21,180,3,3
	.word	38239
	.byte	36
	.byte	'Ifx_ASCLIN_BITCON',0,21,188,3,3
	.word	33992
	.byte	36
	.byte	'Ifx_ASCLIN_BRD',0,21,196,3,3
	.word	34765
	.byte	36
	.byte	'Ifx_ASCLIN_BRG',0,21,204,3,3
	.word	34611
	.byte	36
	.byte	'Ifx_ASCLIN_CLC',0,21,212,3,3
	.word	32885
	.byte	36
	.byte	'Ifx_ASCLIN_CSR',0,21,220,3,3
	.word	37543
	.byte	36
	.byte	'Ifx_ASCLIN_DATCON',0,21,228,3,3
	.word	34454
	.byte	36
	.byte	'Ifx_ASCLIN_FLAGS',0,21,236,3,3
	.word	35753
	.byte	36
	.byte	'Ifx_ASCLIN_FLAGSCLEAR',0,21,244,3,3
	.word	36781
	.byte	36
	.byte	'Ifx_ASCLIN_FLAGSENABLE',0,21,252,3,3
	.word	37246
	.byte	36
	.byte	'Ifx_ASCLIN_FLAGSSET',0,21,132,4,3
	.word	36266
	.byte	36
	.byte	'Ifx_ASCLIN_FRAMECON',0,21,140,4,3
	.word	34257
	.byte	36
	.byte	'Ifx_ASCLIN_ID',0,21,148,4,3
	.word	33305
	.byte	36
	.byte	'Ifx_ASCLIN_IOCR',0,21,156,4,3
	.word	33180
	.byte	36
	.byte	'Ifx_ASCLIN_KRST0',0,21,164,4,3
	.word	38147
	.byte	36
	.byte	'Ifx_ASCLIN_KRST1',0,21,172,4,3
	.word	38021
	.byte	36
	.byte	'Ifx_ASCLIN_KRSTCLR',0,21,180,4,3
	.word	37914
	.byte	36
	.byte	'Ifx_ASCLIN_LIN_BTIMER',0,21,188,4,3
	.word	35079
	.byte	36
	.byte	'Ifx_ASCLIN_LIN_CON',0,21,196,4,3
	.word	34965
	.byte	36
	.byte	'Ifx_ASCLIN_LIN_HTIMER',0,21,204,4,3
	.word	35194
	.byte	36
	.byte	'Ifx_ASCLIN_OCS',0,21,212,4,3
	.word	37805
	.byte	36
	.byte	'Ifx_ASCLIN_RXDATA',0,21,220,4,3
	.word	37420
	.byte	36
	.byte	'Ifx_ASCLIN_RXDATAD',0,21,228,4,3
	.word	37631
	.byte	36
	.byte	'Ifx_ASCLIN_RXFIFOCON',0,21,236,4,3
	.word	33771
	.byte	36
	.byte	'Ifx_ASCLIN_TXDATA',0,21,244,4,3
	.word	37333
	.byte	36
	.byte	'Ifx_ASCLIN_TXFIFOCON',0,21,252,4,3
	.word	33530
	.byte	10
	.word	35234
	.byte	36
	.byte	'Ifx_ASCLIN_LIN',0,21,140,5,3
	.word	66998
	.byte	10
	.word	38851
	.byte	36
	.byte	'Ifx_ASCLIN',0,21,181,5,3
	.word	67027
	.byte	11
	.byte	'_Ifx_CPU_A_Bits',0,41,45,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_CPU_A_Bits',0,41,48,3
	.word	67052
	.byte	11
	.byte	'_Ifx_CPU_BIV_Bits',0,41,51,16,4,12
	.byte	'VSS',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'BIV',0,4
	.word	476
	.byte	31,0,2,35,0,0,36
	.byte	'Ifx_CPU_BIV_Bits',0,41,55,3
	.word	67113
	.byte	11
	.byte	'_Ifx_CPU_BTV_Bits',0,41,58,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'BTV',0,4
	.word	476
	.byte	31,0,2,35,0,0,36
	.byte	'Ifx_CPU_BTV_Bits',0,41,62,3
	.word	67192
	.byte	11
	.byte	'_Ifx_CPU_CCNT_Bits',0,41,65,16,4,12
	.byte	'CountValue',0,4
	.word	476
	.byte	31,1,2,35,0,12
	.byte	'SOvf',0,4
	.word	476
	.byte	1,0,2,35,0,0,36
	.byte	'Ifx_CPU_CCNT_Bits',0,41,69,3
	.word	67278
	.byte	11
	.byte	'_Ifx_CPU_CCTRL_Bits',0,41,72,16,4,12
	.byte	'CM',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'CE',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'M1',0,4
	.word	476
	.byte	3,27,2,35,0,12
	.byte	'M2',0,4
	.word	476
	.byte	3,24,2,35,0,12
	.byte	'M3',0,4
	.word	476
	.byte	3,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	476
	.byte	21,0,2,35,0,0,36
	.byte	'Ifx_CPU_CCTRL_Bits',0,41,80,3
	.word	67367
	.byte	11
	.byte	'_Ifx_CPU_COMPAT_Bits',0,41,83,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	3,29,2,35,0,12
	.byte	'RM',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'SP',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	476
	.byte	27,0,2,35,0,0,36
	.byte	'Ifx_CPU_COMPAT_Bits',0,41,89,3
	.word	67513
	.byte	11
	.byte	'_Ifx_CPU_CORE_ID_Bits',0,41,92,16,4,12
	.byte	'CORE_ID',0,4
	.word	476
	.byte	3,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	29,0,2,35,0,0,36
	.byte	'Ifx_CPU_CORE_ID_Bits',0,41,96,3
	.word	67640
	.byte	11
	.byte	'_Ifx_CPU_CPR_L_Bits',0,41,99,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	3,29,2,35,0,12
	.byte	'LOWBND',0,4
	.word	476
	.byte	29,0,2,35,0,0,36
	.byte	'Ifx_CPU_CPR_L_Bits',0,41,103,3
	.word	67738
	.byte	11
	.byte	'_Ifx_CPU_CPR_U_Bits',0,41,106,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	3,29,2,35,0,12
	.byte	'UPPBND',0,4
	.word	476
	.byte	29,0,2,35,0,0,36
	.byte	'Ifx_CPU_CPR_U_Bits',0,41,110,3
	.word	67831
	.byte	11
	.byte	'_Ifx_CPU_CPU_ID_Bits',0,41,113,16,4,12
	.byte	'MODREV',0,4
	.word	476
	.byte	8,24,2,35,0,12
	.byte	'MOD_32B',0,4
	.word	476
	.byte	8,16,2,35,0,12
	.byte	'MOD',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_CPU_CPU_ID_Bits',0,41,118,3
	.word	67924
	.byte	11
	.byte	'_Ifx_CPU_CPXE_Bits',0,41,121,16,4,12
	.byte	'XE',0,4
	.word	476
	.byte	8,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	476
	.byte	24,0,2,35,0,0,36
	.byte	'Ifx_CPU_CPXE_Bits',0,41,125,3
	.word	68031
	.byte	11
	.byte	'_Ifx_CPU_CREVT_Bits',0,41,128,1,16,4,12
	.byte	'EVTA',0,4
	.word	476
	.byte	3,29,2,35,0,12
	.byte	'BBM',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'BOD',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'SUSP',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'CNT',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	476
	.byte	24,0,2,35,0,0,36
	.byte	'Ifx_CPU_CREVT_Bits',0,41,136,1,3
	.word	68118
	.byte	11
	.byte	'_Ifx_CPU_CUS_ID_Bits',0,41,139,1,16,4,12
	.byte	'CID',0,4
	.word	476
	.byte	3,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	29,0,2,35,0,0,36
	.byte	'Ifx_CPU_CUS_ID_Bits',0,41,143,1,3
	.word	68272
	.byte	11
	.byte	'_Ifx_CPU_D_Bits',0,41,146,1,16,4,12
	.byte	'DATA',0,4
	.word	476
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_CPU_D_Bits',0,41,149,1,3
	.word	68366
	.byte	11
	.byte	'_Ifx_CPU_DATR_Bits',0,41,152,1,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	3,29,2,35,0,12
	.byte	'SBE',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	476
	.byte	5,23,2,35,0,12
	.byte	'CWE',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'CFE',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	476
	.byte	3,18,2,35,0,12
	.byte	'SOE',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'SME',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_CPU_DATR_Bits',0,41,163,1,3
	.word	68429
	.byte	11
	.byte	'_Ifx_CPU_DBGSR_Bits',0,41,166,1,16,4,12
	.byte	'DE',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'HALT',0,4
	.word	476
	.byte	2,29,2,35,0,12
	.byte	'SIH',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'SUSP',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'PREVSUSP',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'PEVT',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'EVTSRC',0,4
	.word	476
	.byte	5,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	19,0,2,35,0,0,36
	.byte	'Ifx_CPU_DBGSR_Bits',0,41,177,1,3
	.word	68647
	.byte	11
	.byte	'_Ifx_CPU_DBGTCR_Bits',0,41,180,1,16,4,12
	.byte	'DTA',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	476
	.byte	31,0,2,35,0,0,36
	.byte	'Ifx_CPU_DBGTCR_Bits',0,41,184,1,3
	.word	68862
	.byte	11
	.byte	'_Ifx_CPU_DCON0_Bits',0,41,187,1,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'DCBYP',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_CPU_DCON0_Bits',0,41,192,1,3
	.word	68956
	.byte	11
	.byte	'_Ifx_CPU_DCON2_Bits',0,41,195,1,16,4,12
	.byte	'DCACHE_SZE',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'DSCRATCH_SZE',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_CPU_DCON2_Bits',0,41,199,1,3
	.word	69072
	.byte	11
	.byte	'_Ifx_CPU_DCX_Bits',0,41,202,1,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	6,26,2,35,0,12
	.byte	'DCXValue',0,4
	.word	476
	.byte	26,0,2,35,0,0,36
	.byte	'Ifx_CPU_DCX_Bits',0,41,206,1,3
	.word	69173
	.byte	11
	.byte	'_Ifx_CPU_DEADD_Bits',0,41,209,1,16,4,12
	.byte	'ERROR_ADDRESS',0,4
	.word	476
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_CPU_DEADD_Bits',0,41,212,1,3
	.word	69266
	.byte	11
	.byte	'_Ifx_CPU_DIEAR_Bits',0,41,215,1,16,4,12
	.byte	'TA',0,4
	.word	476
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_CPU_DIEAR_Bits',0,41,218,1,3
	.word	69346
	.byte	11
	.byte	'_Ifx_CPU_DIETR_Bits',0,41,221,1,16,4,12
	.byte	'IED',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'IE_T',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'IE_C',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'IE_S',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'IE_BI',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'E_INFO',0,4
	.word	476
	.byte	6,21,2,35,0,12
	.byte	'IE_DUAL',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'IE_SP',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'IE_BS',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'reserved_14',0,4
	.word	476
	.byte	18,0,2,35,0,0,36
	.byte	'Ifx_CPU_DIETR_Bits',0,41,233,1,3
	.word	69415
	.byte	11
	.byte	'_Ifx_CPU_DMS_Bits',0,41,236,1,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'DMSValue',0,4
	.word	476
	.byte	31,0,2,35,0,0,36
	.byte	'Ifx_CPU_DMS_Bits',0,41,240,1,3
	.word	69644
	.byte	11
	.byte	'_Ifx_CPU_DPR_L_Bits',0,41,243,1,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	3,29,2,35,0,12
	.byte	'LOWBND',0,4
	.word	476
	.byte	29,0,2,35,0,0,36
	.byte	'Ifx_CPU_DPR_L_Bits',0,41,247,1,3
	.word	69737
	.byte	11
	.byte	'_Ifx_CPU_DPR_U_Bits',0,41,250,1,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	3,29,2,35,0,12
	.byte	'UPPBND',0,4
	.word	476
	.byte	29,0,2,35,0,0,36
	.byte	'Ifx_CPU_DPR_U_Bits',0,41,254,1,3
	.word	69832
	.byte	11
	.byte	'_Ifx_CPU_DPRE_Bits',0,41,129,2,16,4,12
	.byte	'RE',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_CPU_DPRE_Bits',0,41,133,2,3
	.word	69927
	.byte	11
	.byte	'_Ifx_CPU_DPWE_Bits',0,41,136,2,16,4,12
	.byte	'WE',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_CPU_DPWE_Bits',0,41,140,2,3
	.word	70017
	.byte	11
	.byte	'_Ifx_CPU_DSTR_Bits',0,41,143,2,16,4,12
	.byte	'SRE',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'GAE',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'LBE',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	3,26,2,35,0,12
	.byte	'CRE',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	476
	.byte	7,18,2,35,0,12
	.byte	'DTME',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'LOE',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'SDE',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'SCE',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'CAC',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'MPE',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'CLE',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	476
	.byte	3,8,2,35,0,12
	.byte	'ALN',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	476
	.byte	7,0,2,35,0,0,36
	.byte	'Ifx_CPU_DSTR_Bits',0,41,161,2,3
	.word	70107
	.byte	11
	.byte	'_Ifx_CPU_EXEVT_Bits',0,41,164,2,16,4,12
	.byte	'EVTA',0,4
	.word	476
	.byte	3,29,2,35,0,12
	.byte	'BBM',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'BOD',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'SUSP',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'CNT',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	476
	.byte	24,0,2,35,0,0,36
	.byte	'Ifx_CPU_EXEVT_Bits',0,41,172,2,3
	.word	70431
	.byte	11
	.byte	'_Ifx_CPU_FCX_Bits',0,41,175,2,16,4,12
	.byte	'FCXO',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'FCXS',0,4
	.word	476
	.byte	4,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	476
	.byte	12,0,2,35,0,0,36
	.byte	'Ifx_CPU_FCX_Bits',0,41,180,2,3
	.word	70585
	.byte	11
	.byte	'_Ifx_CPU_FPU_TRAP_CON_Bits',0,41,183,2,16,4,12
	.byte	'TST',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'TCL',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	6,24,2,35,0,12
	.byte	'RM',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	476
	.byte	8,14,2,35,0,12
	.byte	'FXE',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'FUE',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'FZE',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'FVE',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'FIE',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	476
	.byte	3,6,2,35,0,12
	.byte	'FX',0,4
	.word	476
	.byte	1,5,2,35,0,12
	.byte	'FU',0,4
	.word	476
	.byte	1,4,2,35,0,12
	.byte	'FZ',0,4
	.word	476
	.byte	1,3,2,35,0,12
	.byte	'FV',0,4
	.word	476
	.byte	1,2,2,35,0,12
	.byte	'FI',0,4
	.word	476
	.byte	1,1,2,35,0,12
	.byte	'reserved_31',0,4
	.word	476
	.byte	1,0,2,35,0,0,36
	.byte	'Ifx_CPU_FPU_TRAP_CON_Bits',0,41,202,2,3
	.word	70691
	.byte	11
	.byte	'_Ifx_CPU_FPU_TRAP_OPC_Bits',0,41,205,2,16,4,12
	.byte	'OPC',0,4
	.word	476
	.byte	8,24,2,35,0,12
	.byte	'FMT',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	476
	.byte	7,16,2,35,0,12
	.byte	'DREG',0,4
	.word	476
	.byte	4,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	476
	.byte	12,0,2,35,0,0,36
	.byte	'Ifx_CPU_FPU_TRAP_OPC_Bits',0,41,212,2,3
	.word	71040
	.byte	11
	.byte	'_Ifx_CPU_FPU_TRAP_PC_Bits',0,41,215,2,16,4,12
	.byte	'PC',0,4
	.word	476
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_CPU_FPU_TRAP_PC_Bits',0,41,218,2,3
	.word	71200
	.byte	11
	.byte	'_Ifx_CPU_FPU_TRAP_SRC1_Bits',0,41,221,2,16,4,12
	.byte	'SRC1',0,4
	.word	476
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_CPU_FPU_TRAP_SRC1_Bits',0,41,224,2,3
	.word	71281
	.byte	11
	.byte	'_Ifx_CPU_FPU_TRAP_SRC2_Bits',0,41,227,2,16,4,12
	.byte	'SRC2',0,4
	.word	476
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_CPU_FPU_TRAP_SRC2_Bits',0,41,230,2,3
	.word	71368
	.byte	11
	.byte	'_Ifx_CPU_FPU_TRAP_SRC3_Bits',0,41,233,2,16,4,12
	.byte	'SRC3',0,4
	.word	476
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_CPU_FPU_TRAP_SRC3_Bits',0,41,236,2,3
	.word	71455
	.byte	11
	.byte	'_Ifx_CPU_ICNT_Bits',0,41,239,2,16,4,12
	.byte	'CountValue',0,4
	.word	476
	.byte	31,1,2,35,0,12
	.byte	'SOvf',0,4
	.word	476
	.byte	1,0,2,35,0,0,36
	.byte	'Ifx_CPU_ICNT_Bits',0,41,243,2,3
	.word	71542
	.byte	11
	.byte	'_Ifx_CPU_ICR_Bits',0,41,246,2,16,4,12
	.byte	'CCPN',0,4
	.word	476
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	476
	.byte	5,17,2,35,0,12
	.byte	'IE',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'PIPN',0,4
	.word	476
	.byte	10,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	476
	.byte	6,0,2,35,0,0,36
	.byte	'Ifx_CPU_ICR_Bits',0,41,253,2,3
	.word	71633
	.byte	11
	.byte	'_Ifx_CPU_ISP_Bits',0,41,128,3,16,4,12
	.byte	'ISP',0,4
	.word	476
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_CPU_ISP_Bits',0,41,131,3,3
	.word	71776
	.byte	11
	.byte	'_Ifx_CPU_LCX_Bits',0,41,134,3,16,4,12
	.byte	'LCXO',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'LCXS',0,4
	.word	476
	.byte	4,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	476
	.byte	12,0,2,35,0,0,36
	.byte	'Ifx_CPU_LCX_Bits',0,41,139,3,3
	.word	71842
	.byte	11
	.byte	'_Ifx_CPU_M1CNT_Bits',0,41,142,3,16,4,12
	.byte	'CountValue',0,4
	.word	476
	.byte	31,1,2,35,0,12
	.byte	'SOvf',0,4
	.word	476
	.byte	1,0,2,35,0,0,36
	.byte	'Ifx_CPU_M1CNT_Bits',0,41,146,3,3
	.word	71948
	.byte	11
	.byte	'_Ifx_CPU_M2CNT_Bits',0,41,149,3,16,4,12
	.byte	'CountValue',0,4
	.word	476
	.byte	31,1,2,35,0,12
	.byte	'SOvf',0,4
	.word	476
	.byte	1,0,2,35,0,0,36
	.byte	'Ifx_CPU_M2CNT_Bits',0,41,153,3,3
	.word	72041
	.byte	11
	.byte	'_Ifx_CPU_M3CNT_Bits',0,41,156,3,16,4,12
	.byte	'CountValue',0,4
	.word	476
	.byte	31,1,2,35,0,12
	.byte	'SOvf',0,4
	.word	476
	.byte	1,0,2,35,0,0,36
	.byte	'Ifx_CPU_M3CNT_Bits',0,41,160,3,3
	.word	72134
	.byte	11
	.byte	'_Ifx_CPU_PC_Bits',0,41,163,3,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'PC',0,4
	.word	476
	.byte	31,0,2,35,0,0,36
	.byte	'Ifx_CPU_PC_Bits',0,41,167,3,3
	.word	72227
	.byte	11
	.byte	'_Ifx_CPU_PCON0_Bits',0,41,170,3,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'PCBYP',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_CPU_PCON0_Bits',0,41,175,3,3
	.word	72312
	.byte	11
	.byte	'_Ifx_CPU_PCON1_Bits',0,41,178,3,16,4,12
	.byte	'PCINV',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'PBINV',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_CPU_PCON1_Bits',0,41,183,3,3
	.word	72428
	.byte	11
	.byte	'_Ifx_CPU_PCON2_Bits',0,41,186,3,16,4,12
	.byte	'PCACHE_SZE',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'PSCRATCH_SZE',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_CPU_PCON2_Bits',0,41,190,3,3
	.word	72539
	.byte	11
	.byte	'_Ifx_CPU_PCXI_Bits',0,41,193,3,16,4,12
	.byte	'PCXO',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'PCXS',0,4
	.word	476
	.byte	4,12,2,35,0,12
	.byte	'UL',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'PIE',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'PCPN',0,4
	.word	476
	.byte	10,0,2,35,0,0,36
	.byte	'Ifx_CPU_PCXI_Bits',0,41,200,3,3
	.word	72640
	.byte	11
	.byte	'_Ifx_CPU_PIEAR_Bits',0,41,203,3,16,4,12
	.byte	'TA',0,4
	.word	476
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_CPU_PIEAR_Bits',0,41,206,3,3
	.word	72770
	.byte	11
	.byte	'_Ifx_CPU_PIETR_Bits',0,41,209,3,16,4,12
	.byte	'IED',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'IE_T',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'IE_C',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'IE_S',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'IE_BI',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'E_INFO',0,4
	.word	476
	.byte	6,21,2,35,0,12
	.byte	'IE_DUAL',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'IE_SP',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'IE_BS',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'reserved_14',0,4
	.word	476
	.byte	18,0,2,35,0,0,36
	.byte	'Ifx_CPU_PIETR_Bits',0,41,221,3,3
	.word	72839
	.byte	11
	.byte	'_Ifx_CPU_PMA0_Bits',0,41,224,3,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	13,19,2,35,0,12
	.byte	'DAC',0,4
	.word	476
	.byte	3,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_CPU_PMA0_Bits',0,41,229,3,3
	.word	73068
	.byte	11
	.byte	'_Ifx_CPU_PMA1_Bits',0,41,232,3,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	14,18,2,35,0,12
	.byte	'CAC',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_CPU_PMA1_Bits',0,41,237,3,3
	.word	73181
	.byte	11
	.byte	'_Ifx_CPU_PMA2_Bits',0,41,240,3,16,4,12
	.byte	'PSI',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_CPU_PMA2_Bits',0,41,244,3,3
	.word	73294
	.byte	11
	.byte	'_Ifx_CPU_PSTR_Bits',0,41,247,3,16,4,12
	.byte	'FRE',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'FBE',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	9,20,2,35,0,12
	.byte	'FPE',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'FME',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	476
	.byte	17,0,2,35,0,0,36
	.byte	'Ifx_CPU_PSTR_Bits',0,41,129,4,3
	.word	73385
	.byte	11
	.byte	'_Ifx_CPU_PSW_Bits',0,41,132,4,16,4,12
	.byte	'CDC',0,4
	.word	476
	.byte	7,25,2,35,0,12
	.byte	'CDE',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'GW',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'IS',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'IO',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'PRS',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'S',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	476
	.byte	12,5,2,35,0,12
	.byte	'SAV',0,4
	.word	476
	.byte	1,4,2,35,0,12
	.byte	'AV',0,4
	.word	476
	.byte	1,3,2,35,0,12
	.byte	'SV',0,4
	.word	476
	.byte	1,2,2,35,0,12
	.byte	'V',0,4
	.word	476
	.byte	1,1,2,35,0,12
	.byte	'C',0,4
	.word	476
	.byte	1,0,2,35,0,0,36
	.byte	'Ifx_CPU_PSW_Bits',0,41,147,4,3
	.word	73588
	.byte	11
	.byte	'_Ifx_CPU_SEGEN_Bits',0,41,150,4,16,4,12
	.byte	'ADFLIP',0,4
	.word	476
	.byte	8,24,2,35,0,12
	.byte	'ADTYPE',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	476
	.byte	21,1,2,35,0,12
	.byte	'AE',0,4
	.word	476
	.byte	1,0,2,35,0,0,36
	.byte	'Ifx_CPU_SEGEN_Bits',0,41,156,4,3
	.word	73831
	.byte	11
	.byte	'_Ifx_CPU_SMACON_Bits',0,41,159,4,16,4,12
	.byte	'PC',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'PT',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	5,24,2,35,0,12
	.byte	'DC',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'DT',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	476
	.byte	13,8,2,35,0,12
	.byte	'IODT',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	476
	.byte	7,0,2,35,0,0,36
	.byte	'Ifx_CPU_SMACON_Bits',0,41,171,4,3
	.word	73959
	.byte	11
	.byte	'_Ifx_CPU_SPROT_ACCENA_Bits',0,41,174,4,16,4,12
	.byte	'EN',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_CPU_SPROT_ACCENA_Bits',0,41,177,4,3
	.word	74200
	.byte	11
	.byte	'_Ifx_CPU_SPROT_ACCENB_Bits',0,41,180,4,16,4,12
	.byte	'reserved_0',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_CPU_SPROT_ACCENB_Bits',0,41,183,4,3
	.word	74283
	.byte	11
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,41,186,4,16,4,12
	.byte	'EN',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,41,189,4,3
	.word	74374
	.byte	11
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,41,192,4,16,4,12
	.byte	'reserved_0',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,41,195,4,3
	.word	74465
	.byte	11
	.byte	'_Ifx_CPU_SPROT_RGN_LA_Bits',0,41,198,4,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	5,3,2,35,0,12
	.byte	'ADDR',0,4
	.word	279
	.byte	27,0,2,35,0,0,36
	.byte	'Ifx_CPU_SPROT_RGN_LA_Bits',0,41,202,4,3
	.word	74564
	.byte	11
	.byte	'_Ifx_CPU_SPROT_RGN_UA_Bits',0,41,205,4,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	5,3,2,35,0,12
	.byte	'ADDR',0,4
	.word	279
	.byte	27,0,2,35,0,0,36
	.byte	'Ifx_CPU_SPROT_RGN_UA_Bits',0,41,209,4,3
	.word	74671
	.byte	11
	.byte	'_Ifx_CPU_SWEVT_Bits',0,41,212,4,16,4,12
	.byte	'EVTA',0,4
	.word	476
	.byte	3,29,2,35,0,12
	.byte	'BBM',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'BOD',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'SUSP',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'CNT',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	476
	.byte	24,0,2,35,0,0,36
	.byte	'Ifx_CPU_SWEVT_Bits',0,41,220,4,3
	.word	74778
	.byte	11
	.byte	'_Ifx_CPU_SYSCON_Bits',0,41,223,4,16,4,12
	.byte	'FCDSF',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'PROTEN',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'TPROTEN',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'IS',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'IT',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	476
	.byte	27,0,2,35,0,0,36
	.byte	'Ifx_CPU_SYSCON_Bits',0,41,231,4,3
	.word	74932
	.byte	11
	.byte	'_Ifx_CPU_TASK_ASI_Bits',0,41,234,4,16,4,12
	.byte	'ASI',0,4
	.word	476
	.byte	5,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	476
	.byte	27,0,2,35,0,0,36
	.byte	'Ifx_CPU_TASK_ASI_Bits',0,41,238,4,3
	.word	75093
	.byte	11
	.byte	'_Ifx_CPU_TPS_CON_Bits',0,41,241,4,16,4,12
	.byte	'TEXP0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'TEXP1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'TEXP2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	13,16,2,35,0,12
	.byte	'TTRAP',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	476
	.byte	15,0,2,35,0,0,36
	.byte	'Ifx_CPU_TPS_CON_Bits',0,41,249,4,3
	.word	75191
	.byte	11
	.byte	'_Ifx_CPU_TPS_TIMER_Bits',0,41,252,4,16,4,12
	.byte	'Timer',0,4
	.word	476
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_CPU_TPS_TIMER_Bits',0,41,255,4,3
	.word	75363
	.byte	11
	.byte	'_Ifx_CPU_TR_ADR_Bits',0,41,130,5,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_CPU_TR_ADR_Bits',0,41,133,5,3
	.word	75443
	.byte	11
	.byte	'_Ifx_CPU_TR_EVT_Bits',0,41,136,5,16,4,12
	.byte	'EVTA',0,4
	.word	476
	.byte	3,29,2,35,0,12
	.byte	'BBM',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'BOD',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'SUSP',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'CNT',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	476
	.byte	4,20,2,35,0,12
	.byte	'TYP',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'RNG',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'reserved_14',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'ASI_EN',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'ASI',0,4
	.word	476
	.byte	5,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	476
	.byte	6,5,2,35,0,12
	.byte	'AST',0,4
	.word	476
	.byte	1,4,2,35,0,12
	.byte	'ALD',0,4
	.word	476
	.byte	1,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	476
	.byte	3,0,2,35,0,0,36
	.byte	'Ifx_CPU_TR_EVT_Bits',0,41,153,5,3
	.word	75516
	.byte	11
	.byte	'_Ifx_CPU_TRIG_ACC_Bits',0,41,156,5,16,4,12
	.byte	'T0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'T1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'T2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'T3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'T4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'T5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'T6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'T7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	476
	.byte	24,0,2,35,0,0,36
	.byte	'Ifx_CPU_TRIG_ACC_Bits',0,41,167,5,3
	.word	75834
	.byte	13,41,175,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	67052
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_A',0,41,180,5,3
	.word	76029
	.byte	13,41,183,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	67113
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_BIV',0,41,188,5,3
	.word	76088
	.byte	13,41,191,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	67192
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_BTV',0,41,196,5,3
	.word	76149
	.byte	13,41,199,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	67278
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_CCNT',0,41,204,5,3
	.word	76210
	.byte	13,41,207,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	67367
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_CCTRL',0,41,212,5,3
	.word	76272
	.byte	13,41,215,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	67513
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_COMPAT',0,41,220,5,3
	.word	76335
	.byte	13,41,223,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	67640
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_CORE_ID',0,41,228,5,3
	.word	76399
	.byte	13,41,231,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	67738
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_CPR_L',0,41,236,5,3
	.word	76464
	.byte	13,41,239,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	67831
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_CPR_U',0,41,244,5,3
	.word	76527
	.byte	13,41,247,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	67924
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_CPU_ID',0,41,252,5,3
	.word	76590
	.byte	13,41,255,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	68031
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_CPXE',0,41,132,6,3
	.word	76654
	.byte	13,41,135,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	68118
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_CREVT',0,41,140,6,3
	.word	76716
	.byte	13,41,143,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	68272
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_CUS_ID',0,41,148,6,3
	.word	76779
	.byte	13,41,151,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	68366
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_D',0,41,156,6,3
	.word	76843
	.byte	13,41,159,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	68429
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_DATR',0,41,164,6,3
	.word	76902
	.byte	13,41,167,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	68647
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_DBGSR',0,41,172,6,3
	.word	76964
	.byte	13,41,175,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	68862
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_DBGTCR',0,41,180,6,3
	.word	77027
	.byte	13,41,183,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	68956
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_DCON0',0,41,188,6,3
	.word	77091
	.byte	13,41,191,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	69072
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_DCON2',0,41,196,6,3
	.word	77154
	.byte	13,41,199,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	69173
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_DCX',0,41,204,6,3
	.word	77217
	.byte	13,41,207,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	69266
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_DEADD',0,41,212,6,3
	.word	77278
	.byte	13,41,215,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	69346
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_DIEAR',0,41,220,6,3
	.word	77341
	.byte	13,41,223,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	69415
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_DIETR',0,41,228,6,3
	.word	77404
	.byte	13,41,231,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	69644
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_DMS',0,41,236,6,3
	.word	77467
	.byte	13,41,239,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	69737
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_DPR_L',0,41,244,6,3
	.word	77528
	.byte	13,41,247,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	69832
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_DPR_U',0,41,252,6,3
	.word	77591
	.byte	13,41,255,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	69927
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_DPRE',0,41,132,7,3
	.word	77654
	.byte	13,41,135,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	70017
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_DPWE',0,41,140,7,3
	.word	77716
	.byte	13,41,143,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	70107
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_DSTR',0,41,148,7,3
	.word	77778
	.byte	13,41,151,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	70431
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_EXEVT',0,41,156,7,3
	.word	77840
	.byte	13,41,159,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	70585
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_FCX',0,41,164,7,3
	.word	77903
	.byte	13,41,167,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	70691
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_FPU_TRAP_CON',0,41,172,7,3
	.word	77964
	.byte	13,41,175,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	71040
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_FPU_TRAP_OPC',0,41,180,7,3
	.word	78034
	.byte	13,41,183,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	71200
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_FPU_TRAP_PC',0,41,188,7,3
	.word	78104
	.byte	13,41,191,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	71281
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_FPU_TRAP_SRC1',0,41,196,7,3
	.word	78173
	.byte	13,41,199,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	71368
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_FPU_TRAP_SRC2',0,41,204,7,3
	.word	78244
	.byte	13,41,207,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	71455
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_FPU_TRAP_SRC3',0,41,212,7,3
	.word	78315
	.byte	13,41,215,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	71542
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_ICNT',0,41,220,7,3
	.word	78386
	.byte	13,41,223,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	71633
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_ICR',0,41,228,7,3
	.word	78448
	.byte	13,41,231,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	71776
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_ISP',0,41,236,7,3
	.word	78509
	.byte	13,41,239,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	71842
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_LCX',0,41,244,7,3
	.word	78570
	.byte	13,41,247,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	71948
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_M1CNT',0,41,252,7,3
	.word	78631
	.byte	13,41,255,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	72041
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_M2CNT',0,41,132,8,3
	.word	78694
	.byte	13,41,135,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	72134
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_M3CNT',0,41,140,8,3
	.word	78757
	.byte	13,41,143,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	72227
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_PC',0,41,148,8,3
	.word	78820
	.byte	13,41,151,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	72312
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_PCON0',0,41,156,8,3
	.word	78880
	.byte	13,41,159,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	72428
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_PCON1',0,41,164,8,3
	.word	78943
	.byte	13,41,167,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	72539
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_PCON2',0,41,172,8,3
	.word	79006
	.byte	13,41,175,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	72640
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_PCXI',0,41,180,8,3
	.word	79069
	.byte	13,41,183,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	72770
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_PIEAR',0,41,188,8,3
	.word	79131
	.byte	13,41,191,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	72839
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_PIETR',0,41,196,8,3
	.word	79194
	.byte	13,41,199,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	73068
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_PMA0',0,41,204,8,3
	.word	79257
	.byte	13,41,207,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	73181
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_PMA1',0,41,212,8,3
	.word	79319
	.byte	13,41,215,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	73294
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_PMA2',0,41,220,8,3
	.word	79381
	.byte	13,41,223,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	73385
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_PSTR',0,41,228,8,3
	.word	79443
	.byte	13,41,231,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	73588
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_PSW',0,41,236,8,3
	.word	79505
	.byte	13,41,239,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	73831
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_SEGEN',0,41,244,8,3
	.word	79566
	.byte	13,41,247,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	73959
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_SMACON',0,41,252,8,3
	.word	79629
	.byte	13,41,255,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	74200
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_SPROT_ACCENA',0,41,132,9,3
	.word	79693
	.byte	13,41,135,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	74283
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_SPROT_ACCENB',0,41,140,9,3
	.word	79763
	.byte	13,41,143,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	74374
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA',0,41,148,9,3
	.word	79833
	.byte	13,41,151,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	74465
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB',0,41,156,9,3
	.word	79907
	.byte	13,41,159,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	74564
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_SPROT_RGN_LA',0,41,164,9,3
	.word	79981
	.byte	13,41,167,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	74671
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_SPROT_RGN_UA',0,41,172,9,3
	.word	80051
	.byte	13,41,175,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	74778
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_SWEVT',0,41,180,9,3
	.word	80121
	.byte	13,41,183,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	74932
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_SYSCON',0,41,188,9,3
	.word	80184
	.byte	13,41,191,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	75093
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_TASK_ASI',0,41,196,9,3
	.word	80248
	.byte	13,41,199,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	75191
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_TPS_CON',0,41,204,9,3
	.word	80314
	.byte	13,41,207,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	75363
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_TPS_TIMER',0,41,212,9,3
	.word	80379
	.byte	13,41,215,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	75443
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_TR_ADR',0,41,220,9,3
	.word	80446
	.byte	13,41,223,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	75516
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_TR_EVT',0,41,228,9,3
	.word	80510
	.byte	13,41,231,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	75834
	.byte	4,2,35,0,0,36
	.byte	'Ifx_CPU_TRIG_ACC',0,41,236,9,3
	.word	80574
	.byte	11
	.byte	'_Ifx_CPU_CPR',0,41,247,9,25,8,14
	.byte	'L',0
	.word	76464
	.byte	4,2,35,0,14
	.byte	'U',0
	.word	76527
	.byte	4,2,35,4,0,10
	.word	80640
	.byte	36
	.byte	'Ifx_CPU_CPR',0,41,251,9,3
	.word	80682
	.byte	11
	.byte	'_Ifx_CPU_DPR',0,41,254,9,25,8,14
	.byte	'L',0
	.word	77528
	.byte	4,2,35,0,14
	.byte	'U',0
	.word	77591
	.byte	4,2,35,4,0,10
	.word	80708
	.byte	36
	.byte	'Ifx_CPU_DPR',0,41,130,10,3
	.word	80750
	.byte	11
	.byte	'_Ifx_CPU_SPROT_RGN',0,41,133,10,25,16,14
	.byte	'LA',0
	.word	79981
	.byte	4,2,35,0,14
	.byte	'UA',0
	.word	80051
	.byte	4,2,35,4,14
	.byte	'ACCENA',0
	.word	79833
	.byte	4,2,35,8,14
	.byte	'ACCENB',0
	.word	79907
	.byte	4,2,35,12,0,10
	.word	80776
	.byte	36
	.byte	'Ifx_CPU_SPROT_RGN',0,41,139,10,3
	.word	80858
	.byte	15,12
	.word	80379
	.byte	16,2,0,11
	.byte	'_Ifx_CPU_TPS',0,41,142,10,25,16,14
	.byte	'CON',0
	.word	80314
	.byte	4,2,35,0,14
	.byte	'TIMER',0
	.word	80890
	.byte	12,2,35,4,0,10
	.word	80899
	.byte	36
	.byte	'Ifx_CPU_TPS',0,41,146,10,3
	.word	80947
	.byte	11
	.byte	'_Ifx_CPU_TR',0,41,149,10,25,8,14
	.byte	'EVT',0
	.word	80510
	.byte	4,2,35,0,14
	.byte	'ADR',0
	.word	80446
	.byte	4,2,35,4,0,10
	.word	80973
	.byte	36
	.byte	'Ifx_CPU_TR',0,41,153,10,3
	.word	81018
	.byte	15,176,32
	.word	628
	.byte	16,175,32,0,15,208,223,1
	.word	628
	.byte	16,207,223,1,0,15,248,1
	.word	628
	.byte	16,247,1,0,15,244,29
	.word	628
	.byte	16,243,29,0,15,188,3
	.word	628
	.byte	16,187,3,0,15,232,3
	.word	628
	.byte	16,231,3,0,15,252,23
	.word	628
	.byte	16,251,23,0,15,228,63
	.word	628
	.byte	16,227,63,0,15,128,1
	.word	80708
	.byte	16,15,0,10
	.word	81133
	.byte	15,128,31
	.word	628
	.byte	16,255,30,0,15,64
	.word	80640
	.byte	16,7,0,10
	.word	81159
	.byte	15,192,31
	.word	628
	.byte	16,191,31,0,15,16
	.word	76654
	.byte	16,3,0,15,16
	.word	77654
	.byte	16,3,0,15,16
	.word	77716
	.byte	16,3,0,15,208,7
	.word	628
	.byte	16,207,7,0,10
	.word	80899
	.byte	15,240,23
	.word	628
	.byte	16,239,23,0,15,64
	.word	80973
	.byte	16,7,0,10
	.word	81238
	.byte	15,192,23
	.word	628
	.byte	16,191,23,0,15,232,1
	.word	628
	.byte	16,231,1,0,15,180,1
	.word	628
	.byte	16,179,1,0,15,172,1
	.word	628
	.byte	16,171,1,0,15,64
	.word	76843
	.byte	16,15,0,15,64
	.word	76029
	.byte	16,15,0,11
	.byte	'_Ifx_CPU',0,41,166,10,25,128,128,4,14
	.byte	'reserved_0',0
	.word	81043
	.byte	176,32,2,35,0,14
	.byte	'SEGEN',0
	.word	79566
	.byte	4,3,35,176,32,14
	.byte	'reserved_1034',0
	.word	81054
	.byte	208,223,1,3,35,180,32,14
	.byte	'TASK_ASI',0
	.word	80248
	.byte	4,4,35,132,128,2,14
	.byte	'reserved_8008',0
	.word	81067
	.byte	248,1,4,35,136,128,2,14
	.byte	'PMA0',0
	.word	79257
	.byte	4,4,35,128,130,2,14
	.byte	'PMA1',0
	.word	79319
	.byte	4,4,35,132,130,2,14
	.byte	'PMA2',0
	.word	79381
	.byte	4,4,35,136,130,2,14
	.byte	'reserved_810C',0
	.word	81078
	.byte	244,29,4,35,140,130,2,14
	.byte	'DCON2',0
	.word	77154
	.byte	4,4,35,128,160,2,14
	.byte	'reserved_9004',0
	.word	4445
	.byte	8,4,35,132,160,2,14
	.byte	'SMACON',0
	.word	79629
	.byte	4,4,35,140,160,2,14
	.byte	'DSTR',0
	.word	77778
	.byte	4,4,35,144,160,2,14
	.byte	'reserved_9014',0
	.word	2626
	.byte	4,4,35,148,160,2,14
	.byte	'DATR',0
	.word	76902
	.byte	4,4,35,152,160,2,14
	.byte	'DEADD',0
	.word	77278
	.byte	4,4,35,156,160,2,14
	.byte	'DIEAR',0
	.word	77341
	.byte	4,4,35,160,160,2,14
	.byte	'DIETR',0
	.word	77404
	.byte	4,4,35,164,160,2,14
	.byte	'reserved_9028',0
	.word	3816
	.byte	24,4,35,168,160,2,14
	.byte	'DCON0',0
	.word	77091
	.byte	4,4,35,192,160,2,14
	.byte	'reserved_9044',0
	.word	81089
	.byte	188,3,4,35,196,160,2,14
	.byte	'PSTR',0
	.word	79443
	.byte	4,4,35,128,164,2,14
	.byte	'PCON1',0
	.word	78943
	.byte	4,4,35,132,164,2,14
	.byte	'PCON2',0
	.word	79006
	.byte	4,4,35,136,164,2,14
	.byte	'PCON0',0
	.word	78880
	.byte	4,4,35,140,164,2,14
	.byte	'PIEAR',0
	.word	79131
	.byte	4,4,35,144,164,2,14
	.byte	'PIETR',0
	.word	79194
	.byte	4,4,35,148,164,2,14
	.byte	'reserved_9218',0
	.word	81100
	.byte	232,3,4,35,152,164,2,14
	.byte	'COMPAT',0
	.word	76335
	.byte	4,4,35,128,168,2,14
	.byte	'reserved_9404',0
	.word	81111
	.byte	252,23,4,35,132,168,2,14
	.byte	'FPU_TRAP_CON',0
	.word	77964
	.byte	4,4,35,128,192,2,14
	.byte	'FPU_TRAP_PC',0
	.word	78104
	.byte	4,4,35,132,192,2,14
	.byte	'FPU_TRAP_OPC',0
	.word	78034
	.byte	4,4,35,136,192,2,14
	.byte	'reserved_A00C',0
	.word	2626
	.byte	4,4,35,140,192,2,14
	.byte	'FPU_TRAP_SRC1',0
	.word	78173
	.byte	4,4,35,144,192,2,14
	.byte	'FPU_TRAP_SRC2',0
	.word	78244
	.byte	4,4,35,148,192,2,14
	.byte	'FPU_TRAP_SRC3',0
	.word	78315
	.byte	4,4,35,152,192,2,14
	.byte	'reserved_A01C',0
	.word	81122
	.byte	228,63,4,35,156,192,2,14
	.byte	'DPR',0
	.word	81143
	.byte	128,1,4,35,128,128,3,14
	.byte	'reserved_C080',0
	.word	81148
	.byte	128,31,4,35,128,129,3,14
	.byte	'CPR',0
	.word	81168
	.byte	64,4,35,128,160,3,14
	.byte	'reserved_D040',0
	.word	81173
	.byte	192,31,4,35,192,160,3,14
	.byte	'CPXE',0
	.word	81184
	.byte	16,4,35,128,192,3,14
	.byte	'DPRE',0
	.word	81193
	.byte	16,4,35,144,192,3,14
	.byte	'DPWE',0
	.word	81202
	.byte	16,4,35,160,192,3,14
	.byte	'reserved_E030',0
	.word	81211
	.byte	208,7,4,35,176,192,3,14
	.byte	'TPS',0
	.word	81222
	.byte	16,4,35,128,200,3,14
	.byte	'reserved_E410',0
	.word	81227
	.byte	240,23,4,35,144,200,3,14
	.byte	'TR',0
	.word	81247
	.byte	64,4,35,128,224,3,14
	.byte	'reserved_F040',0
	.word	81252
	.byte	192,23,4,35,192,224,3,14
	.byte	'CCTRL',0
	.word	76272
	.byte	4,4,35,128,248,3,14
	.byte	'CCNT',0
	.word	76210
	.byte	4,4,35,132,248,3,14
	.byte	'ICNT',0
	.word	78386
	.byte	4,4,35,136,248,3,14
	.byte	'M1CNT',0
	.word	78631
	.byte	4,4,35,140,248,3,14
	.byte	'M2CNT',0
	.word	78694
	.byte	4,4,35,144,248,3,14
	.byte	'M3CNT',0
	.word	78757
	.byte	4,4,35,148,248,3,14
	.byte	'reserved_FC18',0
	.word	81263
	.byte	232,1,4,35,152,248,3,14
	.byte	'DBGSR',0
	.word	76964
	.byte	4,4,35,128,250,3,14
	.byte	'reserved_FD04',0
	.word	2626
	.byte	4,4,35,132,250,3,14
	.byte	'EXEVT',0
	.word	77840
	.byte	4,4,35,136,250,3,14
	.byte	'CREVT',0
	.word	76716
	.byte	4,4,35,140,250,3,14
	.byte	'SWEVT',0
	.word	80121
	.byte	4,4,35,144,250,3,14
	.byte	'reserved_FD14',0
	.word	51612
	.byte	28,4,35,148,250,3,14
	.byte	'TRIG_ACC',0
	.word	80574
	.byte	4,4,35,176,250,3,14
	.byte	'reserved_FD34',0
	.word	4785
	.byte	12,4,35,180,250,3,14
	.byte	'DMS',0
	.word	77467
	.byte	4,4,35,192,250,3,14
	.byte	'DCX',0
	.word	77217
	.byte	4,4,35,196,250,3,14
	.byte	'DBGTCR',0
	.word	77027
	.byte	4,4,35,200,250,3,14
	.byte	'reserved_FD4C',0
	.word	81274
	.byte	180,1,4,35,204,250,3,14
	.byte	'PCXI',0
	.word	79069
	.byte	4,4,35,128,252,3,14
	.byte	'PSW',0
	.word	79505
	.byte	4,4,35,132,252,3,14
	.byte	'PC',0
	.word	78820
	.byte	4,4,35,136,252,3,14
	.byte	'reserved_FE0C',0
	.word	4445
	.byte	8,4,35,140,252,3,14
	.byte	'SYSCON',0
	.word	80184
	.byte	4,4,35,148,252,3,14
	.byte	'CPU_ID',0
	.word	76590
	.byte	4,4,35,152,252,3,14
	.byte	'CORE_ID',0
	.word	76399
	.byte	4,4,35,156,252,3,14
	.byte	'BIV',0
	.word	76088
	.byte	4,4,35,160,252,3,14
	.byte	'BTV',0
	.word	76149
	.byte	4,4,35,164,252,3,14
	.byte	'ISP',0
	.word	78509
	.byte	4,4,35,168,252,3,14
	.byte	'ICR',0
	.word	78448
	.byte	4,4,35,172,252,3,14
	.byte	'reserved_FE30',0
	.word	4445
	.byte	8,4,35,176,252,3,14
	.byte	'FCX',0
	.word	77903
	.byte	4,4,35,184,252,3,14
	.byte	'LCX',0
	.word	78570
	.byte	4,4,35,188,252,3,14
	.byte	'reserved_FE40',0
	.word	29216
	.byte	16,4,35,192,252,3,14
	.byte	'CUS_ID',0
	.word	76779
	.byte	4,4,35,208,252,3,14
	.byte	'reserved_FE54',0
	.word	81285
	.byte	172,1,4,35,212,252,3,14
	.byte	'D',0
	.word	81296
	.byte	64,4,35,128,254,3,14
	.byte	'reserved_FF40',0
	.word	32140
	.byte	64,4,35,192,254,3,14
	.byte	'A',0
	.word	81305
	.byte	64,4,35,128,255,3,14
	.byte	'reserved_FFC0',0
	.word	32140
	.byte	64,4,35,192,255,3,0,10
	.word	81314
	.byte	36
	.byte	'Ifx_CPU',0,41,130,11,3
	.word	83105
	.byte	17,9,127,9,1,18
	.byte	'IfxCpu_Id_0',0,0,18
	.byte	'IfxCpu_Id_1',0,1,18
	.byte	'IfxCpu_Id_none',0,2,0,36
	.byte	'IfxCpu_Id',0,9,132,1,3
	.word	83127
	.byte	36
	.byte	'IfxCpu_ResourceCpu',0,9,161,1,3
	.word	10187
	.byte	36
	.byte	'Ifx_SRC_SRCR_Bits',0,11,62,3
	.word	10740
	.byte	36
	.byte	'Ifx_SRC_SRCR',0,11,75,3
	.word	11030
	.byte	11
	.byte	'_Ifx_SRC_AGBT',0,11,86,25,4,14
	.byte	'SR',0
	.word	11030
	.byte	4,2,35,0,0,10
	.word	83272
	.byte	36
	.byte	'Ifx_SRC_AGBT',0,11,89,3
	.word	83304
	.byte	11
	.byte	'_Ifx_SRC_ASCLIN',0,11,92,25,12,14
	.byte	'TX',0
	.word	11030
	.byte	4,2,35,0,14
	.byte	'RX',0
	.word	11030
	.byte	4,2,35,4,14
	.byte	'ERR',0
	.word	11030
	.byte	4,2,35,8,0,10
	.word	83330
	.byte	36
	.byte	'Ifx_SRC_ASCLIN',0,11,97,3
	.word	83389
	.byte	11
	.byte	'_Ifx_SRC_BCUSPB',0,11,100,25,4,14
	.byte	'SBSRC',0
	.word	11030
	.byte	4,2,35,0,0,10
	.word	83417
	.byte	36
	.byte	'Ifx_SRC_BCUSPB',0,11,103,3
	.word	83454
	.byte	15,64
	.word	11030
	.byte	16,15,0,11
	.byte	'_Ifx_SRC_CAN',0,11,106,25,64,14
	.byte	'INT',0
	.word	83482
	.byte	64,2,35,0,0,10
	.word	83491
	.byte	36
	.byte	'Ifx_SRC_CAN',0,11,109,3
	.word	83523
	.byte	11
	.byte	'_Ifx_SRC_CCU6',0,11,112,25,16,14
	.byte	'SR0',0
	.word	11030
	.byte	4,2,35,0,14
	.byte	'SR1',0
	.word	11030
	.byte	4,2,35,4,14
	.byte	'SR2',0
	.word	11030
	.byte	4,2,35,8,14
	.byte	'SR3',0
	.word	11030
	.byte	4,2,35,12,0,10
	.word	83548
	.byte	36
	.byte	'Ifx_SRC_CCU6',0,11,118,3
	.word	83620
	.byte	15,8
	.word	11030
	.byte	16,1,0,11
	.byte	'_Ifx_SRC_CERBERUS',0,11,121,25,8,14
	.byte	'SR',0
	.word	83646
	.byte	8,2,35,0,0,10
	.word	83655
	.byte	36
	.byte	'Ifx_SRC_CERBERUS',0,11,124,3
	.word	83691
	.byte	11
	.byte	'_Ifx_SRC_CIF',0,11,127,25,16,14
	.byte	'MI',0
	.word	11030
	.byte	4,2,35,0,14
	.byte	'MIEP',0
	.word	11030
	.byte	4,2,35,4,14
	.byte	'ISP',0
	.word	11030
	.byte	4,2,35,8,14
	.byte	'MJPEG',0
	.word	11030
	.byte	4,2,35,12,0,10
	.word	83721
	.byte	36
	.byte	'Ifx_SRC_CIF',0,11,133,1,3
	.word	83794
	.byte	11
	.byte	'_Ifx_SRC_CPU',0,11,136,1,25,4,14
	.byte	'SBSRC',0
	.word	11030
	.byte	4,2,35,0,0,10
	.word	83820
	.byte	36
	.byte	'Ifx_SRC_CPU',0,11,139,1,3
	.word	83855
	.byte	15,192,1
	.word	11030
	.byte	16,47,0,11
	.byte	'_Ifx_SRC_DMA',0,11,142,1,25,208,1,14
	.byte	'ERR',0
	.word	11030
	.byte	4,2,35,0,14
	.byte	'reserved_4',0
	.word	4785
	.byte	12,2,35,4,14
	.byte	'CH',0
	.word	83881
	.byte	192,1,2,35,16,0,10
	.word	83891
	.byte	36
	.byte	'Ifx_SRC_DMA',0,11,147,1,3
	.word	83958
	.byte	11
	.byte	'_Ifx_SRC_DSADC',0,11,150,1,25,8,14
	.byte	'SRM',0
	.word	11030
	.byte	4,2,35,0,14
	.byte	'SRA',0
	.word	11030
	.byte	4,2,35,4,0,10
	.word	83984
	.byte	36
	.byte	'Ifx_SRC_DSADC',0,11,154,1,3
	.word	84032
	.byte	11
	.byte	'_Ifx_SRC_EMEM',0,11,157,1,25,4,14
	.byte	'SR',0
	.word	11030
	.byte	4,2,35,0,0,10
	.word	84060
	.byte	36
	.byte	'Ifx_SRC_EMEM',0,11,160,1,3
	.word	84093
	.byte	11
	.byte	'_Ifx_SRC_ERAY',0,11,163,1,25,80,14
	.byte	'INT',0
	.word	83646
	.byte	8,2,35,0,14
	.byte	'TINT',0
	.word	83646
	.byte	8,2,35,8,14
	.byte	'NDAT',0
	.word	83646
	.byte	8,2,35,16,14
	.byte	'MBSC',0
	.word	83646
	.byte	8,2,35,24,14
	.byte	'OBUSY',0
	.word	11030
	.byte	4,2,35,32,14
	.byte	'IBUSY',0
	.word	11030
	.byte	4,2,35,36,14
	.byte	'reserved_28',0
	.word	43516
	.byte	40,2,35,40,0,10
	.word	84120
	.byte	36
	.byte	'Ifx_SRC_ERAY',0,11,172,1,3
	.word	84247
	.byte	11
	.byte	'_Ifx_SRC_ETH',0,11,175,1,25,4,14
	.byte	'SR',0
	.word	11030
	.byte	4,2,35,0,0,10
	.word	84274
	.byte	36
	.byte	'Ifx_SRC_ETH',0,11,178,1,3
	.word	84306
	.byte	11
	.byte	'_Ifx_SRC_FCE',0,11,181,1,25,4,14
	.byte	'SR',0
	.word	11030
	.byte	4,2,35,0,0,10
	.word	84332
	.byte	36
	.byte	'Ifx_SRC_FCE',0,11,184,1,3
	.word	84364
	.byte	11
	.byte	'_Ifx_SRC_FFT',0,11,187,1,25,12,14
	.byte	'DONE',0
	.word	11030
	.byte	4,2,35,0,14
	.byte	'ERR',0
	.word	11030
	.byte	4,2,35,4,14
	.byte	'RFS',0
	.word	11030
	.byte	4,2,35,8,0,10
	.word	84390
	.byte	36
	.byte	'Ifx_SRC_FFT',0,11,192,1,3
	.word	84450
	.byte	11
	.byte	'_Ifx_SRC_GPSR',0,11,195,1,25,32,14
	.byte	'SR0',0
	.word	11030
	.byte	4,2,35,0,14
	.byte	'SR1',0
	.word	11030
	.byte	4,2,35,4,14
	.byte	'SR2',0
	.word	11030
	.byte	4,2,35,8,14
	.byte	'SR3',0
	.word	11030
	.byte	4,2,35,12,14
	.byte	'reserved_10',0
	.word	29216
	.byte	16,2,35,16,0,10
	.word	84476
	.byte	36
	.byte	'Ifx_SRC_GPSR',0,11,202,1,3
	.word	84570
	.byte	11
	.byte	'_Ifx_SRC_GPT12',0,11,205,1,25,48,14
	.byte	'CIRQ',0
	.word	11030
	.byte	4,2,35,0,14
	.byte	'T2',0
	.word	11030
	.byte	4,2,35,4,14
	.byte	'T3',0
	.word	11030
	.byte	4,2,35,8,14
	.byte	'T4',0
	.word	11030
	.byte	4,2,35,12,14
	.byte	'T5',0
	.word	11030
	.byte	4,2,35,16,14
	.byte	'T6',0
	.word	11030
	.byte	4,2,35,20,14
	.byte	'reserved_18',0
	.word	3816
	.byte	24,2,35,24,0,10
	.word	84597
	.byte	36
	.byte	'Ifx_SRC_GPT12',0,11,214,1,3
	.word	84714
	.byte	15,12
	.word	11030
	.byte	16,2,0,15,32
	.word	11030
	.byte	16,7,0,15,32
	.word	84751
	.byte	16,0,0,15,88
	.word	628
	.byte	16,87,0,15,108
	.word	11030
	.byte	16,26,0,15,96
	.word	628
	.byte	16,95,0,15,96
	.word	84751
	.byte	16,2,0,15,160,3
	.word	628
	.byte	16,159,3,0,15,64
	.word	84751
	.byte	16,1,0,15,192,3
	.word	628
	.byte	16,191,3,0,15,16
	.word	11030
	.byte	16,3,0,15,64
	.word	84836
	.byte	16,3,0,15,192,2
	.word	628
	.byte	16,191,2,0,11
	.byte	'_Ifx_SRC_GTM',0,11,217,1,25,204,18,14
	.byte	'AEIIRQ',0
	.word	11030
	.byte	4,2,35,0,14
	.byte	'ARUIRQ',0
	.word	84742
	.byte	12,2,35,4,14
	.byte	'reserved_10',0
	.word	2626
	.byte	4,2,35,16,14
	.byte	'BRCIRQ',0
	.word	11030
	.byte	4,2,35,20,14
	.byte	'CMPIRQ',0
	.word	11030
	.byte	4,2,35,24,14
	.byte	'SPEIRQ',0
	.word	83646
	.byte	8,2,35,28,14
	.byte	'reserved_24',0
	.word	4445
	.byte	8,2,35,36,14
	.byte	'PSM',0
	.word	84760
	.byte	32,2,35,44,14
	.byte	'reserved_4C',0
	.word	84769
	.byte	88,2,35,76,14
	.byte	'DPLL',0
	.word	84778
	.byte	108,3,35,164,1,14
	.byte	'reserved_110',0
	.word	84787
	.byte	96,3,35,144,2,14
	.byte	'ERR',0
	.word	11030
	.byte	4,3,35,240,2,14
	.byte	'reserved_174',0
	.word	4785
	.byte	12,3,35,244,2,14
	.byte	'TIM',0
	.word	84796
	.byte	96,3,35,128,3,14
	.byte	'reserved_1E0',0
	.word	84805
	.byte	160,3,3,35,224,3,14
	.byte	'MCS',0
	.word	84796
	.byte	96,3,35,128,7,14
	.byte	'reserved_3E0',0
	.word	84805
	.byte	160,3,3,35,224,7,14
	.byte	'TOM',0
	.word	84816
	.byte	64,3,35,128,11,14
	.byte	'reserved_5C0',0
	.word	84825
	.byte	192,3,3,35,192,11,14
	.byte	'ATOM',0
	.word	84845
	.byte	64,3,35,128,15,14
	.byte	'reserved_7C0',0
	.word	84854
	.byte	192,2,3,35,192,15,14
	.byte	'MCSW0',0
	.word	84742
	.byte	12,3,35,128,18,14
	.byte	'reserved_90C',0
	.word	22855
	.byte	52,3,35,140,18,14
	.byte	'MCSW1',0
	.word	84742
	.byte	12,3,35,192,18,0,10
	.word	84865
	.byte	36
	.byte	'Ifx_SRC_GTM',0,11,243,1,3
	.word	85325
	.byte	11
	.byte	'_Ifx_SRC_HSCT',0,11,246,1,25,4,14
	.byte	'SR',0
	.word	11030
	.byte	4,2,35,0,0,10
	.word	85351
	.byte	36
	.byte	'Ifx_SRC_HSCT',0,11,249,1,3
	.word	85384
	.byte	11
	.byte	'_Ifx_SRC_HSSL',0,11,252,1,25,16,14
	.byte	'COK',0
	.word	11030
	.byte	4,2,35,0,14
	.byte	'RDI',0
	.word	11030
	.byte	4,2,35,4,14
	.byte	'ERR',0
	.word	11030
	.byte	4,2,35,8,14
	.byte	'TRG',0
	.word	11030
	.byte	4,2,35,12,0,10
	.word	85411
	.byte	36
	.byte	'Ifx_SRC_HSSL',0,11,130,2,3
	.word	85484
	.byte	15,56
	.word	628
	.byte	16,55,0,11
	.byte	'_Ifx_SRC_I2C',0,11,133,2,25,80,14
	.byte	'BREQ',0
	.word	11030
	.byte	4,2,35,0,14
	.byte	'LBREQ',0
	.word	11030
	.byte	4,2,35,4,14
	.byte	'SREQ',0
	.word	11030
	.byte	4,2,35,8,14
	.byte	'LSREQ',0
	.word	11030
	.byte	4,2,35,12,14
	.byte	'ERR',0
	.word	11030
	.byte	4,2,35,16,14
	.byte	'P',0
	.word	11030
	.byte	4,2,35,20,14
	.byte	'reserved_18',0
	.word	85511
	.byte	56,2,35,24,0,10
	.word	85520
	.byte	36
	.byte	'Ifx_SRC_I2C',0,11,142,2,3
	.word	85643
	.byte	11
	.byte	'_Ifx_SRC_LMU',0,11,145,2,25,4,14
	.byte	'SR',0
	.word	11030
	.byte	4,2,35,0,0,10
	.word	85669
	.byte	36
	.byte	'Ifx_SRC_LMU',0,11,148,2,3
	.word	85701
	.byte	11
	.byte	'_Ifx_SRC_MSC',0,11,151,2,25,20,14
	.byte	'SR0',0
	.word	11030
	.byte	4,2,35,0,14
	.byte	'SR1',0
	.word	11030
	.byte	4,2,35,4,14
	.byte	'SR2',0
	.word	11030
	.byte	4,2,35,8,14
	.byte	'SR3',0
	.word	11030
	.byte	4,2,35,12,14
	.byte	'SR4',0
	.word	11030
	.byte	4,2,35,16,0,10
	.word	85727
	.byte	36
	.byte	'Ifx_SRC_MSC',0,11,158,2,3
	.word	85812
	.byte	11
	.byte	'_Ifx_SRC_PMU',0,11,161,2,25,4,14
	.byte	'SR',0
	.word	11030
	.byte	4,2,35,0,0,10
	.word	85838
	.byte	36
	.byte	'Ifx_SRC_PMU',0,11,164,2,3
	.word	85870
	.byte	11
	.byte	'_Ifx_SRC_PSI5',0,11,167,2,25,32,14
	.byte	'SR',0
	.word	84751
	.byte	32,2,35,0,0,10
	.word	85896
	.byte	36
	.byte	'Ifx_SRC_PSI5',0,11,170,2,3
	.word	85929
	.byte	11
	.byte	'_Ifx_SRC_PSI5S',0,11,173,2,25,32,14
	.byte	'SR',0
	.word	84751
	.byte	32,2,35,0,0,10
	.word	85956
	.byte	36
	.byte	'Ifx_SRC_PSI5S',0,11,176,2,3
	.word	85990
	.byte	11
	.byte	'_Ifx_SRC_QSPI',0,11,179,2,25,24,14
	.byte	'TX',0
	.word	11030
	.byte	4,2,35,0,14
	.byte	'RX',0
	.word	11030
	.byte	4,2,35,4,14
	.byte	'ERR',0
	.word	11030
	.byte	4,2,35,8,14
	.byte	'PT',0
	.word	11030
	.byte	4,2,35,12,14
	.byte	'HC',0
	.word	11030
	.byte	4,2,35,16,14
	.byte	'U',0
	.word	11030
	.byte	4,2,35,20,0,10
	.word	86018
	.byte	36
	.byte	'Ifx_SRC_QSPI',0,11,187,2,3
	.word	86111
	.byte	11
	.byte	'_Ifx_SRC_SCR',0,11,190,2,25,4,14
	.byte	'SR',0
	.word	11030
	.byte	4,2,35,0,0,10
	.word	86138
	.byte	36
	.byte	'Ifx_SRC_SCR',0,11,193,2,3
	.word	86170
	.byte	11
	.byte	'_Ifx_SRC_SCU',0,11,196,2,25,20,14
	.byte	'DTS',0
	.word	11030
	.byte	4,2,35,0,14
	.byte	'ERU',0
	.word	84836
	.byte	16,2,35,4,0,10
	.word	86196
	.byte	36
	.byte	'Ifx_SRC_SCU',0,11,200,2,3
	.word	86242
	.byte	15,24
	.word	11030
	.byte	16,5,0,11
	.byte	'_Ifx_SRC_SENT',0,11,203,2,25,24,14
	.byte	'SR',0
	.word	86268
	.byte	24,2,35,0,0,10
	.word	86277
	.byte	36
	.byte	'Ifx_SRC_SENT',0,11,206,2,3
	.word	86310
	.byte	11
	.byte	'_Ifx_SRC_SMU',0,11,209,2,25,12,14
	.byte	'SR',0
	.word	84742
	.byte	12,2,35,0,0,10
	.word	86337
	.byte	36
	.byte	'Ifx_SRC_SMU',0,11,212,2,3
	.word	86369
	.byte	11
	.byte	'_Ifx_SRC_STM',0,11,215,2,25,8,14
	.byte	'SR0',0
	.word	11030
	.byte	4,2,35,0,14
	.byte	'SR1',0
	.word	11030
	.byte	4,2,35,4,0,10
	.word	86395
	.byte	36
	.byte	'Ifx_SRC_STM',0,11,219,2,3
	.word	86441
	.byte	11
	.byte	'_Ifx_SRC_VADCCG',0,11,222,2,25,16,14
	.byte	'SR0',0
	.word	11030
	.byte	4,2,35,0,14
	.byte	'SR1',0
	.word	11030
	.byte	4,2,35,4,14
	.byte	'SR2',0
	.word	11030
	.byte	4,2,35,8,14
	.byte	'SR3',0
	.word	11030
	.byte	4,2,35,12,0,10
	.word	86467
	.byte	36
	.byte	'Ifx_SRC_VADCCG',0,11,228,2,3
	.word	86542
	.byte	11
	.byte	'_Ifx_SRC_VADCG',0,11,231,2,25,16,14
	.byte	'SR0',0
	.word	11030
	.byte	4,2,35,0,14
	.byte	'SR1',0
	.word	11030
	.byte	4,2,35,4,14
	.byte	'SR2',0
	.word	11030
	.byte	4,2,35,8,14
	.byte	'SR3',0
	.word	11030
	.byte	4,2,35,12,0,10
	.word	86571
	.byte	36
	.byte	'Ifx_SRC_VADCG',0,11,237,2,3
	.word	86645
	.byte	11
	.byte	'_Ifx_SRC_XBAR',0,11,240,2,25,4,14
	.byte	'SRC',0
	.word	11030
	.byte	4,2,35,0,0,10
	.word	86673
	.byte	36
	.byte	'Ifx_SRC_XBAR',0,11,243,2,3
	.word	86707
	.byte	15,4
	.word	83272
	.byte	16,0,0,10
	.word	86734
	.byte	11
	.byte	'_Ifx_SRC_GAGBT',0,11,128,3,25,4,14
	.byte	'AGBT',0
	.word	86743
	.byte	4,2,35,0,0,10
	.word	86748
	.byte	36
	.byte	'Ifx_SRC_GAGBT',0,11,131,3,3
	.word	86784
	.byte	15,48
	.word	83330
	.byte	16,3,0,10
	.word	86812
	.byte	11
	.byte	'_Ifx_SRC_GASCLIN',0,11,134,3,25,48,14
	.byte	'ASCLIN',0
	.word	86821
	.byte	48,2,35,0,0,10
	.word	86826
	.byte	36
	.byte	'Ifx_SRC_GASCLIN',0,11,137,3,3
	.word	86866
	.byte	10
	.word	83417
	.byte	11
	.byte	'_Ifx_SRC_GBCU',0,11,140,3,25,4,14
	.byte	'SPB',0
	.word	86896
	.byte	4,2,35,0,0,10
	.word	86901
	.byte	36
	.byte	'Ifx_SRC_GBCU',0,11,143,3,3
	.word	86935
	.byte	15,64
	.word	83491
	.byte	16,0,0,10
	.word	86962
	.byte	11
	.byte	'_Ifx_SRC_GCAN',0,11,146,3,25,64,14
	.byte	'CAN',0
	.word	86971
	.byte	64,2,35,0,0,10
	.word	86976
	.byte	36
	.byte	'Ifx_SRC_GCAN',0,11,149,3,3
	.word	87010
	.byte	15,32
	.word	83548
	.byte	16,1,0,10
	.word	87037
	.byte	11
	.byte	'_Ifx_SRC_GCCU6',0,11,152,3,25,32,14
	.byte	'CCU6',0
	.word	87046
	.byte	32,2,35,0,0,10
	.word	87051
	.byte	36
	.byte	'Ifx_SRC_GCCU6',0,11,155,3,3
	.word	87087
	.byte	10
	.word	83655
	.byte	11
	.byte	'_Ifx_SRC_GCERBERUS',0,11,158,3,25,8,14
	.byte	'CERBERUS',0
	.word	87115
	.byte	8,2,35,0,0,10
	.word	87120
	.byte	36
	.byte	'Ifx_SRC_GCERBERUS',0,11,161,3,3
	.word	87164
	.byte	15,16
	.word	83721
	.byte	16,0,0,10
	.word	87196
	.byte	11
	.byte	'_Ifx_SRC_GCIF',0,11,164,3,25,16,14
	.byte	'CIF',0
	.word	87205
	.byte	16,2,35,0,0,10
	.word	87210
	.byte	36
	.byte	'Ifx_SRC_GCIF',0,11,167,3,3
	.word	87244
	.byte	15,8
	.word	83820
	.byte	16,1,0,10
	.word	87271
	.byte	11
	.byte	'_Ifx_SRC_GCPU',0,11,170,3,25,8,14
	.byte	'CPU',0
	.word	87280
	.byte	8,2,35,0,0,10
	.word	87285
	.byte	36
	.byte	'Ifx_SRC_GCPU',0,11,173,3,3
	.word	87319
	.byte	15,208,1
	.word	83891
	.byte	16,0,0,10
	.word	87346
	.byte	11
	.byte	'_Ifx_SRC_GDMA',0,11,176,3,25,208,1,14
	.byte	'DMA',0
	.word	87356
	.byte	208,1,2,35,0,0,10
	.word	87361
	.byte	36
	.byte	'Ifx_SRC_GDMA',0,11,179,3,3
	.word	87397
	.byte	10
	.word	83984
	.byte	10
	.word	83984
	.byte	10
	.word	83984
	.byte	11
	.byte	'_Ifx_SRC_GDSADC',0,11,182,3,25,32,14
	.byte	'DSADC0',0
	.word	87424
	.byte	8,2,35,0,14
	.byte	'reserved_8',0
	.word	4445
	.byte	8,2,35,8,14
	.byte	'DSADC2',0
	.word	87429
	.byte	8,2,35,16,14
	.byte	'DSADC3',0
	.word	87434
	.byte	8,2,35,24,0,10
	.word	87439
	.byte	36
	.byte	'Ifx_SRC_GDSADC',0,11,188,3,3
	.word	87530
	.byte	15,4
	.word	84060
	.byte	16,0,0,10
	.word	87559
	.byte	11
	.byte	'_Ifx_SRC_GEMEM',0,11,191,3,25,4,14
	.byte	'EMEM',0
	.word	87568
	.byte	4,2,35,0,0,10
	.word	87573
	.byte	36
	.byte	'Ifx_SRC_GEMEM',0,11,194,3,3
	.word	87609
	.byte	15,80
	.word	84120
	.byte	16,0,0,10
	.word	87637
	.byte	11
	.byte	'_Ifx_SRC_GERAY',0,11,197,3,25,80,14
	.byte	'ERAY',0
	.word	87646
	.byte	80,2,35,0,0,10
	.word	87651
	.byte	36
	.byte	'Ifx_SRC_GERAY',0,11,200,3,3
	.word	87687
	.byte	15,4
	.word	84274
	.byte	16,0,0,10
	.word	87715
	.byte	11
	.byte	'_Ifx_SRC_GETH',0,11,203,3,25,4,14
	.byte	'ETH',0
	.word	87724
	.byte	4,2,35,0,0,10
	.word	87729
	.byte	36
	.byte	'Ifx_SRC_GETH',0,11,206,3,3
	.word	87763
	.byte	15,4
	.word	84332
	.byte	16,0,0,10
	.word	87790
	.byte	11
	.byte	'_Ifx_SRC_GFCE',0,11,209,3,25,4,14
	.byte	'FCE',0
	.word	87799
	.byte	4,2,35,0,0,10
	.word	87804
	.byte	36
	.byte	'Ifx_SRC_GFCE',0,11,212,3,3
	.word	87838
	.byte	15,12
	.word	84390
	.byte	16,0,0,10
	.word	87865
	.byte	11
	.byte	'_Ifx_SRC_GFFT',0,11,215,3,25,12,14
	.byte	'FFT',0
	.word	87874
	.byte	12,2,35,0,0,10
	.word	87879
	.byte	36
	.byte	'Ifx_SRC_GFFT',0,11,218,3,3
	.word	87913
	.byte	15,64
	.word	84476
	.byte	16,1,0,10
	.word	87940
	.byte	11
	.byte	'_Ifx_SRC_GGPSR',0,11,221,3,25,64,14
	.byte	'GPSR',0
	.word	87949
	.byte	64,2,35,0,0,10
	.word	87954
	.byte	36
	.byte	'Ifx_SRC_GGPSR',0,11,224,3,3
	.word	87990
	.byte	15,48
	.word	84597
	.byte	16,0,0,10
	.word	88018
	.byte	11
	.byte	'_Ifx_SRC_GGPT12',0,11,227,3,25,48,14
	.byte	'GPT12',0
	.word	88027
	.byte	48,2,35,0,0,10
	.word	88032
	.byte	36
	.byte	'Ifx_SRC_GGPT12',0,11,230,3,3
	.word	88070
	.byte	15,204,18
	.word	84865
	.byte	16,0,0,10
	.word	88099
	.byte	11
	.byte	'_Ifx_SRC_GGTM',0,11,233,3,25,204,18,14
	.byte	'GTM',0
	.word	88109
	.byte	204,18,2,35,0,0,10
	.word	88114
	.byte	36
	.byte	'Ifx_SRC_GGTM',0,11,236,3,3
	.word	88150
	.byte	15,4
	.word	85351
	.byte	16,0,0,10
	.word	88177
	.byte	11
	.byte	'_Ifx_SRC_GHSCT',0,11,239,3,25,4,14
	.byte	'HSCT',0
	.word	88186
	.byte	4,2,35,0,0,10
	.word	88191
	.byte	36
	.byte	'Ifx_SRC_GHSCT',0,11,242,3,3
	.word	88227
	.byte	15,64
	.word	85411
	.byte	16,3,0,10
	.word	88255
	.byte	11
	.byte	'_Ifx_SRC_GHSSL',0,11,245,3,25,68,14
	.byte	'HSSL',0
	.word	88264
	.byte	64,2,35,0,14
	.byte	'EXI',0
	.word	11030
	.byte	4,2,35,64,0,10
	.word	88269
	.byte	36
	.byte	'Ifx_SRC_GHSSL',0,11,249,3,3
	.word	88318
	.byte	15,80
	.word	85520
	.byte	16,0,0,10
	.word	88346
	.byte	11
	.byte	'_Ifx_SRC_GI2C',0,11,252,3,25,80,14
	.byte	'I2C',0
	.word	88355
	.byte	80,2,35,0,0,10
	.word	88360
	.byte	36
	.byte	'Ifx_SRC_GI2C',0,11,255,3,3
	.word	88394
	.byte	15,4
	.word	85669
	.byte	16,0,0,10
	.word	88421
	.byte	11
	.byte	'_Ifx_SRC_GLMU',0,11,130,4,25,4,14
	.byte	'LMU',0
	.word	88430
	.byte	4,2,35,0,0,10
	.word	88435
	.byte	36
	.byte	'Ifx_SRC_GLMU',0,11,133,4,3
	.word	88469
	.byte	15,40
	.word	85727
	.byte	16,1,0,10
	.word	88496
	.byte	11
	.byte	'_Ifx_SRC_GMSC',0,11,136,4,25,40,14
	.byte	'MSC',0
	.word	88505
	.byte	40,2,35,0,0,10
	.word	88510
	.byte	36
	.byte	'Ifx_SRC_GMSC',0,11,139,4,3
	.word	88544
	.byte	15,8
	.word	85838
	.byte	16,1,0,10
	.word	88571
	.byte	11
	.byte	'_Ifx_SRC_GPMU',0,11,142,4,25,8,14
	.byte	'PMU',0
	.word	88580
	.byte	8,2,35,0,0,10
	.word	88585
	.byte	36
	.byte	'Ifx_SRC_GPMU',0,11,145,4,3
	.word	88619
	.byte	15,32
	.word	85896
	.byte	16,0,0,10
	.word	88646
	.byte	11
	.byte	'_Ifx_SRC_GPSI5',0,11,148,4,25,32,14
	.byte	'PSI5',0
	.word	88655
	.byte	32,2,35,0,0,10
	.word	88660
	.byte	36
	.byte	'Ifx_SRC_GPSI5',0,11,151,4,3
	.word	88696
	.byte	15,32
	.word	85956
	.byte	16,0,0,10
	.word	88724
	.byte	11
	.byte	'_Ifx_SRC_GPSI5S',0,11,154,4,25,32,14
	.byte	'PSI5S',0
	.word	88733
	.byte	32,2,35,0,0,10
	.word	88738
	.byte	36
	.byte	'Ifx_SRC_GPSI5S',0,11,157,4,3
	.word	88776
	.byte	15,96
	.word	86018
	.byte	16,3,0,10
	.word	88805
	.byte	11
	.byte	'_Ifx_SRC_GQSPI',0,11,160,4,25,96,14
	.byte	'QSPI',0
	.word	88814
	.byte	96,2,35,0,0,10
	.word	88819
	.byte	36
	.byte	'Ifx_SRC_GQSPI',0,11,163,4,3
	.word	88855
	.byte	15,4
	.word	86138
	.byte	16,0,0,10
	.word	88883
	.byte	11
	.byte	'_Ifx_SRC_GSCR',0,11,166,4,25,4,14
	.byte	'SCR',0
	.word	88892
	.byte	4,2,35,0,0,10
	.word	88897
	.byte	36
	.byte	'Ifx_SRC_GSCR',0,11,169,4,3
	.word	88931
	.byte	10
	.word	86196
	.byte	11
	.byte	'_Ifx_SRC_GSCU',0,11,172,4,25,20,14
	.byte	'SCU',0
	.word	88958
	.byte	20,2,35,0,0,10
	.word	88963
	.byte	36
	.byte	'Ifx_SRC_GSCU',0,11,175,4,3
	.word	88997
	.byte	15,24
	.word	86277
	.byte	16,0,0,10
	.word	89024
	.byte	11
	.byte	'_Ifx_SRC_GSENT',0,11,178,4,25,24,14
	.byte	'SENT',0
	.word	89033
	.byte	24,2,35,0,0,10
	.word	89038
	.byte	36
	.byte	'Ifx_SRC_GSENT',0,11,181,4,3
	.word	89074
	.byte	15,12
	.word	86337
	.byte	16,0,0,10
	.word	89102
	.byte	11
	.byte	'_Ifx_SRC_GSMU',0,11,184,4,25,12,14
	.byte	'SMU',0
	.word	89111
	.byte	12,2,35,0,0,10
	.word	89116
	.byte	36
	.byte	'Ifx_SRC_GSMU',0,11,187,4,3
	.word	89150
	.byte	15,16
	.word	86395
	.byte	16,1,0,10
	.word	89177
	.byte	11
	.byte	'_Ifx_SRC_GSTM',0,11,190,4,25,16,14
	.byte	'STM',0
	.word	89186
	.byte	16,2,35,0,0,10
	.word	89191
	.byte	36
	.byte	'Ifx_SRC_GSTM',0,11,193,4,3
	.word	89225
	.byte	15,64
	.word	86571
	.byte	16,3,0,10
	.word	89252
	.byte	15,224,1
	.word	628
	.byte	16,223,1,0,15,32
	.word	86467
	.byte	16,1,0,10
	.word	89277
	.byte	11
	.byte	'_Ifx_SRC_GVADC',0,11,196,4,25,192,2,14
	.byte	'G',0
	.word	89261
	.byte	64,2,35,0,14
	.byte	'reserved_40',0
	.word	89266
	.byte	224,1,2,35,64,14
	.byte	'CG',0
	.word	89286
	.byte	32,3,35,160,2,0,10
	.word	89291
	.byte	36
	.byte	'Ifx_SRC_GVADC',0,11,201,4,3
	.word	89360
	.byte	10
	.word	86673
	.byte	11
	.byte	'_Ifx_SRC_GXBAR',0,11,204,4,25,4,14
	.byte	'XBAR',0
	.word	89388
	.byte	4,2,35,0,0,10
	.word	89393
	.byte	36
	.byte	'Ifx_SRC_GXBAR',0,11,207,4,3
	.word	89429
	.byte	11
	.byte	'_Ifx_SCU_ACCEN0_Bits',0,4,45,16,4,12
	.byte	'EN0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'EN16',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'EN17',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'EN18',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'EN19',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'EN20',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'EN21',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'EN22',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'EN23',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'EN24',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'EN25',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'EN26',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'EN27',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'EN28',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'EN29',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'EN30',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'EN31',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_ACCEN0_Bits',0,4,79,3
	.word	89457
	.byte	11
	.byte	'_Ifx_SCU_ACCEN1_Bits',0,4,82,16,4,12
	.byte	'reserved_0',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_SCU_ACCEN1_Bits',0,4,85,3
	.word	90014
	.byte	11
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,4,88,16,4,12
	.byte	'STM0DIS',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'STM1DIS',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'STM2DIS',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,4
	.word	279
	.byte	29,0,2,35,0,0,36
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,4,94,3
	.word	90091
	.byte	11
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,4,97,16,4,12
	.byte	'BAUD1DIV',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'BAUD2DIV',0,1
	.word	628
	.byte	4,0,2,35,0,12
	.byte	'SRIDIV',0,1
	.word	628
	.byte	4,4,2,35,1,12
	.byte	'LPDIV',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'SPBDIV',0,1
	.word	628
	.byte	4,4,2,35,2,12
	.byte	'FSI2DIV',0,1
	.word	628
	.byte	2,2,2,35,2,12
	.byte	'reserved_22',0,1
	.word	628
	.byte	2,0,2,35,2,12
	.byte	'FSIDIV',0,1
	.word	628
	.byte	2,6,2,35,3,12
	.byte	'reserved_26',0,1
	.word	628
	.byte	2,4,2,35,3,12
	.byte	'CLKSEL',0,1
	.word	628
	.byte	2,2,2,35,3,12
	.byte	'UP',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_CCUCON0_Bits',0,4,111,3
	.word	90227
	.byte	11
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,4,114,16,4,12
	.byte	'CANDIV',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'ERAYDIV',0,1
	.word	628
	.byte	4,0,2,35,0,12
	.byte	'STMDIV',0,1
	.word	628
	.byte	4,4,2,35,1,12
	.byte	'GTMDIV',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'ETHDIV',0,1
	.word	628
	.byte	4,4,2,35,2,12
	.byte	'ASCLINFDIV',0,1
	.word	628
	.byte	4,0,2,35,2,12
	.byte	'ASCLINSDIV',0,1
	.word	628
	.byte	4,4,2,35,3,12
	.byte	'INSEL',0,1
	.word	628
	.byte	2,2,2,35,3,12
	.byte	'UP',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_CCUCON1_Bits',0,4,126,3
	.word	90507
	.byte	11
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,4,129,1,16,4,12
	.byte	'BBBDIV',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	279
	.byte	26,2,2,35,0,12
	.byte	'UP',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_CCUCON2_Bits',0,4,135,1,3
	.word	90745
	.byte	11
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,4,138,1,16,4,12
	.byte	'PLLDIV',0,1
	.word	628
	.byte	6,2,2,35,0,12
	.byte	'PLLSEL',0,1
	.word	628
	.byte	2,0,2,35,0,12
	.byte	'PLLERAYDIV',0,1
	.word	628
	.byte	6,2,2,35,1,12
	.byte	'PLLERAYSEL',0,1
	.word	628
	.byte	2,0,2,35,1,12
	.byte	'SRIDIV',0,1
	.word	628
	.byte	6,2,2,35,2,12
	.byte	'SRISEL',0,1
	.word	628
	.byte	2,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	5,3,2,35,3,12
	.byte	'SLCK',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'UP',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_CCUCON3_Bits',0,4,150,1,3
	.word	90873
	.byte	11
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,4,153,1,16,4,12
	.byte	'SPBDIV',0,1
	.word	628
	.byte	6,2,2,35,0,12
	.byte	'SPBSEL',0,1
	.word	628
	.byte	2,0,2,35,0,12
	.byte	'GTMDIV',0,1
	.word	628
	.byte	6,2,2,35,1,12
	.byte	'GTMSEL',0,1
	.word	628
	.byte	2,0,2,35,1,12
	.byte	'STMDIV',0,1
	.word	628
	.byte	6,2,2,35,2,12
	.byte	'STMSEL',0,1
	.word	628
	.byte	2,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	5,3,2,35,3,12
	.byte	'SLCK',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'UP',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_CCUCON4_Bits',0,4,165,1,3
	.word	91116
	.byte	11
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,4,168,1,16,4,12
	.byte	'MAXDIV',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	279
	.byte	26,2,2,35,0,12
	.byte	'UP',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_CCUCON5_Bits',0,4,174,1,3
	.word	91351
	.byte	11
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,4,177,1,16,4,12
	.byte	'CPU0DIV',0,1
	.word	628
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	279
	.byte	26,0,2,35,0,0,36
	.byte	'Ifx_SCU_CCUCON6_Bits',0,4,181,1,3
	.word	91479
	.byte	11
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,4,184,1,16,4,12
	.byte	'CPU1DIV',0,1
	.word	628
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	279
	.byte	26,0,2,35,0,0,36
	.byte	'Ifx_SCU_CCUCON7_Bits',0,4,188,1,3
	.word	91579
	.byte	11
	.byte	'_Ifx_SCU_CHIPID_Bits',0,4,191,1,16,4,12
	.byte	'CHREV',0,1
	.word	628
	.byte	6,2,2,35,0,12
	.byte	'CHTEC',0,1
	.word	628
	.byte	2,0,2,35,0,12
	.byte	'CHID',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'EEA',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'UCODE',0,1
	.word	628
	.byte	7,0,2,35,2,12
	.byte	'FSIZE',0,1
	.word	628
	.byte	4,4,2,35,3,12
	.byte	'SP',0,1
	.word	628
	.byte	2,2,2,35,3,12
	.byte	'SEC',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'reserved_31',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_CHIPID_Bits',0,4,202,1,3
	.word	91679
	.byte	11
	.byte	'_Ifx_SCU_DTSCON_Bits',0,4,205,1,16,4,12
	.byte	'PWD',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'START',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	628
	.byte	2,4,2,35,0,12
	.byte	'CAL',0,4
	.word	279
	.byte	20,8,2,35,0,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	7,1,2,35,3,12
	.byte	'SLCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_DTSCON_Bits',0,4,213,1,3
	.word	91887
	.byte	11
	.byte	'_Ifx_SCU_DTSLIM_Bits',0,4,216,1,16,4,12
	.byte	'LOWER',0,2
	.word	645
	.byte	10,6,2,35,0,12
	.byte	'reserved_10',0,1
	.word	628
	.byte	5,1,2,35,1,12
	.byte	'LLU',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'UPPER',0,2
	.word	645
	.byte	10,6,2,35,2,12
	.byte	'reserved_26',0,1
	.word	628
	.byte	4,2,2,35,3,12
	.byte	'SLCK',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'UOF',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_DTSLIM_Bits',0,4,225,1,3
	.word	92052
	.byte	11
	.byte	'_Ifx_SCU_DTSSTAT_Bits',0,4,228,1,16,4,12
	.byte	'RESULT',0,2
	.word	645
	.byte	10,6,2,35,0,12
	.byte	'reserved_10',0,1
	.word	628
	.byte	4,2,2,35,1,12
	.byte	'RDY',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'BUSY',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,36
	.byte	'Ifx_SCU_DTSSTAT_Bits',0,4,235,1,3
	.word	92235
	.byte	11
	.byte	'_Ifx_SCU_EICR_Bits',0,4,238,1,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'EXIS0',0,1
	.word	628
	.byte	3,1,2,35,0,12
	.byte	'reserved_7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'FEN0',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'REN0',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'LDEN0',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'EIEN0',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'INP0',0,1
	.word	628
	.byte	3,1,2,35,1,12
	.byte	'reserved_15',0,4
	.word	279
	.byte	5,12,2,35,0,12
	.byte	'EXIS1',0,1
	.word	628
	.byte	3,1,2,35,2,12
	.byte	'reserved_23',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'FEN1',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'REN1',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'LDEN1',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'EIEN1',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'INP1',0,1
	.word	628
	.byte	3,1,2,35,3,12
	.byte	'reserved_31',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_EICR_Bits',0,4,129,2,3
	.word	92389
	.byte	11
	.byte	'_Ifx_SCU_EIFR_Bits',0,4,132,2,16,4,12
	.byte	'INTF0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'INTF1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'INTF2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'INTF3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'INTF4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'INTF5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'INTF6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'INTF7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	279
	.byte	24,0,2,35,0,0,36
	.byte	'Ifx_SCU_EIFR_Bits',0,4,143,2,3
	.word	92753
	.byte	11
	.byte	'_Ifx_SCU_EMSR_Bits',0,4,146,2,16,4,12
	.byte	'POL',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'MODE',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'ENON',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'PSEL',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,2
	.word	645
	.byte	12,0,2,35,0,12
	.byte	'EMSF',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'SEMSF',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'reserved_18',0,1
	.word	628
	.byte	6,0,2,35,2,12
	.byte	'EMSFM',0,1
	.word	628
	.byte	2,6,2,35,3,12
	.byte	'SEMSFM',0,1
	.word	628
	.byte	2,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	628
	.byte	4,0,2,35,3,0,36
	.byte	'Ifx_SCU_EMSR_Bits',0,4,159,2,3
	.word	92964
	.byte	11
	.byte	'_Ifx_SCU_ESRCFG_Bits',0,4,162,2,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	7,1,2,35,0,12
	.byte	'EDCON',0,2
	.word	645
	.byte	2,7,2,35,0,12
	.byte	'reserved_9',0,4
	.word	279
	.byte	23,0,2,35,0,0,36
	.byte	'Ifx_SCU_ESRCFG_Bits',0,4,167,2,3
	.word	93216
	.byte	11
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,4,170,2,16,4,12
	.byte	'ARI',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'ARC',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	279
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_SCU_ESROCFG_Bits',0,4,175,2,3
	.word	93334
	.byte	11
	.byte	'_Ifx_SCU_EVR13CON_Bits',0,4,178,2,16,4,12
	.byte	'reserved_0',0,4
	.word	279
	.byte	28,4,2,35,0,12
	.byte	'EVR13OFF',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'BPEVR13OFF',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'reserved_30',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_EVR13CON_Bits',0,4,185,2,3
	.word	93445
	.byte	11
	.byte	'_Ifx_SCU_EVR33CON_Bits',0,4,188,2,16,4,12
	.byte	'reserved_0',0,4
	.word	279
	.byte	28,4,2,35,0,12
	.byte	'EVR33OFF',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'BPEVR33OFF',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'reserved_30',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_EVR33CON_Bits',0,4,195,2,3
	.word	93608
	.byte	11
	.byte	'_Ifx_SCU_EVRADCSTAT_Bits',0,4,198,2,16,4,12
	.byte	'ADC13V',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'ADC33V',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'ADCSWDV',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	7,1,2,35,3,12
	.byte	'VAL',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_EVRADCSTAT_Bits',0,4,205,2,3
	.word	93771
	.byte	11
	.byte	'_Ifx_SCU_EVRDVSTAT_Bits',0,4,208,2,16,4,12
	.byte	'DVS13TRIM',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'DVS33TRIM',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	7,1,2,35,3,12
	.byte	'VAL',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_EVRDVSTAT_Bits',0,4,215,2,3
	.word	93929
	.byte	11
	.byte	'_Ifx_SCU_EVRMONCTRL_Bits',0,4,218,2,16,4,12
	.byte	'EVR13OVMOD',0,1
	.word	628
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	628
	.byte	2,4,2,35,0,12
	.byte	'EVR13UVMOD',0,1
	.word	628
	.byte	2,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	628
	.byte	2,0,2,35,0,12
	.byte	'EVR33OVMOD',0,1
	.word	628
	.byte	2,6,2,35,1,12
	.byte	'reserved_10',0,1
	.word	628
	.byte	2,4,2,35,1,12
	.byte	'EVR33UVMOD',0,1
	.word	628
	.byte	2,2,2,35,1,12
	.byte	'reserved_14',0,1
	.word	628
	.byte	2,0,2,35,1,12
	.byte	'SWDOVMOD',0,1
	.word	628
	.byte	2,6,2,35,2,12
	.byte	'reserved_18',0,1
	.word	628
	.byte	2,4,2,35,2,12
	.byte	'SWDUVMOD',0,1
	.word	628
	.byte	2,2,2,35,2,12
	.byte	'reserved_22',0,2
	.word	645
	.byte	10,0,2,35,2,0,36
	.byte	'Ifx_SCU_EVRMONCTRL_Bits',0,4,232,2,3
	.word	94094
	.byte	11
	.byte	'_Ifx_SCU_EVROSCCTRL_Bits',0,4,235,2,16,4,12
	.byte	'OSCTRIM',0,2
	.word	645
	.byte	10,6,2,35,0,12
	.byte	'OSCPTAT',0,1
	.word	628
	.byte	6,0,2,35,1,12
	.byte	'OSCANASEL',0,1
	.word	628
	.byte	4,4,2,35,2,12
	.byte	'HPBGTRIM',0,2
	.word	645
	.byte	7,5,2,35,2,12
	.byte	'HPBGCLKEN',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'OSC3V3',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	628
	.byte	2,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_EVROSCCTRL_Bits',0,4,245,2,3
	.word	94423
	.byte	11
	.byte	'_Ifx_SCU_EVROVMON_Bits',0,4,248,2,16,4,12
	.byte	'EVR13OVVAL',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'EVR33OVVAL',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'SWDOVVAL',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	7,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_EVROVMON_Bits',0,4,255,2,3
	.word	94644
	.byte	11
	.byte	'_Ifx_SCU_EVRRSTCON_Bits',0,4,130,3,16,4,12
	.byte	'RST13TRIM',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	279
	.byte	16,8,2,35,0,12
	.byte	'RST13OFF',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'BPRST13OFF',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'RST33OFF',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'BPRST33OFF',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'RSTSWDOFF',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'BPRSTSWDOFF',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'reserved_30',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_EVRRSTCON_Bits',0,4,142,3,3
	.word	94807
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCOEFF1_Bits',0,4,145,3,16,4,12
	.byte	'SD5P',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'SD5I',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'SD5D',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	7,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_EVRSDCOEFF1_Bits',0,4,152,3,3
	.word	95079
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCOEFF2_Bits',0,4,155,3,16,4,12
	.byte	'SD33P',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'SD33I',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'SD33D',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	7,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_EVRSDCOEFF2_Bits',0,4,162,3,3
	.word	95232
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCOEFF3_Bits',0,4,165,3,16,4,12
	.byte	'CT5REG0',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'CT5REG1',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'CT5REG2',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	7,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_EVRSDCOEFF3_Bits',0,4,172,3,3
	.word	95388
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCOEFF4_Bits',0,4,175,3,16,4,12
	.byte	'CT5REG3',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'CT5REG4',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	15,1,2,35,2,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_EVRSDCOEFF4_Bits',0,4,181,3,3
	.word	95550
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCOEFF5_Bits',0,4,184,3,16,4,12
	.byte	'CT33REG0',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'CT33REG1',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'CT33REG2',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	7,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_EVRSDCOEFF5_Bits',0,4,191,3,3
	.word	95693
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCOEFF6_Bits',0,4,194,3,16,4,12
	.byte	'CT33REG3',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'CT33REG4',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	15,1,2,35,2,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_EVRSDCOEFF6_Bits',0,4,200,3,3
	.word	95858
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCTRL1_Bits',0,4,203,3,16,4,12
	.byte	'SDFREQSPRD',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'SDFREQ',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'SDSTEP',0,1
	.word	628
	.byte	4,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	628
	.byte	2,2,2,35,3,12
	.byte	'SDSAMPLE',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_EVRSDCTRL1_Bits',0,4,211,3,3
	.word	96003
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCTRL2_Bits',0,4,214,3,16,4,12
	.byte	'DRVP',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'SDMINMAXDC',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'DRVN',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'SDLUT',0,1
	.word	628
	.byte	6,2,2,35,3,12
	.byte	'reserved_30',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_EVRSDCTRL2_Bits',0,4,222,3,3
	.word	96184
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCTRL3_Bits',0,4,225,3,16,4,12
	.byte	'SDPWMPRE',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'SDPID',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'SDVOKLVL',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	7,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_EVRSDCTRL3_Bits',0,4,232,3,3
	.word	96358
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCTRL4_Bits',0,4,235,3,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'SYNCDIV',0,1
	.word	628
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,4
	.word	279
	.byte	20,1,2,35,0,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_EVRSDCTRL4_Bits',0,4,241,3,3
	.word	96518
	.byte	11
	.byte	'_Ifx_SCU_EVRSTAT_Bits',0,4,244,3,16,4,12
	.byte	'EVR13',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'OV13',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'EVR33',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'OV33',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'OVSWD',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'UV13',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'UV33',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'UVSWD',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'EXTPASS13',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'EXTPASS33',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'BGPROK',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'reserved_11',0,4
	.word	279
	.byte	21,0,2,35,0,0,36
	.byte	'Ifx_SCU_EVRSTAT_Bits',0,4,130,4,3
	.word	96662
	.byte	11
	.byte	'_Ifx_SCU_EVRTRIM_Bits',0,4,133,4,16,4,12
	.byte	'EVR13TRIM',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'SDVOUTSEL',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	15,1,2,35,2,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_EVRTRIM_Bits',0,4,139,4,3
	.word	96936
	.byte	11
	.byte	'_Ifx_SCU_EVRUVMON_Bits',0,4,142,4,16,4,12
	.byte	'EVR13UVVAL',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'EVR33UVVAL',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'SWDUVVAL',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	7,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_EVRUVMON_Bits',0,4,149,4,3
	.word	97075
	.byte	11
	.byte	'_Ifx_SCU_EXTCON_Bits',0,4,152,4,16,4,12
	.byte	'EN0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'SEL0',0,1
	.word	628
	.byte	4,2,2,35,0,12
	.byte	'reserved_6',0,2
	.word	645
	.byte	10,0,2,35,0,12
	.byte	'EN1',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'NSEL',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'SEL1',0,1
	.word	628
	.byte	4,2,2,35,2,12
	.byte	'reserved_22',0,1
	.word	628
	.byte	2,0,2,35,2,12
	.byte	'DIV1',0,1
	.word	628
	.byte	8,0,2,35,3,0,36
	.byte	'Ifx_SCU_EXTCON_Bits',0,4,163,4,3
	.word	97238
	.byte	11
	.byte	'_Ifx_SCU_FDR_Bits',0,4,166,4,16,4,12
	.byte	'STEP',0,2
	.word	645
	.byte	10,6,2,35,0,12
	.byte	'reserved_10',0,1
	.word	628
	.byte	4,2,2,35,1,12
	.byte	'DM',0,1
	.word	628
	.byte	2,0,2,35,1,12
	.byte	'RESULT',0,2
	.word	645
	.byte	10,6,2,35,2,12
	.byte	'reserved_26',0,1
	.word	628
	.byte	5,1,2,35,3,12
	.byte	'DISCLK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_FDR_Bits',0,4,174,4,3
	.word	97456
	.byte	11
	.byte	'_Ifx_SCU_FMR_Bits',0,4,177,4,16,4,12
	.byte	'FS0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'FS1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'FS2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'FS3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'FS4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'FS5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'FS6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'FS7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'FC0',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'FC1',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'FC2',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'FC3',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'FC4',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'FC5',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'FC6',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'FC7',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	8,0,2,35,3,0,36
	.byte	'Ifx_SCU_FMR_Bits',0,4,197,4,3
	.word	97619
	.byte	11
	.byte	'_Ifx_SCU_ID_Bits',0,4,200,4,16,4,12
	.byte	'MODREV',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'MODTYPE',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'MODNUMBER',0,2
	.word	645
	.byte	16,0,2,35,2,0,36
	.byte	'Ifx_SCU_ID_Bits',0,4,205,4,3
	.word	97955
	.byte	11
	.byte	'_Ifx_SCU_IGCR_Bits',0,4,208,4,16,4,12
	.byte	'IPEN00',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'IPEN01',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'IPEN02',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'IPEN03',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'IPEN04',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'IPEN05',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'IPEN06',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'IPEN07',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	628
	.byte	5,3,2,35,1,12
	.byte	'GEEN0',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'IGP0',0,1
	.word	628
	.byte	2,0,2,35,1,12
	.byte	'IPEN10',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'IPEN11',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'IPEN12',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'IPEN13',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'IPEN14',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'IPEN15',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'IPEN16',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'IPEN17',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	5,3,2,35,3,12
	.byte	'GEEN1',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'IGP1',0,1
	.word	628
	.byte	2,0,2,35,3,0,36
	.byte	'Ifx_SCU_IGCR_Bits',0,4,232,4,3
	.word	98062
	.byte	11
	.byte	'_Ifx_SCU_IN_Bits',0,4,235,4,16,4,12
	.byte	'P0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'P1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	279
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_SCU_IN_Bits',0,4,240,4,3
	.word	98514
	.byte	11
	.byte	'_Ifx_SCU_IOCR_Bits',0,4,243,4,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'PC0',0,1
	.word	628
	.byte	4,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	628
	.byte	4,4,2,35,1,12
	.byte	'PC1',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,36
	.byte	'Ifx_SCU_IOCR_Bits',0,4,250,4,3
	.word	98613
	.byte	11
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,4,253,4,16,4,12
	.byte	'LBISTREQ',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'LBISTREQP',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'PATTERNS',0,2
	.word	645
	.byte	14,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,36
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,4,131,5,3
	.word	98763
	.byte	11
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,4,134,5,16,4,12
	.byte	'SEED',0,4
	.word	279
	.byte	23,9,2,35,0,12
	.byte	'reserved_23',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'SPLITSH',0,1
	.word	628
	.byte	3,5,2,35,3,12
	.byte	'BODY',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'LBISTFREQU',0,1
	.word	628
	.byte	4,0,2,35,3,0,36
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,4,141,5,3
	.word	98912
	.byte	11
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,4,144,5,16,4,12
	.byte	'SIGNATURE',0,4
	.word	279
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	7,1,2,35,3,12
	.byte	'LBISTDONE',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,4,149,5,3
	.word	99073
	.byte	11
	.byte	'_Ifx_SCU_LCLCON_Bits',0,4,152,5,16,4,12
	.byte	'reserved_0',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'LS',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,2
	.word	645
	.byte	14,1,2,35,2,12
	.byte	'LSEN',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_LCLCON_Bits',0,4,158,5,3
	.word	99203
	.byte	11
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,4,161,5,16,4,12
	.byte	'LCLT0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'LCLT1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	279
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_SCU_LCLTEST_Bits',0,4,166,5,3
	.word	99335
	.byte	11
	.byte	'_Ifx_SCU_MANID_Bits',0,4,169,5,16,4,12
	.byte	'DEPT',0,1
	.word	628
	.byte	5,3,2,35,0,12
	.byte	'MANUF',0,2
	.word	645
	.byte	11,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,36
	.byte	'Ifx_SCU_MANID_Bits',0,4,174,5,3
	.word	99450
	.byte	11
	.byte	'_Ifx_SCU_OMR_Bits',0,4,177,5,16,4,12
	.byte	'PS0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'PS1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,2
	.word	645
	.byte	14,0,2,35,0,12
	.byte	'PCL0',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'PCL1',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'reserved_18',0,2
	.word	645
	.byte	14,0,2,35,2,0,36
	.byte	'Ifx_SCU_OMR_Bits',0,4,185,5,3
	.word	99561
	.byte	11
	.byte	'_Ifx_SCU_OSCCON_Bits',0,4,188,5,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'PLLLV',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'OSCRES',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'GAINSEL',0,1
	.word	628
	.byte	2,3,2,35,0,12
	.byte	'MODE',0,1
	.word	628
	.byte	2,1,2,35,0,12
	.byte	'SHBY',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'PLLHV',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'reserved_9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'X1D',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'X1DEN',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'reserved_12',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'OSCVAL',0,1
	.word	628
	.byte	5,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	628
	.byte	2,1,2,35,2,12
	.byte	'APREN',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'CAP0EN',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'CAP1EN',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'CAP2EN',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'CAP3EN',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	628
	.byte	4,0,2,35,3,0,36
	.byte	'Ifx_SCU_OSCCON_Bits',0,4,209,5,3
	.word	99719
	.byte	11
	.byte	'_Ifx_SCU_OUT_Bits',0,4,212,5,16,4,12
	.byte	'P0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'P1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	279
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_SCU_OUT_Bits',0,4,217,5,3
	.word	100131
	.byte	11
	.byte	'_Ifx_SCU_OVCCON_Bits',0,4,220,5,16,4,12
	.byte	'CSEL0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'CSEL1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'CSEL2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,2
	.word	645
	.byte	13,0,2,35,0,12
	.byte	'OVSTRT',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'OVSTP',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'DCINVAL',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'reserved_19',0,1
	.word	628
	.byte	5,0,2,35,2,12
	.byte	'OVCONF',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'POVCONF',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'reserved_26',0,1
	.word	628
	.byte	6,0,2,35,3,0,36
	.byte	'Ifx_SCU_OVCCON_Bits',0,4,233,5,3
	.word	100232
	.byte	11
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,4,236,5,16,4,12
	.byte	'OVEN0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'OVEN1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'OVEN2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,4
	.word	279
	.byte	29,0,2,35,0,0,36
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,4,242,5,3
	.word	100499
	.byte	11
	.byte	'_Ifx_SCU_PDISC_Bits',0,4,245,5,16,4,12
	.byte	'PDIS0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'PDIS1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	279
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_SCU_PDISC_Bits',0,4,250,5,3
	.word	100635
	.byte	11
	.byte	'_Ifx_SCU_PDR_Bits',0,4,253,5,16,4,12
	.byte	'PD0',0,1
	.word	628
	.byte	3,5,2,35,0,12
	.byte	'PL0',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'PD1',0,1
	.word	628
	.byte	3,1,2,35,0,12
	.byte	'PL1',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	279
	.byte	24,0,2,35,0,0,36
	.byte	'Ifx_SCU_PDR_Bits',0,4,132,6,3
	.word	100746
	.byte	11
	.byte	'_Ifx_SCU_PDRR_Bits',0,4,135,6,16,4,12
	.byte	'PDR0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'PDR1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'PDR2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'PDR3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'PDR4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'PDR5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'PDR6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'PDR7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	279
	.byte	24,0,2,35,0,0,36
	.byte	'Ifx_SCU_PDRR_Bits',0,4,146,6,3
	.word	100879
	.byte	11
	.byte	'_Ifx_SCU_PLLCON0_Bits',0,4,149,6,16,4,12
	.byte	'VCOBYP',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'VCOPWD',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'MODEN',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'SETFINDIS',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'CLRFINDIS',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'OSCDISCDIS',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'reserved_7',0,2
	.word	645
	.byte	2,7,2,35,0,12
	.byte	'NDIV',0,1
	.word	628
	.byte	7,0,2,35,1,12
	.byte	'PLLPWD',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'RESLD',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'reserved_19',0,1
	.word	628
	.byte	5,0,2,35,2,12
	.byte	'PDIV',0,1
	.word	628
	.byte	4,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	628
	.byte	4,0,2,35,3,0,36
	.byte	'Ifx_SCU_PLLCON0_Bits',0,4,166,6,3
	.word	101082
	.byte	11
	.byte	'_Ifx_SCU_PLLCON1_Bits',0,4,169,6,16,4,12
	.byte	'K2DIV',0,1
	.word	628
	.byte	7,1,2,35,0,12
	.byte	'reserved_7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'K3DIV',0,1
	.word	628
	.byte	7,1,2,35,1,12
	.byte	'reserved_15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'K1DIV',0,1
	.word	628
	.byte	7,1,2,35,2,12
	.byte	'reserved_23',0,2
	.word	645
	.byte	9,0,2,35,2,0,36
	.byte	'Ifx_SCU_PLLCON1_Bits',0,4,177,6,3
	.word	101438
	.byte	11
	.byte	'_Ifx_SCU_PLLCON2_Bits',0,4,180,6,16,4,12
	.byte	'MODCFG',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,36
	.byte	'Ifx_SCU_PLLCON2_Bits',0,4,184,6,3
	.word	101616
	.byte	11
	.byte	'_Ifx_SCU_PLLERAYCON0_Bits',0,4,187,6,16,4,12
	.byte	'VCOBYP',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'VCOPWD',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	628
	.byte	2,4,2,35,0,12
	.byte	'SETFINDIS',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'CLRFINDIS',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'OSCDISCDIS',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'reserved_7',0,2
	.word	645
	.byte	2,7,2,35,0,12
	.byte	'NDIV',0,1
	.word	628
	.byte	5,2,2,35,1,12
	.byte	'reserved_14',0,1
	.word	628
	.byte	2,0,2,35,1,12
	.byte	'PLLPWD',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'RESLD',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'reserved_19',0,1
	.word	628
	.byte	5,0,2,35,2,12
	.byte	'PDIV',0,1
	.word	628
	.byte	4,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	628
	.byte	4,0,2,35,3,0,36
	.byte	'Ifx_SCU_PLLERAYCON0_Bits',0,4,204,6,3
	.word	101716
	.byte	11
	.byte	'_Ifx_SCU_PLLERAYCON1_Bits',0,4,207,6,16,4,12
	.byte	'K2DIV',0,1
	.word	628
	.byte	7,1,2,35,0,12
	.byte	'reserved_7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'K3DIV',0,1
	.word	628
	.byte	4,4,2,35,1,12
	.byte	'reserved_12',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'K1DIV',0,1
	.word	628
	.byte	7,1,2,35,2,12
	.byte	'reserved_23',0,2
	.word	645
	.byte	9,0,2,35,2,0,36
	.byte	'Ifx_SCU_PLLERAYCON1_Bits',0,4,215,6,3
	.word	102086
	.byte	11
	.byte	'_Ifx_SCU_PLLERAYSTAT_Bits',0,4,218,6,16,4,12
	.byte	'VCOBYST',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'PWDSTAT',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'VCOLOCK',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'FINDIS',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'K1RDY',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'K2RDY',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	279
	.byte	26,0,2,35,0,0,36
	.byte	'Ifx_SCU_PLLERAYSTAT_Bits',0,4,227,6,3
	.word	102272
	.byte	11
	.byte	'_Ifx_SCU_PLLSTAT_Bits',0,4,230,6,16,4,12
	.byte	'VCOBYST',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'VCOLOCK',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'FINDIS',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'K1RDY',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'K2RDY',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'MODRUN',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	279
	.byte	24,0,2,35,0,0,36
	.byte	'Ifx_SCU_PLLSTAT_Bits',0,4,241,6,3
	.word	102470
	.byte	11
	.byte	'_Ifx_SCU_PMCSR_Bits',0,4,244,6,16,4,12
	.byte	'REQSLP',0,1
	.word	628
	.byte	2,6,2,35,0,12
	.byte	'SMUSLP',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	628
	.byte	5,0,2,35,0,12
	.byte	'PMST',0,1
	.word	628
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,4
	.word	279
	.byte	21,0,2,35,0,0,36
	.byte	'Ifx_SCU_PMCSR_Bits',0,4,251,6,3
	.word	102703
	.byte	11
	.byte	'_Ifx_SCU_PMSWCR0_Bits',0,4,254,6,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'ESR1WKEN',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'PINAWKEN',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'PINBWKEN',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'ESR0DFEN',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'ESR0EDCON',0,1
	.word	628
	.byte	2,1,2,35,0,12
	.byte	'ESR1DFEN',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'ESR1EDCON',0,1
	.word	628
	.byte	2,6,2,35,1,12
	.byte	'PINADFEN',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'PINAEDCON',0,1
	.word	628
	.byte	2,3,2,35,1,12
	.byte	'PINBDFEN',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'PINBEDCON',0,1
	.word	628
	.byte	2,0,2,35,1,12
	.byte	'SCREN',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'STBYRAMSEL',0,1
	.word	628
	.byte	2,5,2,35,2,12
	.byte	'SCRCLKSEL',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'SCRWKEN',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'TRISTEN',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'TRISTREQ',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'PORSTDF',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'DCDCSYNC',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'reserved_26',0,1
	.word	628
	.byte	3,3,2,35,3,12
	.byte	'ESR0TRIST',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'reserved_30',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_PMSWCR0_Bits',0,4,153,7,3
	.word	102855
	.byte	11
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,4,156,7,16,4,12
	.byte	'SCRSTEN',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'SCRSTREQ',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	628
	.byte	6,0,2,35,0,12
	.byte	'CPUIDLSEL',0,1
	.word	628
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'IRADIS',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'reserved_13',0,1
	.word	628
	.byte	3,0,2,35,1,12
	.byte	'SCRCFG',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'CPUSEL',0,1
	.word	628
	.byte	3,5,2,35,3,12
	.byte	'STBYEVEN',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'STBYEV',0,1
	.word	628
	.byte	3,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,4,170,7,3
	.word	103422
	.byte	11
	.byte	'_Ifx_SCU_PMSWCR2_Bits',0,4,173,7,16,4,12
	.byte	'SCRINT',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'BUSY',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'SCRECC',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'SCRWDT',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'SCRRST',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'reserved_12',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'TCINT',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'TCINTREQ',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'SMURST',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'RST',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'reserved_27',0,1
	.word	628
	.byte	4,1,2,35,3,12
	.byte	'LCK',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_SCU_PMSWCR2_Bits',0,4,187,7,3
	.word	103716
	.byte	11
	.byte	'_Ifx_SCU_PMSWSTAT_Bits',0,4,190,7,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	2,6,2,35,0,12
	.byte	'ESR1WKP',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'ESR1OVRUN',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'PINAWKP',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'PINAOVRUN',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'PINBWKP',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'PINBOVRUN',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'PORSTDF',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'HWCFGEVR',0,1
	.word	628
	.byte	3,3,2,35,1,12
	.byte	'STBYRAM',0,1
	.word	628
	.byte	2,1,2,35,1,12
	.byte	'TRIST',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'SCRST',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'SCRWKP',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'SCR',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'SCRWKEN',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'ESR1WKEN',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'PINAWKEN',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'PINBWKEN',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'reserved_23',0,2
	.word	645
	.byte	4,5,2,35,2,12
	.byte	'ESR0TRIST',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	628
	.byte	4,0,2,35,3,0,36
	.byte	'Ifx_SCU_PMSWSTAT_Bits',0,4,214,7,3
	.word	103994
	.byte	11
	.byte	'_Ifx_SCU_PMSWSTATCLR_Bits',0,4,217,7,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	2,6,2,35,0,12
	.byte	'ESR1WKPCLR',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'ESR1OVRUNCLR',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'PINAWKPCLR',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'PINAOVRUNCLR',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'PINBWKPCLR',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'PINBOVRUNCLR',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'SCRSTCLR',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'SCRWKPCLR',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'reserved_18',0,2
	.word	645
	.byte	14,0,2,35,2,0,36
	.byte	'Ifx_SCU_PMSWSTATCLR_Bits',0,4,230,7,3
	.word	104490
	.byte	11
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,4,233,7,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'CLRC',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,2
	.word	645
	.byte	10,4,2,35,0,12
	.byte	'CSS0',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'CSS1',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'CSS2',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'reserved_15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'USRINFO',0,2
	.word	645
	.byte	16,0,2,35,2,0,36
	.byte	'Ifx_SCU_RSTCON2_Bits',0,4,243,7,3
	.word	104803
	.byte	11
	.byte	'_Ifx_SCU_RSTCON_Bits',0,4,246,7,16,4,12
	.byte	'ESR0',0,1
	.word	628
	.byte	2,6,2,35,0,12
	.byte	'ESR1',0,1
	.word	628
	.byte	2,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	628
	.byte	2,2,2,35,0,12
	.byte	'SMU',0,1
	.word	628
	.byte	2,0,2,35,0,12
	.byte	'SW',0,1
	.word	628
	.byte	2,6,2,35,1,12
	.byte	'STM0',0,1
	.word	628
	.byte	2,4,2,35,1,12
	.byte	'STM1',0,1
	.word	628
	.byte	2,2,2,35,1,12
	.byte	'STM2',0,1
	.word	628
	.byte	2,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,36
	.byte	'Ifx_SCU_RSTCON_Bits',0,4,129,8,3
	.word	105012
	.byte	11
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,4,132,8,16,4,12
	.byte	'ESR0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'ESR1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'SMU',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'SW',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'STM0',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'STM1',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'STM2',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'PORST',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'CB0',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'CB1',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'CB3',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	628
	.byte	2,1,2,35,2,12
	.byte	'EVR13',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'EVR33',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'SWD',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'reserved_26',0,1
	.word	628
	.byte	2,4,2,35,3,12
	.byte	'STBYR',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	628
	.byte	3,0,2,35,3,0,36
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,4,155,8,3
	.word	105223
	.byte	11
	.byte	'_Ifx_SCU_SAFECON_Bits',0,4,158,8,16,4,12
	.byte	'HBT',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,4
	.word	279
	.byte	31,0,2,35,0,0,36
	.byte	'Ifx_SCU_SAFECON_Bits',0,4,162,8,3
	.word	105655
	.byte	11
	.byte	'_Ifx_SCU_STSTAT_Bits',0,4,165,8,16,4,12
	.byte	'HWCFG',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'FTM',0,1
	.word	628
	.byte	7,1,2,35,1,12
	.byte	'MODE',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'FCBAE',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'LUDIS',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'reserved_18',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'TRSTL',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'SPDEN',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	628
	.byte	3,0,2,35,2,12
	.byte	'RAMINT',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'reserved_25',0,1
	.word	628
	.byte	7,0,2,35,3,0,36
	.byte	'Ifx_SCU_STSTAT_Bits',0,4,178,8,3
	.word	105751
	.byte	11
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,4,181,8,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'SWRSTREQ',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	279
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,4,186,8,3
	.word	106011
	.byte	11
	.byte	'_Ifx_SCU_SYSCON_Bits',0,4,189,8,16,4,12
	.byte	'CCTRIG0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'RAMINTM',0,1
	.word	628
	.byte	2,4,2,35,0,12
	.byte	'SETLUDIS',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	628
	.byte	3,0,2,35,0,12
	.byte	'DATM',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'reserved_9',0,4
	.word	279
	.byte	23,0,2,35,0,0,36
	.byte	'Ifx_SCU_SYSCON_Bits',0,4,198,8,3
	.word	106136
	.byte	11
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,4,201,8,16,4,12
	.byte	'ESR0T',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'ESR1T',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'SMUT',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	279
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,4,208,8,3
	.word	106333
	.byte	11
	.byte	'_Ifx_SCU_TRAPDIS_Bits',0,4,211,8,16,4,12
	.byte	'ESR0T',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'ESR1T',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'SMUT',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	279
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_SCU_TRAPDIS_Bits',0,4,218,8,3
	.word	106486
	.byte	11
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,4,221,8,16,4,12
	.byte	'ESR0T',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'ESR1T',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'SMUT',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	279
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_SCU_TRAPSET_Bits',0,4,228,8,3
	.word	106639
	.byte	11
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,4,231,8,16,4,12
	.byte	'ESR0T',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'ESR1T',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'SMUT',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	279
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,4,238,8,3
	.word	106792
	.byte	36
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,4,247,8,3
	.word	492
	.byte	36
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,4,134,9,3
	.word	667
	.byte	36
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,4,150,9,3
	.word	911
	.byte	11
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,4,153,9,16,4,12
	.byte	'ENDINIT',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'LCK',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'PW',0,4
	.word	476
	.byte	14,16,2,35,0,12
	.byte	'REL',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,4,159,9,3
	.word	107047
	.byte	11
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,4,162,9,16,4,12
	.byte	'CLRIRF',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'IR0',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'DR',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'IR1',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'UR',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'PAR',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'TCR',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'TCTR',0,1
	.word	628
	.byte	7,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,36
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,4,175,9,3
	.word	107173
	.byte	11
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,4,178,9,16,4,12
	.byte	'AE',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'OE',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'IS0',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'DS',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'TO',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'IS1',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'US',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'PAS',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'TCS',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'TCT',0,1
	.word	628
	.byte	7,0,2,35,1,12
	.byte	'TIM',0,2
	.word	645
	.byte	16,0,2,35,2,0,36
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,4,191,9,3
	.word	107425
	.byte	13,4,199,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	89457
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_ACCEN0',0,4,204,9,3
	.word	107644
	.byte	13,4,207,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	90014
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_ACCEN1',0,4,212,9,3
	.word	107708
	.byte	13,4,215,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	90091
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_ARSTDIS',0,4,220,9,3
	.word	107772
	.byte	13,4,223,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	90227
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_CCUCON0',0,4,228,9,3
	.word	107837
	.byte	13,4,231,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	90507
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_CCUCON1',0,4,236,9,3
	.word	107902
	.byte	13,4,239,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	90745
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_CCUCON2',0,4,244,9,3
	.word	107967
	.byte	13,4,247,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	90873
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_CCUCON3',0,4,252,9,3
	.word	108032
	.byte	13,4,255,9,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	91116
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_CCUCON4',0,4,132,10,3
	.word	108097
	.byte	13,4,135,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	91351
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_CCUCON5',0,4,140,10,3
	.word	108162
	.byte	13,4,143,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	91479
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_CCUCON6',0,4,148,10,3
	.word	108227
	.byte	13,4,151,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	91579
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_CCUCON7',0,4,156,10,3
	.word	108292
	.byte	13,4,159,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	91679
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_CHIPID',0,4,164,10,3
	.word	108357
	.byte	13,4,167,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	91887
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_DTSCON',0,4,172,10,3
	.word	108421
	.byte	13,4,175,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	92052
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_DTSLIM',0,4,180,10,3
	.word	108485
	.byte	13,4,183,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	92235
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_DTSSTAT',0,4,188,10,3
	.word	108549
	.byte	13,4,191,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	92389
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EICR',0,4,196,10,3
	.word	108614
	.byte	13,4,199,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	92753
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EIFR',0,4,204,10,3
	.word	108676
	.byte	13,4,207,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	92964
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EMSR',0,4,212,10,3
	.word	108738
	.byte	13,4,215,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	93216
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_ESRCFG',0,4,220,10,3
	.word	108800
	.byte	13,4,223,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	93334
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_ESROCFG',0,4,228,10,3
	.word	108864
	.byte	13,4,231,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	93445
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EVR13CON',0,4,236,10,3
	.word	108929
	.byte	13,4,239,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	93608
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EVR33CON',0,4,244,10,3
	.word	108995
	.byte	13,4,247,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	93771
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EVRADCSTAT',0,4,252,10,3
	.word	109061
	.byte	13,4,255,10,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	93929
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EVRDVSTAT',0,4,132,11,3
	.word	109129
	.byte	13,4,135,11,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	94094
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EVRMONCTRL',0,4,140,11,3
	.word	109196
	.byte	13,4,143,11,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	94423
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EVROSCCTRL',0,4,148,11,3
	.word	109264
	.byte	13,4,151,11,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	94644
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EVROVMON',0,4,156,11,3
	.word	109332
	.byte	13,4,159,11,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	94807
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EVRRSTCON',0,4,164,11,3
	.word	109398
	.byte	13,4,167,11,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	95079
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EVRSDCOEFF1',0,4,172,11,3
	.word	109465
	.byte	13,4,175,11,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	95232
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EVRSDCOEFF2',0,4,180,11,3
	.word	109534
	.byte	13,4,183,11,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	95388
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EVRSDCOEFF3',0,4,188,11,3
	.word	109603
	.byte	13,4,191,11,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	95550
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EVRSDCOEFF4',0,4,196,11,3
	.word	109672
	.byte	13,4,199,11,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	95693
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EVRSDCOEFF5',0,4,204,11,3
	.word	109741
	.byte	13,4,207,11,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	95858
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EVRSDCOEFF6',0,4,212,11,3
	.word	109810
	.byte	13,4,215,11,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	96003
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EVRSDCTRL1',0,4,220,11,3
	.word	109879
	.byte	13,4,223,11,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	96184
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EVRSDCTRL2',0,4,228,11,3
	.word	109947
	.byte	13,4,231,11,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	96358
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EVRSDCTRL3',0,4,236,11,3
	.word	110015
	.byte	13,4,239,11,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	96518
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EVRSDCTRL4',0,4,244,11,3
	.word	110083
	.byte	13,4,247,11,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	96662
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EVRSTAT',0,4,252,11,3
	.word	110151
	.byte	13,4,255,11,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	96936
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EVRTRIM',0,4,132,12,3
	.word	110216
	.byte	13,4,135,12,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	97075
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EVRUVMON',0,4,140,12,3
	.word	110281
	.byte	13,4,143,12,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	97238
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_EXTCON',0,4,148,12,3
	.word	110347
	.byte	13,4,151,12,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	97456
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_FDR',0,4,156,12,3
	.word	110411
	.byte	13,4,159,12,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	97619
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_FMR',0,4,164,12,3
	.word	110472
	.byte	13,4,167,12,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	97955
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_ID',0,4,172,12,3
	.word	110533
	.byte	13,4,175,12,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	98062
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_IGCR',0,4,180,12,3
	.word	110593
	.byte	13,4,183,12,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	98514
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_IN',0,4,188,12,3
	.word	110655
	.byte	13,4,191,12,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	98613
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_IOCR',0,4,196,12,3
	.word	110715
	.byte	13,4,199,12,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	98763
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_LBISTCTRL0',0,4,204,12,3
	.word	110777
	.byte	13,4,207,12,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	98912
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_LBISTCTRL1',0,4,212,12,3
	.word	110845
	.byte	13,4,215,12,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	99073
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_LBISTCTRL2',0,4,220,12,3
	.word	110913
	.byte	13,4,223,12,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	99203
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_LCLCON',0,4,228,12,3
	.word	110981
	.byte	13,4,231,12,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	99335
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_LCLTEST',0,4,236,12,3
	.word	111045
	.byte	13,4,239,12,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	99450
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_MANID',0,4,244,12,3
	.word	111110
	.byte	13,4,247,12,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	99561
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_OMR',0,4,252,12,3
	.word	111173
	.byte	13,4,255,12,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	99719
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_OSCCON',0,4,132,13,3
	.word	111234
	.byte	13,4,135,13,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	100131
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_OUT',0,4,140,13,3
	.word	111298
	.byte	13,4,143,13,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	100232
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_OVCCON',0,4,148,13,3
	.word	111359
	.byte	13,4,151,13,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	100499
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_OVCENABLE',0,4,156,13,3
	.word	111423
	.byte	13,4,159,13,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	100635
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_PDISC',0,4,164,13,3
	.word	111490
	.byte	13,4,167,13,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	100746
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_PDR',0,4,172,13,3
	.word	111553
	.byte	13,4,175,13,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	100879
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_PDRR',0,4,180,13,3
	.word	111614
	.byte	13,4,183,13,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	101082
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_PLLCON0',0,4,188,13,3
	.word	111676
	.byte	13,4,191,13,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	101438
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_PLLCON1',0,4,196,13,3
	.word	111741
	.byte	13,4,199,13,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	101616
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_PLLCON2',0,4,204,13,3
	.word	111806
	.byte	13,4,207,13,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	101716
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_PLLERAYCON0',0,4,212,13,3
	.word	111871
	.byte	13,4,215,13,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	102086
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_PLLERAYCON1',0,4,220,13,3
	.word	111940
	.byte	13,4,223,13,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	102272
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_PLLERAYSTAT',0,4,228,13,3
	.word	112009
	.byte	13,4,231,13,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	102470
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_PLLSTAT',0,4,236,13,3
	.word	112078
	.byte	13,4,239,13,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	102703
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_PMCSR',0,4,244,13,3
	.word	112143
	.byte	13,4,247,13,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	102855
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_PMSWCR0',0,4,252,13,3
	.word	112206
	.byte	13,4,255,13,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	103422
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_PMSWCR1',0,4,132,14,3
	.word	112271
	.byte	13,4,135,14,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	103716
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_PMSWCR2',0,4,140,14,3
	.word	112336
	.byte	13,4,143,14,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	103994
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_PMSWSTAT',0,4,148,14,3
	.word	112401
	.byte	13,4,151,14,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	104490
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_PMSWSTATCLR',0,4,156,14,3
	.word	112467
	.byte	13,4,159,14,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	105012
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_RSTCON',0,4,164,14,3
	.word	112536
	.byte	13,4,167,14,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	104803
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_RSTCON2',0,4,172,14,3
	.word	112600
	.byte	13,4,175,14,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	105223
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_RSTSTAT',0,4,180,14,3
	.word	112665
	.byte	13,4,183,14,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	105655
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_SAFECON',0,4,188,14,3
	.word	112730
	.byte	13,4,191,14,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	105751
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_STSTAT',0,4,196,14,3
	.word	112795
	.byte	13,4,199,14,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	106011
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_SWRSTCON',0,4,204,14,3
	.word	112859
	.byte	13,4,207,14,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	106136
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_SYSCON',0,4,212,14,3
	.word	112925
	.byte	13,4,215,14,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	106333
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_TRAPCLR',0,4,220,14,3
	.word	112989
	.byte	13,4,223,14,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	106486
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_TRAPDIS',0,4,228,14,3
	.word	113054
	.byte	13,4,231,14,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	106639
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_TRAPSET',0,4,236,14,3
	.word	113119
	.byte	13,4,239,14,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	106792
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_TRAPSTAT',0,4,244,14,3
	.word	113184
	.byte	36
	.byte	'Ifx_SCU_WDTCPU_CON0',0,4,252,14,3
	.word	588
	.byte	36
	.byte	'Ifx_SCU_WDTCPU_CON1',0,4,132,15,3
	.word	871
	.byte	36
	.byte	'Ifx_SCU_WDTCPU_SR',0,4,140,15,3
	.word	1102
	.byte	13,4,143,15,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	107047
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_WDTS_CON0',0,4,148,15,3
	.word	113335
	.byte	13,4,151,15,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	107173
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_WDTS_CON1',0,4,156,15,3
	.word	113402
	.byte	13,4,159,15,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	107425
	.byte	4,2,35,0,0,36
	.byte	'Ifx_SCU_WDTS_SR',0,4,164,15,3
	.word	113469
	.byte	10
	.word	1142
	.byte	36
	.byte	'Ifx_SCU_WDTCPU',0,4,180,15,3
	.word	113534
	.byte	11
	.byte	'_Ifx_SCU_WDTS',0,4,183,15,25,12,14
	.byte	'CON0',0
	.word	113335
	.byte	4,2,35,0,14
	.byte	'CON1',0
	.word	113402
	.byte	4,2,35,4,14
	.byte	'SR',0
	.word	113469
	.byte	4,2,35,8,0,10
	.word	113563
	.byte	36
	.byte	'Ifx_SCU_WDTS',0,4,188,15,3
	.word	113624
	.byte	15,8
	.word	108800
	.byte	16,1,0,15,20
	.word	628
	.byte	16,19,0,15,8
	.word	112143
	.byte	16,1,0,10
	.word	113563
	.byte	15,24
	.word	1142
	.byte	16,1,0,10
	.word	113683
	.byte	15,16
	.word	108614
	.byte	16,3,0,15,16
	.word	110593
	.byte	16,3,0,15,180,3
	.word	628
	.byte	16,179,3,0,11
	.byte	'_Ifx_SCU',0,4,201,15,25,128,8,14
	.byte	'reserved_0',0
	.word	4445
	.byte	8,2,35,0,14
	.byte	'ID',0
	.word	110533
	.byte	4,2,35,8,14
	.byte	'reserved_C',0
	.word	2626
	.byte	4,2,35,12,14
	.byte	'OSCCON',0
	.word	111234
	.byte	4,2,35,16,14
	.byte	'PLLSTAT',0
	.word	112078
	.byte	4,2,35,20,14
	.byte	'PLLCON0',0
	.word	111676
	.byte	4,2,35,24,14
	.byte	'PLLCON1',0
	.word	111741
	.byte	4,2,35,28,14
	.byte	'PLLCON2',0
	.word	111806
	.byte	4,2,35,32,14
	.byte	'PLLERAYSTAT',0
	.word	112009
	.byte	4,2,35,36,14
	.byte	'PLLERAYCON0',0
	.word	111871
	.byte	4,2,35,40,14
	.byte	'PLLERAYCON1',0
	.word	111940
	.byte	4,2,35,44,14
	.byte	'CCUCON0',0
	.word	107837
	.byte	4,2,35,48,14
	.byte	'CCUCON1',0
	.word	107902
	.byte	4,2,35,52,14
	.byte	'FDR',0
	.word	110411
	.byte	4,2,35,56,14
	.byte	'EXTCON',0
	.word	110347
	.byte	4,2,35,60,14
	.byte	'CCUCON2',0
	.word	107967
	.byte	4,2,35,64,14
	.byte	'CCUCON3',0
	.word	108032
	.byte	4,2,35,68,14
	.byte	'CCUCON4',0
	.word	108097
	.byte	4,2,35,72,14
	.byte	'CCUCON5',0
	.word	108162
	.byte	4,2,35,76,14
	.byte	'RSTSTAT',0
	.word	112665
	.byte	4,2,35,80,14
	.byte	'reserved_54',0
	.word	2626
	.byte	4,2,35,84,14
	.byte	'RSTCON',0
	.word	112536
	.byte	4,2,35,88,14
	.byte	'ARSTDIS',0
	.word	107772
	.byte	4,2,35,92,14
	.byte	'SWRSTCON',0
	.word	112859
	.byte	4,2,35,96,14
	.byte	'RSTCON2',0
	.word	112600
	.byte	4,2,35,100,14
	.byte	'reserved_68',0
	.word	2626
	.byte	4,2,35,104,14
	.byte	'EVRRSTCON',0
	.word	109398
	.byte	4,2,35,108,14
	.byte	'ESRCFG',0
	.word	113651
	.byte	8,2,35,112,14
	.byte	'ESROCFG',0
	.word	108864
	.byte	4,2,35,120,14
	.byte	'SYSCON',0
	.word	112925
	.byte	4,2,35,124,14
	.byte	'CCUCON6',0
	.word	108227
	.byte	4,3,35,128,1,14
	.byte	'CCUCON7',0
	.word	108292
	.byte	4,3,35,132,1,14
	.byte	'reserved_88',0
	.word	113660
	.byte	20,3,35,136,1,14
	.byte	'PDR',0
	.word	111553
	.byte	4,3,35,156,1,14
	.byte	'IOCR',0
	.word	110715
	.byte	4,3,35,160,1,14
	.byte	'OUT',0
	.word	111298
	.byte	4,3,35,164,1,14
	.byte	'OMR',0
	.word	111173
	.byte	4,3,35,168,1,14
	.byte	'IN',0
	.word	110655
	.byte	4,3,35,172,1,14
	.byte	'EVRSTAT',0
	.word	110151
	.byte	4,3,35,176,1,14
	.byte	'EVRDVSTAT',0
	.word	109129
	.byte	4,3,35,180,1,14
	.byte	'EVR13CON',0
	.word	108929
	.byte	4,3,35,184,1,14
	.byte	'EVR33CON',0
	.word	108995
	.byte	4,3,35,188,1,14
	.byte	'STSTAT',0
	.word	112795
	.byte	4,3,35,192,1,14
	.byte	'reserved_C4',0
	.word	2626
	.byte	4,3,35,196,1,14
	.byte	'PMSWCR0',0
	.word	112206
	.byte	4,3,35,200,1,14
	.byte	'PMSWSTAT',0
	.word	112401
	.byte	4,3,35,204,1,14
	.byte	'PMSWSTATCLR',0
	.word	112467
	.byte	4,3,35,208,1,14
	.byte	'PMCSR',0
	.word	113669
	.byte	8,3,35,212,1,14
	.byte	'reserved_DC',0
	.word	2626
	.byte	4,3,35,220,1,14
	.byte	'DTSSTAT',0
	.word	108549
	.byte	4,3,35,224,1,14
	.byte	'DTSCON',0
	.word	108421
	.byte	4,3,35,228,1,14
	.byte	'PMSWCR1',0
	.word	112271
	.byte	4,3,35,232,1,14
	.byte	'PMSWCR2',0
	.word	112336
	.byte	4,3,35,236,1,14
	.byte	'WDTS',0
	.word	113678
	.byte	12,3,35,240,1,14
	.byte	'EMSR',0
	.word	108738
	.byte	4,3,35,252,1,14
	.byte	'WDTCPU',0
	.word	113692
	.byte	24,3,35,128,2,14
	.byte	'reserved_118',0
	.word	4785
	.byte	12,3,35,152,2,14
	.byte	'TRAPSTAT',0
	.word	113184
	.byte	4,3,35,164,2,14
	.byte	'TRAPSET',0
	.word	113119
	.byte	4,3,35,168,2,14
	.byte	'TRAPCLR',0
	.word	112989
	.byte	4,3,35,172,2,14
	.byte	'TRAPDIS',0
	.word	113054
	.byte	4,3,35,176,2,14
	.byte	'reserved_134',0
	.word	2626
	.byte	4,3,35,180,2,14
	.byte	'LCLCON1',0
	.word	110981
	.byte	4,3,35,184,2,14
	.byte	'LCLTEST',0
	.word	111045
	.byte	4,3,35,188,2,14
	.byte	'CHIPID',0
	.word	108357
	.byte	4,3,35,192,2,14
	.byte	'MANID',0
	.word	111110
	.byte	4,3,35,196,2,14
	.byte	'reserved_148',0
	.word	4445
	.byte	8,3,35,200,2,14
	.byte	'SAFECON',0
	.word	112730
	.byte	4,3,35,208,2,14
	.byte	'reserved_154',0
	.word	29216
	.byte	16,3,35,212,2,14
	.byte	'LBISTCTRL0',0
	.word	110777
	.byte	4,3,35,228,2,14
	.byte	'LBISTCTRL1',0
	.word	110845
	.byte	4,3,35,232,2,14
	.byte	'LBISTCTRL2',0
	.word	110913
	.byte	4,3,35,236,2,14
	.byte	'reserved_170',0
	.word	51612
	.byte	28,3,35,240,2,14
	.byte	'PDISC',0
	.word	111490
	.byte	4,3,35,140,3,14
	.byte	'reserved_190',0
	.word	4445
	.byte	8,3,35,144,3,14
	.byte	'EVRTRIM',0
	.word	110216
	.byte	4,3,35,152,3,14
	.byte	'EVRADCSTAT',0
	.word	109061
	.byte	4,3,35,156,3,14
	.byte	'EVRUVMON',0
	.word	110281
	.byte	4,3,35,160,3,14
	.byte	'EVROVMON',0
	.word	109332
	.byte	4,3,35,164,3,14
	.byte	'EVRMONCTRL',0
	.word	109196
	.byte	4,3,35,168,3,14
	.byte	'reserved_1AC',0
	.word	2626
	.byte	4,3,35,172,3,14
	.byte	'EVRSDCTRL1',0
	.word	109879
	.byte	4,3,35,176,3,14
	.byte	'EVRSDCTRL2',0
	.word	109947
	.byte	4,3,35,180,3,14
	.byte	'EVRSDCTRL3',0
	.word	110015
	.byte	4,3,35,184,3,14
	.byte	'EVRSDCTRL4',0
	.word	110083
	.byte	4,3,35,188,3,14
	.byte	'EVRSDCOEFF1',0
	.word	109465
	.byte	4,3,35,192,3,14
	.byte	'EVRSDCOEFF2',0
	.word	109534
	.byte	4,3,35,196,3,14
	.byte	'EVRSDCOEFF3',0
	.word	109603
	.byte	4,3,35,200,3,14
	.byte	'EVRSDCOEFF4',0
	.word	109672
	.byte	4,3,35,204,3,14
	.byte	'EVRSDCOEFF5',0
	.word	109741
	.byte	4,3,35,208,3,14
	.byte	'EVRSDCOEFF6',0
	.word	109810
	.byte	4,3,35,212,3,14
	.byte	'EVROSCCTRL',0
	.word	109264
	.byte	4,3,35,216,3,14
	.byte	'reserved_1DC',0
	.word	2626
	.byte	4,3,35,220,3,14
	.byte	'OVCENABLE',0
	.word	111423
	.byte	4,3,35,224,3,14
	.byte	'OVCCON',0
	.word	111359
	.byte	4,3,35,228,3,14
	.byte	'reserved_1E8',0
	.word	43516
	.byte	40,3,35,232,3,14
	.byte	'EICR',0
	.word	113697
	.byte	16,3,35,144,4,14
	.byte	'EIFR',0
	.word	108676
	.byte	4,3,35,160,4,14
	.byte	'FMR',0
	.word	110472
	.byte	4,3,35,164,4,14
	.byte	'PDRR',0
	.word	111614
	.byte	4,3,35,168,4,14
	.byte	'IGCR',0
	.word	113706
	.byte	16,3,35,172,4,14
	.byte	'reserved_23C',0
	.word	2626
	.byte	4,3,35,188,4,14
	.byte	'DTSLIM',0
	.word	108485
	.byte	4,3,35,192,4,14
	.byte	'reserved_244',0
	.word	113715
	.byte	180,3,3,35,196,4,14
	.byte	'ACCEN1',0
	.word	107708
	.byte	4,3,35,248,7,14
	.byte	'ACCEN0',0
	.word	107644
	.byte	4,3,35,252,7,0,10
	.word	113726
	.byte	36
	.byte	'Ifx_SCU',0,4,181,16,3
	.word	115716
	.byte	36
	.byte	'Ifx_STM_ACCEN0_Bits',0,13,79,3
	.word	13558
	.byte	36
	.byte	'Ifx_STM_ACCEN1_Bits',0,13,85,3
	.word	13469
	.byte	36
	.byte	'Ifx_STM_CAP_Bits',0,13,91,3
	.word	11999
	.byte	36
	.byte	'Ifx_STM_CAPSV_Bits',0,13,97,3
	.word	12876
	.byte	36
	.byte	'Ifx_STM_CLC_Bits',0,13,107,3
	.word	11122
	.byte	36
	.byte	'Ifx_STM_CMCON_Bits',0,13,120,3
	.word	12177
	.byte	36
	.byte	'Ifx_STM_CMP_Bits',0,13,126,3
	.word	12086
	.byte	36
	.byte	'Ifx_STM_ICR_Bits',0,13,139,1,3
	.word	12408
	.byte	36
	.byte	'Ifx_STM_ID_Bits',0,13,147,1,3
	.word	11278
	.byte	36
	.byte	'Ifx_STM_ISCR_Bits',0,13,157,1,3
	.word	12625
	.byte	36
	.byte	'Ifx_STM_KRST0_Bits',0,13,165,1,3
	.word	13346
	.byte	36
	.byte	'Ifx_STM_KRST1_Bits',0,13,172,1,3
	.word	13242
	.byte	36
	.byte	'Ifx_STM_KRSTCLR_Bits',0,13,179,1,3
	.word	13136
	.byte	36
	.byte	'Ifx_STM_OCS_Bits',0,13,189,1,3
	.word	12976
	.byte	36
	.byte	'Ifx_STM_TIM0_Bits',0,13,195,1,3
	.word	11400
	.byte	36
	.byte	'Ifx_STM_TIM0SV_Bits',0,13,201,1,3
	.word	12789
	.byte	36
	.byte	'Ifx_STM_TIM1_Bits',0,13,207,1,3
	.word	11485
	.byte	36
	.byte	'Ifx_STM_TIM2_Bits',0,13,213,1,3
	.word	11570
	.byte	36
	.byte	'Ifx_STM_TIM3_Bits',0,13,219,1,3
	.word	11655
	.byte	36
	.byte	'Ifx_STM_TIM4_Bits',0,13,225,1,3
	.word	11741
	.byte	36
	.byte	'Ifx_STM_TIM5_Bits',0,13,231,1,3
	.word	11827
	.byte	36
	.byte	'Ifx_STM_TIM6_Bits',0,13,237,1,3
	.word	11913
	.byte	36
	.byte	'Ifx_STM_ACCEN0',0,13,250,1,3
	.word	14087
	.byte	36
	.byte	'Ifx_STM_ACCEN1',0,13,130,2,3
	.word	13518
	.byte	36
	.byte	'Ifx_STM_CAP',0,13,138,2,3
	.word	12046
	.byte	36
	.byte	'Ifx_STM_CAPSV',0,13,146,2,3
	.word	12925
	.byte	36
	.byte	'Ifx_STM_CLC',0,13,154,2,3
	.word	11238
	.byte	36
	.byte	'Ifx_STM_CMCON',0,13,162,2,3
	.word	12368
	.byte	36
	.byte	'Ifx_STM_CMP',0,13,170,2,3
	.word	12128
	.byte	36
	.byte	'Ifx_STM_ICR',0,13,178,2,3
	.word	12585
	.byte	36
	.byte	'Ifx_STM_ID',0,13,186,2,3
	.word	11360
	.byte	36
	.byte	'Ifx_STM_ISCR',0,13,194,2,3
	.word	12749
	.byte	36
	.byte	'Ifx_STM_KRST0',0,13,202,2,3
	.word	13429
	.byte	36
	.byte	'Ifx_STM_KRST1',0,13,210,2,3
	.word	13306
	.byte	36
	.byte	'Ifx_STM_KRSTCLR',0,13,218,2,3
	.word	13202
	.byte	36
	.byte	'Ifx_STM_OCS',0,13,226,2,3
	.word	13096
	.byte	36
	.byte	'Ifx_STM_TIM0',0,13,234,2,3
	.word	11445
	.byte	36
	.byte	'Ifx_STM_TIM0SV',0,13,242,2,3
	.word	12836
	.byte	36
	.byte	'Ifx_STM_TIM1',0,13,250,2,3
	.word	11530
	.byte	36
	.byte	'Ifx_STM_TIM2',0,13,130,3,3
	.word	11615
	.byte	36
	.byte	'Ifx_STM_TIM3',0,13,138,3,3
	.word	11701
	.byte	36
	.byte	'Ifx_STM_TIM4',0,13,146,3,3
	.word	11787
	.byte	36
	.byte	'Ifx_STM_TIM5',0,13,154,3,3
	.word	11873
	.byte	36
	.byte	'Ifx_STM_TIM6',0,13,162,3,3
	.word	11959
	.byte	10
	.word	14127
	.byte	36
	.byte	'Ifx_STM',0,13,201,3,3
	.word	116821
	.byte	17,42,240,10,9,1,18
	.byte	'IfxScu_CCUCON0_CLKSEL_fBack',0,0,18
	.byte	'IfxScu_CCUCON0_CLKSEL_fPll',0,1,0,36
	.byte	'IfxScu_CCUCON0_CLKSEL',0,42,244,10,3
	.word	116843
	.byte	17,42,254,10,9,1,18
	.byte	'IfxScu_WDTCON1_IR_divBy16384',0,0,18
	.byte	'IfxScu_WDTCON1_IR_divBy256',0,1,18
	.byte	'IfxScu_WDTCON1_IR_divBy64',0,2,0,36
	.byte	'IfxScu_WDTCON1_IR',0,42,131,11,3
	.word	116940
	.byte	11
	.byte	'_Ifx_FLASH_ACCEN0_Bits',0,43,45,16,4,12
	.byte	'EN0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'EN16',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'EN17',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'EN18',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'EN19',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'EN20',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'EN21',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'EN22',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'EN23',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'EN24',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'EN25',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'EN26',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'EN27',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'EN28',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'EN29',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'EN30',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'EN31',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_FLASH_ACCEN0_Bits',0,43,79,3
	.word	117062
	.byte	11
	.byte	'_Ifx_FLASH_ACCEN1_Bits',0,43,82,16,4,12
	.byte	'reserved_0',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_FLASH_ACCEN1_Bits',0,43,85,3
	.word	117623
	.byte	11
	.byte	'_Ifx_FLASH_CBAB_CFG_Bits',0,43,88,16,4,12
	.byte	'SEL',0,1
	.word	628
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	628
	.byte	2,0,2,35,0,12
	.byte	'CLR',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'DIS',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'reserved_10',0,4
	.word	279
	.byte	22,0,2,35,0,0,36
	.byte	'Ifx_FLASH_CBAB_CFG_Bits',0,43,95,3
	.word	117704
	.byte	11
	.byte	'_Ifx_FLASH_CBAB_STAT_Bits',0,43,98,16,4,12
	.byte	'VLD0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'VLD1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'VLD2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'VLD3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'VLD4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'VLD5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'VLD6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'VLD7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'VLD8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'VLD9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'reserved_10',0,4
	.word	279
	.byte	22,0,2,35,0,0,36
	.byte	'Ifx_FLASH_CBAB_STAT_Bits',0,43,111,3
	.word	117857
	.byte	11
	.byte	'_Ifx_FLASH_CBAB_TOP_Bits',0,43,114,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	5,3,2,35,0,12
	.byte	'ADDR',0,4
	.word	279
	.byte	19,8,2,35,0,12
	.byte	'ERR',0,1
	.word	628
	.byte	6,2,2,35,3,12
	.byte	'VLD',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'CLR',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_FLASH_CBAB_TOP_Bits',0,43,121,3
	.word	118105
	.byte	11
	.byte	'_Ifx_FLASH_COMM0_Bits',0,43,124,16,4,12
	.byte	'STATUS',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	279
	.byte	24,0,2,35,0,0,36
	.byte	'Ifx_FLASH_COMM0_Bits',0,43,128,1,3
	.word	118251
	.byte	11
	.byte	'_Ifx_FLASH_COMM1_Bits',0,43,131,1,16,4,12
	.byte	'STATUS',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'DATA',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,36
	.byte	'Ifx_FLASH_COMM1_Bits',0,43,136,1,3
	.word	118349
	.byte	11
	.byte	'_Ifx_FLASH_COMM2_Bits',0,43,139,1,16,4,12
	.byte	'STATUS',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'DATA',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,36
	.byte	'Ifx_FLASH_COMM2_Bits',0,43,144,1,3
	.word	118465
	.byte	11
	.byte	'_Ifx_FLASH_ECCRD_Bits',0,43,147,1,16,4,12
	.byte	'RCODE',0,4
	.word	279
	.byte	22,10,2,35,0,12
	.byte	'reserved_22',0,2
	.word	645
	.byte	8,2,2,35,2,12
	.byte	'EDCERRINJ',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'ECCORDIS',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_FLASH_ECCRD_Bits',0,43,153,1,3
	.word	118581
	.byte	11
	.byte	'_Ifx_FLASH_ECCRP_Bits',0,43,156,1,16,4,12
	.byte	'RCODE',0,4
	.word	279
	.byte	22,10,2,35,0,12
	.byte	'reserved_22',0,2
	.word	645
	.byte	8,2,2,35,2,12
	.byte	'EDCERRINJ',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'ECCORDIS',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_FLASH_ECCRP_Bits',0,43,162,1,3
	.word	118721
	.byte	11
	.byte	'_Ifx_FLASH_ECCW_Bits',0,43,165,1,16,4,12
	.byte	'WCODE',0,4
	.word	279
	.byte	22,10,2,35,0,12
	.byte	'reserved_22',0,2
	.word	645
	.byte	8,2,2,35,2,12
	.byte	'DECENCDIS',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'PECENCDIS',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_FLASH_ECCW_Bits',0,43,171,1,3
	.word	118861
	.byte	11
	.byte	'_Ifx_FLASH_FCON_Bits',0,43,174,1,16,4,12
	.byte	'WSPFLASH',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'WSECPF',0,1
	.word	628
	.byte	2,2,2,35,0,12
	.byte	'WSDFLASH',0,2
	.word	645
	.byte	6,4,2,35,0,12
	.byte	'WSECDF',0,1
	.word	628
	.byte	3,1,2,35,1,12
	.byte	'IDLE',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'ESLDIS',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'SLEEP',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'NSAFECC',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'STALL',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'RES21',0,1
	.word	628
	.byte	2,2,2,35,2,12
	.byte	'RES23',0,1
	.word	628
	.byte	2,0,2,35,2,12
	.byte	'VOPERM',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'SQERM',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'PROERM',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'reserved_27',0,1
	.word	628
	.byte	3,2,2,35,3,12
	.byte	'PR5V',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'EOBM',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_FLASH_FCON_Bits',0,43,193,1,3
	.word	119000
	.byte	11
	.byte	'_Ifx_FLASH_FPRO_Bits',0,43,196,1,16,4,12
	.byte	'PROINP',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'PRODISP',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'PROIND',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'PRODISD',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'PROINHSMCOTP',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'RES5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'PROINOTP',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'RES7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'PROINDBG',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'PRODISDBG',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'PROINHSM',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'reserved_11',0,1
	.word	628
	.byte	5,0,2,35,1,12
	.byte	'DCFP',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'DDFP',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'DDFPX',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'reserved_19',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'DDFD',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'ENPE',0,1
	.word	628
	.byte	2,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	8,0,2,35,3,0,36
	.byte	'Ifx_FLASH_FPRO_Bits',0,43,218,1,3
	.word	119362
	.byte	11
	.byte	'_Ifx_FLASH_FSR_Bits',0,43,221,1,16,4,12
	.byte	'FABUSY',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'D0BUSY',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'RES1',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'P0BUSY',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'P1BUSY',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'RES5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'RES6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'PROG',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'ERASE',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'PFPAGE',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'DFPAGE',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'OPER',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'SQER',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'PROER',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'PFSBER',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'PFDBER',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'PFMBER',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'RES17',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'DFSBER',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'DFDBER',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'DFTBER',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'DFMBER',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'SRIADDERR',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'reserved_23',0,2
	.word	645
	.byte	2,7,2,35,2,12
	.byte	'PVER',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'EVER',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'SPND',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'SLM',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'ORIER',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'reserved_31',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_FLASH_FSR_Bits',0,43,254,1,3
	.word	119803
	.byte	11
	.byte	'_Ifx_FLASH_ID_Bits',0,43,129,2,16,4,12
	.byte	'MODREV',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'MODTYPE',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'MODNUMBER',0,2
	.word	645
	.byte	16,0,2,35,2,0,36
	.byte	'Ifx_FLASH_ID_Bits',0,43,134,2,3
	.word	120409
	.byte	11
	.byte	'_Ifx_FLASH_MARD_Bits',0,43,137,2,16,4,12
	.byte	'HMARGIN',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'SELD0',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'SPND',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'SPNDERR',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'reserved_5',0,2
	.word	645
	.byte	10,1,2,35,0,12
	.byte	'TRAPDIS',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,36
	.byte	'Ifx_FLASH_MARD_Bits',0,43,147,2,3
	.word	120520
	.byte	11
	.byte	'_Ifx_FLASH_MARP_Bits',0,43,150,2,16,4,12
	.byte	'SELP0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'SELP1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'RES2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'RES3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,2
	.word	645
	.byte	11,1,2,35,0,12
	.byte	'TRAPDIS',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,36
	.byte	'Ifx_FLASH_MARP_Bits',0,43,159,2,3
	.word	120734
	.byte	11
	.byte	'_Ifx_FLASH_PROCOND_Bits',0,43,162,2,16,4,12
	.byte	'L',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'NSAFECC',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'RAMIN',0,1
	.word	628
	.byte	2,4,2,35,0,12
	.byte	'RAMINSEL',0,1
	.word	628
	.byte	4,0,2,35,0,12
	.byte	'OSCCFG',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'MODE',0,1
	.word	628
	.byte	2,5,2,35,1,12
	.byte	'APREN',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'CAP0EN',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'CAP1EN',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'CAP2EN',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'CAP3EN',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'ESR0CNT',0,2
	.word	645
	.byte	12,4,2,35,2,12
	.byte	'RES29',0,1
	.word	628
	.byte	2,2,2,35,3,12
	.byte	'RES30',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'RPRO',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_FLASH_PROCOND_Bits',0,43,179,2,3
	.word	120921
	.byte	11
	.byte	'_Ifx_FLASH_PROCONDBG_Bits',0,43,182,2,16,4,12
	.byte	'OCDSDIS',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'DBGIFLCK',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'EDM',0,1
	.word	628
	.byte	2,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	279
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_FLASH_PROCONDBG_Bits',0,43,188,2,3
	.word	121245
	.byte	11
	.byte	'_Ifx_FLASH_PROCONHSM_Bits',0,43,191,2,16,4,12
	.byte	'HSMDBGDIS',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'DBGIFLCK',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'TSTIFLCK',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'HSMTSTDIS',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'RES15',0,2
	.word	645
	.byte	12,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	645
	.byte	16,0,2,35,2,0,36
	.byte	'Ifx_FLASH_PROCONHSM_Bits',0,43,199,2,3
	.word	121388
	.byte	11
	.byte	'_Ifx_FLASH_PROCONHSMCOTP_Bits',0,43,202,2,16,4,12
	.byte	'HSMBOOTEN',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'SSWWAIT',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'HSMDX',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'HSM6X',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'HSM16X',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'HSM17X',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'S6ROM',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'HSMENPINS',0,2
	.word	645
	.byte	2,7,2,35,0,12
	.byte	'HSMENRES',0,1
	.word	628
	.byte	2,5,2,35,1,12
	.byte	'DESTDBG',0,1
	.word	628
	.byte	2,3,2,35,1,12
	.byte	'BLKFLAN',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'reserved_14',0,1
	.word	628
	.byte	2,0,2,35,1,12
	.byte	'S16ROM',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'S17ROM',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'reserved_18',0,2
	.word	645
	.byte	14,0,2,35,2,0,36
	.byte	'Ifx_FLASH_PROCONHSMCOTP_Bits',0,43,219,2,3
	.word	121577
	.byte	11
	.byte	'_Ifx_FLASH_PROCONOTP_Bits',0,43,222,2,16,4,12
	.byte	'S0ROM',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'S1ROM',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'S2ROM',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'S3ROM',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'S4ROM',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'S5ROM',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'S6ROM',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'S7ROM',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'S8ROM',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'S9ROM',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'S10ROM',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'S11ROM',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'S12ROM',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'S13ROM',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'S14ROM',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'S15ROM',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'S16ROM',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'S17ROM',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'S18ROM',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'S19ROM',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'S20ROM',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'S21ROM',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'S22ROM',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'S23ROM',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'S24ROM',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'S25ROM',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'S26ROM',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'reserved_27',0,1
	.word	628
	.byte	2,3,2,35,3,12
	.byte	'BML',0,1
	.word	628
	.byte	2,1,2,35,3,12
	.byte	'TP',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_FLASH_PROCONOTP_Bits',0,43,254,2,3
	.word	121940
	.byte	11
	.byte	'_Ifx_FLASH_PROCONP_Bits',0,43,129,3,16,4,12
	.byte	'S0L',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'S1L',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'S2L',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'S3L',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'S4L',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'S5L',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'S6L',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'S7L',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'S8L',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'S9L',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'S10L',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'S11L',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'S12L',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'S13L',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'S14L',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'S15L',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'S16L',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'S17L',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'S18L',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'S19L',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'S20L',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'S21L',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'S22L',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'S23L',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'S24L',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'S25L',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'S26L',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'reserved_27',0,1
	.word	628
	.byte	4,1,2,35,3,12
	.byte	'RPRO',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_FLASH_PROCONP_Bits',0,43,160,3,3
	.word	122535
	.byte	11
	.byte	'_Ifx_FLASH_PROCONWOP_Bits',0,43,163,3,16,4,12
	.byte	'S0WOP',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'S1WOP',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'S2WOP',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'S3WOP',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'S4WOP',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'S5WOP',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'S6WOP',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'S7WOP',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'S8WOP',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'S9WOP',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'S10WOP',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'S11WOP',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'S12WOP',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'S13WOP',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'S14WOP',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'S15WOP',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'S16WOP',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'S17WOP',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'S18WOP',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'S19WOP',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'S20WOP',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'S21WOP',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'S22WOP',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'S23WOP',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'S24WOP',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'S25WOP',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'S26WOP',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'reserved_27',0,1
	.word	628
	.byte	4,1,2,35,3,12
	.byte	'DATM',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_FLASH_PROCONWOP_Bits',0,43,194,3,3
	.word	123059
	.byte	11
	.byte	'_Ifx_FLASH_RDB_CFG0_Bits',0,43,197,3,16,4,12
	.byte	'TAG',0,1
	.word	628
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	279
	.byte	26,0,2,35,0,0,36
	.byte	'Ifx_FLASH_RDB_CFG0_Bits',0,43,201,3,3
	.word	123641
	.byte	11
	.byte	'_Ifx_FLASH_RDB_CFG1_Bits',0,43,204,3,16,4,12
	.byte	'TAG',0,1
	.word	628
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	279
	.byte	26,0,2,35,0,0,36
	.byte	'Ifx_FLASH_RDB_CFG1_Bits',0,43,208,3,3
	.word	123743
	.byte	11
	.byte	'_Ifx_FLASH_RDB_CFG2_Bits',0,43,211,3,16,4,12
	.byte	'TAG',0,1
	.word	628
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	279
	.byte	26,0,2,35,0,0,36
	.byte	'Ifx_FLASH_RDB_CFG2_Bits',0,43,215,3,3
	.word	123845
	.byte	11
	.byte	'_Ifx_FLASH_RRAD_Bits',0,43,218,3,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	3,5,2,35,0,12
	.byte	'ADD',0,4
	.word	279
	.byte	29,0,2,35,0,0,36
	.byte	'Ifx_FLASH_RRAD_Bits',0,43,222,3,3
	.word	123947
	.byte	11
	.byte	'_Ifx_FLASH_RRCT_Bits',0,43,225,3,16,4,12
	.byte	'STRT',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'STP',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'BUSY',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'DONE',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'ERR',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	628
	.byte	3,0,2,35,0,12
	.byte	'EOBM',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'reserved_9',0,1
	.word	628
	.byte	7,0,2,35,1,12
	.byte	'CNT',0,2
	.word	645
	.byte	16,0,2,35,2,0,36
	.byte	'Ifx_FLASH_RRCT_Bits',0,43,236,3,3
	.word	124041
	.byte	11
	.byte	'_Ifx_FLASH_RRD0_Bits',0,43,239,3,16,4,12
	.byte	'DATA',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_FLASH_RRD0_Bits',0,43,242,3,3
	.word	124251
	.byte	11
	.byte	'_Ifx_FLASH_RRD1_Bits',0,43,245,3,16,4,12
	.byte	'DATA',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_FLASH_RRD1_Bits',0,43,248,3,3
	.word	124324
	.byte	11
	.byte	'_Ifx_FLASH_UBAB_CFG_Bits',0,43,251,3,16,4,12
	.byte	'SEL',0,1
	.word	628
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	628
	.byte	2,0,2,35,0,12
	.byte	'CLR',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'DIS',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'reserved_10',0,4
	.word	279
	.byte	22,0,2,35,0,0,36
	.byte	'Ifx_FLASH_UBAB_CFG_Bits',0,43,130,4,3
	.word	124397
	.byte	11
	.byte	'_Ifx_FLASH_UBAB_STAT_Bits',0,43,133,4,16,4,12
	.byte	'VLD0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,4
	.word	279
	.byte	31,0,2,35,0,0,36
	.byte	'Ifx_FLASH_UBAB_STAT_Bits',0,43,137,4,3
	.word	124552
	.byte	11
	.byte	'_Ifx_FLASH_UBAB_TOP_Bits',0,43,140,4,16,4,12
	.byte	'reserved_0',0,1
	.word	628
	.byte	5,3,2,35,0,12
	.byte	'ADDR',0,4
	.word	279
	.byte	19,8,2,35,0,12
	.byte	'ERR',0,1
	.word	628
	.byte	6,2,2,35,3,12
	.byte	'VLD',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'CLR',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_FLASH_UBAB_TOP_Bits',0,43,147,4,3
	.word	124657
	.byte	13,43,155,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	117062
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_ACCEN0',0,43,160,4,3
	.word	124805
	.byte	13,43,163,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	117623
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_ACCEN1',0,43,168,4,3
	.word	124871
	.byte	13,43,171,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	117704
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_CBAB_CFG',0,43,176,4,3
	.word	124937
	.byte	13,43,179,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	117857
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_CBAB_STAT',0,43,184,4,3
	.word	125005
	.byte	13,43,187,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	118105
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_CBAB_TOP',0,43,192,4,3
	.word	125074
	.byte	13,43,195,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	118251
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_COMM0',0,43,200,4,3
	.word	125142
	.byte	13,43,203,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	118349
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_COMM1',0,43,208,4,3
	.word	125207
	.byte	13,43,211,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	118465
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_COMM2',0,43,216,4,3
	.word	125272
	.byte	13,43,219,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	118581
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_ECCRD',0,43,224,4,3
	.word	125337
	.byte	13,43,227,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	118721
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_ECCRP',0,43,232,4,3
	.word	125402
	.byte	13,43,235,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	118861
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_ECCW',0,43,240,4,3
	.word	125467
	.byte	13,43,243,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	119000
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_FCON',0,43,248,4,3
	.word	125531
	.byte	13,43,251,4,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	119362
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_FPRO',0,43,128,5,3
	.word	125595
	.byte	13,43,131,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	119803
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_FSR',0,43,136,5,3
	.word	125659
	.byte	13,43,139,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	120409
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_ID',0,43,144,5,3
	.word	125722
	.byte	13,43,147,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	120520
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_MARD',0,43,152,5,3
	.word	125784
	.byte	13,43,155,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	120734
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_MARP',0,43,160,5,3
	.word	125848
	.byte	13,43,163,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	120921
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_PROCOND',0,43,168,5,3
	.word	125912
	.byte	13,43,171,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	121245
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_PROCONDBG',0,43,176,5,3
	.word	125979
	.byte	13,43,179,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	121388
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_PROCONHSM',0,43,184,5,3
	.word	126048
	.byte	13,43,187,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	121577
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_PROCONHSMCOTP',0,43,192,5,3
	.word	126117
	.byte	13,43,195,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	121940
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_PROCONOTP',0,43,200,5,3
	.word	126190
	.byte	13,43,203,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	122535
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_PROCONP',0,43,208,5,3
	.word	126259
	.byte	13,43,211,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	123059
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_PROCONWOP',0,43,216,5,3
	.word	126326
	.byte	13,43,219,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	123641
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_RDB_CFG0',0,43,224,5,3
	.word	126395
	.byte	13,43,227,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	123743
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_RDB_CFG1',0,43,232,5,3
	.word	126463
	.byte	13,43,235,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	123845
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_RDB_CFG2',0,43,240,5,3
	.word	126531
	.byte	13,43,243,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	123947
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_RRAD',0,43,248,5,3
	.word	126599
	.byte	13,43,251,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	124041
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_RRCT',0,43,128,6,3
	.word	126663
	.byte	13,43,131,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	124251
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_RRD0',0,43,136,6,3
	.word	126727
	.byte	13,43,139,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	124324
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_RRD1',0,43,144,6,3
	.word	126791
	.byte	13,43,147,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	124397
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_UBAB_CFG',0,43,152,6,3
	.word	126855
	.byte	13,43,155,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	124552
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_UBAB_STAT',0,43,160,6,3
	.word	126923
	.byte	13,43,163,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	124657
	.byte	4,2,35,0,0,36
	.byte	'Ifx_FLASH_UBAB_TOP',0,43,168,6,3
	.word	126992
	.byte	11
	.byte	'_Ifx_FLASH_CBAB',0,43,179,6,25,12,14
	.byte	'CFG',0
	.word	124937
	.byte	4,2,35,0,14
	.byte	'STAT',0
	.word	125005
	.byte	4,2,35,4,14
	.byte	'TOP',0
	.word	125074
	.byte	4,2,35,8,0,10
	.word	127060
	.byte	36
	.byte	'Ifx_FLASH_CBAB',0,43,184,6,3
	.word	127123
	.byte	11
	.byte	'_Ifx_FLASH_RDB',0,43,187,6,25,12,14
	.byte	'CFG0',0
	.word	126395
	.byte	4,2,35,0,14
	.byte	'CFG1',0
	.word	126463
	.byte	4,2,35,4,14
	.byte	'CFG2',0
	.word	126531
	.byte	4,2,35,8,0,10
	.word	127152
	.byte	36
	.byte	'Ifx_FLASH_RDB',0,43,192,6,3
	.word	127216
	.byte	11
	.byte	'_Ifx_FLASH_UBAB',0,43,195,6,25,12,14
	.byte	'CFG',0
	.word	126855
	.byte	4,2,35,0,14
	.byte	'STAT',0
	.word	126923
	.byte	4,2,35,4,14
	.byte	'TOP',0
	.word	126992
	.byte	4,2,35,8,0,10
	.word	127244
	.byte	36
	.byte	'Ifx_FLASH_UBAB',0,43,200,6,3
	.word	127307
	.byte	36
	.byte	'Ifx_P_ACCEN0_Bits',0,6,79,3
	.word	8198
	.byte	36
	.byte	'Ifx_P_ACCEN1_Bits',0,6,85,3
	.word	8111
	.byte	36
	.byte	'Ifx_P_ESR_Bits',0,6,107,3
	.word	4454
	.byte	36
	.byte	'Ifx_P_ID_Bits',0,6,115,3
	.word	2507
	.byte	36
	.byte	'Ifx_P_IN_Bits',0,6,137,1,3
	.word	3502
	.byte	36
	.byte	'Ifx_P_IOCR0_Bits',0,6,150,1,3
	.word	2635
	.byte	36
	.byte	'Ifx_P_IOCR12_Bits',0,6,163,1,3
	.word	3282
	.byte	36
	.byte	'Ifx_P_IOCR4_Bits',0,6,176,1,3
	.word	2850
	.byte	36
	.byte	'Ifx_P_IOCR8_Bits',0,6,189,1,3
	.word	3065
	.byte	36
	.byte	'Ifx_P_LPCR0_Bits',0,6,197,1,3
	.word	7470
	.byte	36
	.byte	'Ifx_P_LPCR1_Bits',0,6,205,1,3
	.word	7594
	.byte	36
	.byte	'Ifx_P_LPCR1_P21_Bits',0,6,215,1,3
	.word	7678
	.byte	36
	.byte	'Ifx_P_LPCR2_Bits',0,6,229,1,3
	.word	7858
	.byte	36
	.byte	'Ifx_P_OMCR0_Bits',0,6,240,1,3
	.word	6109
	.byte	36
	.byte	'Ifx_P_OMCR12_Bits',0,6,250,1,3
	.word	6633
	.byte	36
	.byte	'Ifx_P_OMCR4_Bits',0,6,133,2,3
	.word	6283
	.byte	36
	.byte	'Ifx_P_OMCR8_Bits',0,6,144,2,3
	.word	6457
	.byte	36
	.byte	'Ifx_P_OMCR_Bits',0,6,166,2,3
	.word	7122
	.byte	36
	.byte	'Ifx_P_OMR_Bits',0,6,203,2,3
	.word	1936
	.byte	36
	.byte	'Ifx_P_OMSR0_Bits',0,6,213,2,3
	.word	5446
	.byte	36
	.byte	'Ifx_P_OMSR12_Bits',0,6,224,2,3
	.word	5934
	.byte	36
	.byte	'Ifx_P_OMSR4_Bits',0,6,235,2,3
	.word	5593
	.byte	36
	.byte	'Ifx_P_OMSR8_Bits',0,6,246,2,3
	.word	5762
	.byte	36
	.byte	'Ifx_P_OMSR_Bits',0,6,140,3,3
	.word	6789
	.byte	36
	.byte	'Ifx_P_OUT_Bits',0,6,162,3,3
	.word	1620
	.byte	36
	.byte	'Ifx_P_PCSR_Bits',0,6,180,3,3
	.word	5160
	.byte	36
	.byte	'Ifx_P_PDISC_Bits',0,6,202,3,3
	.word	4794
	.byte	36
	.byte	'Ifx_P_PDR0_Bits',0,6,223,3,3
	.word	3825
	.byte	36
	.byte	'Ifx_P_PDR1_Bits',0,6,244,3,3
	.word	4129
	.byte	36
	.byte	'Ifx_P_ACCEN0',0,6,129,4,3
	.word	8725
	.byte	36
	.byte	'Ifx_P_ACCEN1',0,6,137,4,3
	.word	8158
	.byte	36
	.byte	'Ifx_P_ESR',0,6,145,4,3
	.word	4745
	.byte	36
	.byte	'Ifx_P_ID',0,6,153,4,3
	.word	2586
	.byte	36
	.byte	'Ifx_P_IN',0,6,161,4,3
	.word	3776
	.byte	36
	.byte	'Ifx_P_IOCR0',0,6,169,4,3
	.word	2810
	.byte	36
	.byte	'Ifx_P_IOCR12',0,6,177,4,3
	.word	3462
	.byte	36
	.byte	'Ifx_P_IOCR4',0,6,185,4,3
	.word	3025
	.byte	36
	.byte	'Ifx_P_IOCR8',0,6,193,4,3
	.word	3242
	.byte	36
	.byte	'Ifx_P_LPCR0',0,6,201,4,3
	.word	7554
	.byte	36
	.byte	'Ifx_P_LPCR1',0,6,210,4,3
	.word	7803
	.byte	36
	.byte	'Ifx_P_LPCR2',0,6,218,4,3
	.word	8062
	.byte	36
	.byte	'Ifx_P_OMCR',0,6,226,4,3
	.word	7430
	.byte	36
	.byte	'Ifx_P_OMCR0',0,6,234,4,3
	.word	6243
	.byte	36
	.byte	'Ifx_P_OMCR12',0,6,242,4,3
	.word	6749
	.byte	36
	.byte	'Ifx_P_OMCR4',0,6,250,4,3
	.word	6417
	.byte	36
	.byte	'Ifx_P_OMCR8',0,6,130,5,3
	.word	6593
	.byte	36
	.byte	'Ifx_P_OMR',0,6,138,5,3
	.word	2467
	.byte	36
	.byte	'Ifx_P_OMSR',0,6,146,5,3
	.word	7082
	.byte	36
	.byte	'Ifx_P_OMSR0',0,6,154,5,3
	.word	5553
	.byte	36
	.byte	'Ifx_P_OMSR12',0,6,162,5,3
	.word	6069
	.byte	36
	.byte	'Ifx_P_OMSR4',0,6,170,5,3
	.word	5722
	.byte	36
	.byte	'Ifx_P_OMSR8',0,6,178,5,3
	.word	5894
	.byte	36
	.byte	'Ifx_P_OUT',0,6,186,5,3
	.word	1896
	.byte	36
	.byte	'Ifx_P_PCSR',0,6,194,5,3
	.word	5406
	.byte	36
	.byte	'Ifx_P_PDISC',0,6,202,5,3
	.word	5120
	.byte	36
	.byte	'Ifx_P_PDR0',0,6,210,5,3
	.word	4089
	.byte	36
	.byte	'Ifx_P_PDR1',0,6,218,5,3
	.word	4405
	.byte	10
	.word	8765
	.byte	36
	.byte	'Ifx_P',0,6,139,6,3
	.word	128654
	.byte	36
	.byte	'IfxPort_InputMode',0,5,89,3
	.word	9378
	.byte	36
	.byte	'IfxPort_OutputIdx',0,5,130,1,3
	.word	9653
	.byte	36
	.byte	'IfxPort_OutputMode',0,5,138,1,3
	.word	9583
	.byte	17,5,144,1,9,1,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed1',0,0,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed2',0,1,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed3',0,2,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed4',0,3,18
	.byte	'IfxPort_PadDriver_lvdsSpeed1',0,4,18
	.byte	'IfxPort_PadDriver_lvdsSpeed2',0,5,18
	.byte	'IfxPort_PadDriver_lvdsSpeed3',0,6,18
	.byte	'IfxPort_PadDriver_lvdsSpeed4',0,7,18
	.byte	'IfxPort_PadDriver_ttlSpeed1',0,8,18
	.byte	'IfxPort_PadDriver_ttlSpeed2',0,9,18
	.byte	'IfxPort_PadDriver_ttlSpeed3',0,10,18
	.byte	'IfxPort_PadDriver_ttlSpeed4',0,11,0,36
	.byte	'IfxPort_PadDriver',0,5,158,1,3
	.word	128755
	.byte	36
	.byte	'IfxPort_State',0,5,178,1,3
	.word	9966
	.byte	21,5,190,1,9,8,14
	.byte	'port',0
	.word	9373
	.byte	4,2,35,0,14
	.byte	'pinIndex',0
	.word	628
	.byte	1,2,35,4,0,36
	.byte	'IfxPort_Pin',0,5,194,1,3
	.word	129220
	.byte	10
	.word	113726
	.byte	3
	.word	129280
	.byte	21,44,74,15,20,14
	.byte	'module',0
	.word	129285
	.byte	4,2,35,0,14
	.byte	'channelId',0
	.word	628
	.byte	1,2,35,4,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,8,14
	.byte	'select',0
	.word	65213
	.byte	1,2,35,16,0,22
	.word	129290
	.byte	36
	.byte	'IfxScu_Req_In',0,44,80,3
	.word	129360
	.byte	36
	.byte	'IfxScuCcu_PllStepsFunctionHook',0,7,148,1,16
	.word	120
	.byte	21,7,212,5,9,8,14
	.byte	'value',0
	.word	10509
	.byte	4,2,35,0,14
	.byte	'mask',0
	.word	10509
	.byte	4,2,35,4,0,36
	.byte	'IfxScuCcu_CcuconRegConfig',0,7,216,5,3
	.word	129427
	.byte	21,7,221,5,9,8,14
	.byte	'pDivider',0
	.word	628
	.byte	1,2,35,0,14
	.byte	'nDivider',0
	.word	628
	.byte	1,2,35,1,14
	.byte	'k2Initial',0
	.word	628
	.byte	1,2,35,2,14
	.byte	'waitTime',0
	.word	177
	.byte	4,2,35,4,0,36
	.byte	'IfxScuCcu_InitialStepConfig',0,7,227,5,3
	.word	129498
	.byte	21,7,231,5,9,12,14
	.byte	'k2Step',0
	.word	628
	.byte	1,2,35,0,14
	.byte	'waitTime',0
	.word	177
	.byte	4,2,35,2,14
	.byte	'hookFunction',0
	.word	129387
	.byte	4,2,35,8,0,36
	.byte	'IfxScuCcu_PllStepsConfig',0,7,236,5,3
	.word	129615
	.byte	3
	.word	117
	.byte	21,7,244,5,9,48,14
	.byte	'ccucon0',0
	.word	129427
	.byte	8,2,35,0,14
	.byte	'ccucon1',0
	.word	129427
	.byte	8,2,35,8,14
	.byte	'ccucon2',0
	.word	129427
	.byte	8,2,35,16,14
	.byte	'ccucon5',0
	.word	129427
	.byte	8,2,35,24,14
	.byte	'ccucon6',0
	.word	129427
	.byte	8,2,35,32,14
	.byte	'ccucon7',0
	.word	129427
	.byte	8,2,35,40,0,36
	.byte	'IfxScuCcu_ClockDistributionConfig',0,7,252,5,3
	.word	129717
	.byte	21,7,128,6,9,8,14
	.byte	'value',0
	.word	10509
	.byte	4,2,35,0,14
	.byte	'mask',0
	.word	10509
	.byte	4,2,35,4,0,36
	.byte	'IfxScuCcu_FlashWaitstateConfig',0,7,132,6,3
	.word	129869
	.byte	3
	.word	129615
	.byte	21,7,137,6,9,16,14
	.byte	'numOfPllDividerSteps',0
	.word	628
	.byte	1,2,35,0,14
	.byte	'pllDividerStep',0
	.word	129945
	.byte	4,2,35,4,14
	.byte	'pllInitialStep',0
	.word	129498
	.byte	8,2,35,8,0,36
	.byte	'IfxScuCcu_SysPllConfig',0,7,142,6,3
	.word	129950
	.byte	17,8,144,1,9,1,18
	.byte	'IfxCpu_CounterMode_normal',0,0,18
	.byte	'IfxCpu_CounterMode_task',0,1,0,36
	.byte	'IfxCpu_CounterMode',0,8,148,1,3
	.word	130067
	.byte	21,8,160,1,9,6,14
	.byte	'counter',0
	.word	10509
	.byte	4,2,35,0,14
	.byte	'overlfow',0
	.word	628
	.byte	1,2,35,4,0,36
	.byte	'IfxCpu_Counter',0,8,164,1,3
	.word	130156
	.byte	21,8,172,1,9,32,14
	.byte	'instruction',0
	.word	130156
	.byte	6,2,35,0,14
	.byte	'clock',0
	.word	130156
	.byte	6,2,35,6,14
	.byte	'counter1',0
	.word	130156
	.byte	6,2,35,12,14
	.byte	'counter2',0
	.word	130156
	.byte	6,2,35,18,14
	.byte	'counter3',0
	.word	130156
	.byte	6,2,35,24,0,36
	.byte	'IfxCpu_Perf',0,8,179,1,3
	.word	130222
	.byte	17,45,69,9,1,18
	.byte	'IfxSrc_Tos_cpu0',0,0,18
	.byte	'IfxSrc_Tos_cpu1',0,1,18
	.byte	'IfxSrc_Tos_dma',0,3,0,36
	.byte	'IfxSrc_Tos',0,45,74,3
	.word	130340
	.byte	17,12,151,1,9,1,18
	.byte	'IfxStm_Comparator_0',0,0,18
	.byte	'IfxStm_Comparator_1',0,1,0,36
	.byte	'IfxStm_Comparator',0,12,155,1,3
	.word	130418
	.byte	17,12,159,1,9,1,18
	.byte	'IfxStm_ComparatorInterrupt_ir0',0,0,18
	.byte	'IfxStm_ComparatorInterrupt_ir1',0,1,0,36
	.byte	'IfxStm_ComparatorInterrupt',0,12,163,1,3
	.word	130496
	.byte	17,12,167,1,9,1,18
	.byte	'IfxStm_ComparatorOffset_0',0,0,18
	.byte	'IfxStm_ComparatorOffset_1',0,1,18
	.byte	'IfxStm_ComparatorOffset_2',0,2,18
	.byte	'IfxStm_ComparatorOffset_3',0,3,18
	.byte	'IfxStm_ComparatorOffset_4',0,4,18
	.byte	'IfxStm_ComparatorOffset_5',0,5,18
	.byte	'IfxStm_ComparatorOffset_6',0,6,18
	.byte	'IfxStm_ComparatorOffset_7',0,7,18
	.byte	'IfxStm_ComparatorOffset_8',0,8,18
	.byte	'IfxStm_ComparatorOffset_9',0,9,18
	.byte	'IfxStm_ComparatorOffset_10',0,10,18
	.byte	'IfxStm_ComparatorOffset_11',0,11,18
	.byte	'IfxStm_ComparatorOffset_12',0,12,18
	.byte	'IfxStm_ComparatorOffset_13',0,13,18
	.byte	'IfxStm_ComparatorOffset_14',0,14,18
	.byte	'IfxStm_ComparatorOffset_15',0,15,18
	.byte	'IfxStm_ComparatorOffset_16',0,16,18
	.byte	'IfxStm_ComparatorOffset_17',0,17,18
	.byte	'IfxStm_ComparatorOffset_18',0,18,18
	.byte	'IfxStm_ComparatorOffset_19',0,19,18
	.byte	'IfxStm_ComparatorOffset_20',0,20,18
	.byte	'IfxStm_ComparatorOffset_21',0,21,18
	.byte	'IfxStm_ComparatorOffset_22',0,22,18
	.byte	'IfxStm_ComparatorOffset_23',0,23,18
	.byte	'IfxStm_ComparatorOffset_24',0,24,18
	.byte	'IfxStm_ComparatorOffset_25',0,25,18
	.byte	'IfxStm_ComparatorOffset_26',0,26,18
	.byte	'IfxStm_ComparatorOffset_27',0,27,18
	.byte	'IfxStm_ComparatorOffset_28',0,28,18
	.byte	'IfxStm_ComparatorOffset_29',0,29,18
	.byte	'IfxStm_ComparatorOffset_30',0,30,18
	.byte	'IfxStm_ComparatorOffset_31',0,31,0,36
	.byte	'IfxStm_ComparatorOffset',0,12,201,1,3
	.word	130605
	.byte	17,12,205,1,9,1,18
	.byte	'IfxStm_ComparatorSize_1Bit',0,0,18
	.byte	'IfxStm_ComparatorSize_2Bits',0,1,18
	.byte	'IfxStm_ComparatorSize_3Bits',0,2,18
	.byte	'IfxStm_ComparatorSize_4Bits',0,3,18
	.byte	'IfxStm_ComparatorSize_5Bits',0,4,18
	.byte	'IfxStm_ComparatorSize_6Bits',0,5,18
	.byte	'IfxStm_ComparatorSize_7Bits',0,6,18
	.byte	'IfxStm_ComparatorSize_8Bits',0,7,18
	.byte	'IfxStm_ComparatorSize_9Bits',0,8,18
	.byte	'IfxStm_ComparatorSize_10Bits',0,9,18
	.byte	'IfxStm_ComparatorSize_11Bits',0,10,18
	.byte	'IfxStm_ComparatorSize_12Bits',0,11,18
	.byte	'IfxStm_ComparatorSize_13Bits',0,12,18
	.byte	'IfxStm_ComparatorSize_14Bits',0,13,18
	.byte	'IfxStm_ComparatorSize_15Bits',0,14,18
	.byte	'IfxStm_ComparatorSize_16Bits',0,15,18
	.byte	'IfxStm_ComparatorSize_17Bits',0,16,18
	.byte	'IfxStm_ComparatorSize_18Bits',0,17,18
	.byte	'IfxStm_ComparatorSize_19Bits',0,18,18
	.byte	'IfxStm_ComparatorSize_20Bits',0,19,18
	.byte	'IfxStm_ComparatorSize_21Bits',0,20,18
	.byte	'IfxStm_ComparatorSize_22Bits',0,21,18
	.byte	'IfxStm_ComparatorSize_23Bits',0,22,18
	.byte	'IfxStm_ComparatorSize_24Bits',0,23,18
	.byte	'IfxStm_ComparatorSize_25Bits',0,24,18
	.byte	'IfxStm_ComparatorSize_26Bits',0,25,18
	.byte	'IfxStm_ComparatorSize_27Bits',0,26,18
	.byte	'IfxStm_ComparatorSize_28Bits',0,27,18
	.byte	'IfxStm_ComparatorSize_29Bits',0,28,18
	.byte	'IfxStm_ComparatorSize_30Bits',0,29,18
	.byte	'IfxStm_ComparatorSize_31Bits',0,30,18
	.byte	'IfxStm_ComparatorSize_32Bits',0,31,0,36
	.byte	'IfxStm_ComparatorSize',0,12,239,1,3
	.word	131563
	.byte	17,12,244,1,9,1,18
	.byte	'IfxStm_SleepMode_enable',0,0,18
	.byte	'IfxStm_SleepMode_disable',0,1,0,36
	.byte	'IfxStm_SleepMode',0,12,248,1,3
	.word	132583
	.byte	17,12,252,1,9,1,18
	.byte	'IfxStm_SuspendMode_none',0,0,18
	.byte	'IfxStm_SuspendMode_hard',0,1,18
	.byte	'IfxStm_SuspendMode_soft',0,2,0,36
	.byte	'IfxStm_SuspendMode',0,12,129,2,3
	.word	132669
	.byte	36
	.byte	'Ifx_CCU6_ACCEN0_Bits',0,16,79,3
	.word	23497
	.byte	36
	.byte	'Ifx_CCU6_ACCEN1_Bits',0,16,85,3
	.word	23407
	.byte	36
	.byte	'Ifx_CCU6_CC60R_Bits',0,16,92,3
	.word	16547
	.byte	36
	.byte	'Ifx_CCU6_CC60SR_Bits',0,16,99,3
	.word	16862
	.byte	36
	.byte	'Ifx_CCU6_CC61R_Bits',0,16,106,3
	.word	16652
	.byte	36
	.byte	'Ifx_CCU6_CC61SR_Bits',0,16,113,3
	.word	16968
	.byte	36
	.byte	'Ifx_CCU6_CC62R_Bits',0,16,120,3
	.word	16757
	.byte	36
	.byte	'Ifx_CCU6_CC62SR_Bits',0,16,127,3
	.word	17074
	.byte	36
	.byte	'Ifx_CCU6_CC63R_Bits',0,16,134,1,3
	.word	17394
	.byte	36
	.byte	'Ifx_CCU6_CC63SR_Bits',0,16,141,1,3
	.word	17500
	.byte	36
	.byte	'Ifx_CCU6_CLC_Bits',0,16,151,1,3
	.word	14968
	.byte	36
	.byte	'Ifx_CCU6_CMPMODIF_Bits',0,16,168,1,3
	.word	18002
	.byte	36
	.byte	'Ifx_CCU6_CMPSTAT_Bits',0,16,190,1,3
	.word	17607
	.byte	36
	.byte	'Ifx_CCU6_ID_Bits',0,16,198,1,3
	.word	15260
	.byte	36
	.byte	'Ifx_CCU6_IEN_Bits',0,16,220,1,3
	.word	22466
	.byte	36
	.byte	'Ifx_CCU6_IMON_Bits',0,16,236,1,3
	.word	20532
	.byte	36
	.byte	'Ifx_CCU6_INP_Bits',0,16,249,1,3
	.word	22248
	.byte	36
	.byte	'Ifx_CCU6_IS_Bits',0,16,143,2,3
	.word	21150
	.byte	36
	.byte	'Ifx_CCU6_ISR_Bits',0,16,165,2,3
	.word	21874
	.byte	36
	.byte	'Ifx_CCU6_ISS_Bits',0,16,187,2,3
	.word	21507
	.byte	36
	.byte	'Ifx_CCU6_KRST0_Bits',0,16,195,2,3
	.word	23283
	.byte	36
	.byte	'Ifx_CCU6_KRST1_Bits',0,16,202,2,3
	.word	23178
	.byte	36
	.byte	'Ifx_CCU6_KRSTCLR_Bits',0,16,209,2,3
	.word	23071
	.byte	36
	.byte	'Ifx_CCU6_KSCSR_Bits',0,16,219,2,3
	.word	15957
	.byte	36
	.byte	'Ifx_CCU6_LI_Bits',0,16,238,2,3
	.word	20805
	.byte	36
	.byte	'Ifx_CCU6_MCFG_Bits',0,16,247,2,3
	.word	15126
	.byte	36
	.byte	'Ifx_CCU6_MCMCTR_Bits',0,16,132,3,3
	.word	20308
	.byte	36
	.byte	'Ifx_CCU6_MCMOUT_Bits',0,16,143,3,3
	.word	20133
	.byte	36
	.byte	'Ifx_CCU6_MCMOUTS_Bits',0,16,156,3,3
	.word	19909
	.byte	36
	.byte	'Ifx_CCU6_MODCTR_Bits',0,16,168,3,3
	.word	19335
	.byte	36
	.byte	'Ifx_CCU6_MOSEL_Bits',0,16,177,3,3
	.word	15387
	.byte	36
	.byte	'Ifx_CCU6_OCS_Bits',0,16,190,3,3
	.word	22864
	.byte	36
	.byte	'Ifx_CCU6_PISEL0_Bits',0,16,204,3,3
	.word	15537
	.byte	36
	.byte	'Ifx_CCU6_PISEL2_Bits',0,16,215,3,3
	.word	15773
	.byte	36
	.byte	'Ifx_CCU6_PSLR_Bits',0,16,224,3,3
	.word	19766
	.byte	36
	.byte	'Ifx_CCU6_T12_Bits',0,16,231,3,3
	.word	16107
	.byte	36
	.byte	'Ifx_CCU6_T12DTC_Bits',0,16,245,3,3
	.word	16321
	.byte	36
	.byte	'Ifx_CCU6_T12MSEL_Bits',0,16,128,4,3
	.word	18307
	.byte	36
	.byte	'Ifx_CCU6_T12PR_Bits',0,16,135,4,3
	.word	16213
	.byte	36
	.byte	'Ifx_CCU6_T13_Bits',0,16,142,4,3
	.word	17180
	.byte	36
	.byte	'Ifx_CCU6_T13PR_Bits',0,16,149,4,3
	.word	17286
	.byte	36
	.byte	'Ifx_CCU6_TCTR0_Bits',0,16,165,4,3
	.word	18487
	.byte	36
	.byte	'Ifx_CCU6_TCTR2_Bits',0,16,178,4,3
	.word	18747
	.byte	36
	.byte	'Ifx_CCU6_TCTR4_Bits',0,16,199,4,3
	.word	18970
	.byte	36
	.byte	'Ifx_CCU6_TRPCTR_Bits',0,16,212,4,3
	.word	19547
	.byte	36
	.byte	'Ifx_CCU6_ACCEN0',0,16,225,4,3
	.word	24027
	.byte	36
	.byte	'Ifx_CCU6_ACCEN1',0,16,233,4,3
	.word	23457
	.byte	36
	.byte	'Ifx_CCU6_CC60R',0,16,241,4,3
	.word	16612
	.byte	36
	.byte	'Ifx_CCU6_CC60SR',0,16,249,4,3
	.word	16928
	.byte	36
	.byte	'Ifx_CCU6_CC61R',0,16,129,5,3
	.word	16717
	.byte	36
	.byte	'Ifx_CCU6_CC61SR',0,16,137,5,3
	.word	17034
	.byte	36
	.byte	'Ifx_CCU6_CC62R',0,16,145,5,3
	.word	16822
	.byte	36
	.byte	'Ifx_CCU6_CC62SR',0,16,153,5,3
	.word	17140
	.byte	36
	.byte	'Ifx_CCU6_CC63R',0,16,161,5,3
	.word	17460
	.byte	36
	.byte	'Ifx_CCU6_CC63SR',0,16,169,5,3
	.word	17567
	.byte	36
	.byte	'Ifx_CCU6_CLC',0,16,177,5,3
	.word	15086
	.byte	36
	.byte	'Ifx_CCU6_CMPMODIF',0,16,185,5,3
	.word	18267
	.byte	36
	.byte	'Ifx_CCU6_CMPSTAT',0,16,193,5,3
	.word	17962
	.byte	36
	.byte	'Ifx_CCU6_ID',0,16,201,5,3
	.word	15347
	.byte	36
	.byte	'Ifx_CCU6_IEN',0,16,209,5,3
	.word	22815
	.byte	36
	.byte	'Ifx_CCU6_IMON',0,16,217,5,3
	.word	20765
	.byte	36
	.byte	'Ifx_CCU6_INP',0,16,225,5,3
	.word	22426
	.byte	36
	.byte	'Ifx_CCU6_IS',0,16,233,5,3
	.word	21467
	.byte	36
	.byte	'Ifx_CCU6_ISR',0,16,241,5,3
	.word	22208
	.byte	36
	.byte	'Ifx_CCU6_ISS',0,16,249,5,3
	.word	21834
	.byte	36
	.byte	'Ifx_CCU6_KRST0',0,16,129,6,3
	.word	23367
	.byte	36
	.byte	'Ifx_CCU6_KRST1',0,16,137,6,3
	.word	23243
	.byte	36
	.byte	'Ifx_CCU6_KRSTCLR',0,16,145,6,3
	.word	23138
	.byte	36
	.byte	'Ifx_CCU6_KSCSR',0,16,153,6,3
	.word	16067
	.byte	36
	.byte	'Ifx_CCU6_LI',0,16,161,6,3
	.word	21110
	.byte	36
	.byte	'Ifx_CCU6_MCFG',0,16,169,6,3
	.word	15220
	.byte	36
	.byte	'Ifx_CCU6_MCMCTR',0,16,177,6,3
	.word	20492
	.byte	36
	.byte	'Ifx_CCU6_MCMOUT',0,16,185,6,3
	.word	20268
	.byte	36
	.byte	'Ifx_CCU6_MCMOUTS',0,16,193,6,3
	.word	20093
	.byte	36
	.byte	'Ifx_CCU6_MODCTR',0,16,201,6,3
	.word	19507
	.byte	36
	.byte	'Ifx_CCU6_MOSEL',0,16,209,6,3
	.word	15497
	.byte	36
	.byte	'Ifx_CCU6_OCS',0,16,217,6,3
	.word	23031
	.byte	36
	.byte	'Ifx_CCU6_PISEL0',0,16,225,6,3
	.word	15733
	.byte	36
	.byte	'Ifx_CCU6_PISEL2',0,16,233,6,3
	.word	15917
	.byte	36
	.byte	'Ifx_CCU6_PSLR',0,16,241,6,3
	.word	19869
	.byte	36
	.byte	'Ifx_CCU6_T12',0,16,249,6,3
	.word	16173
	.byte	36
	.byte	'Ifx_CCU6_T12DTC',0,16,129,7,3
	.word	16507
	.byte	36
	.byte	'Ifx_CCU6_T12MSEL',0,16,137,7,3
	.word	18447
	.byte	36
	.byte	'Ifx_CCU6_T12PR',0,16,145,7,3
	.word	16281
	.byte	36
	.byte	'Ifx_CCU6_T13',0,16,153,7,3
	.word	17246
	.byte	36
	.byte	'Ifx_CCU6_T13PR',0,16,161,7,3
	.word	17354
	.byte	36
	.byte	'Ifx_CCU6_TCTR0',0,16,169,7,3
	.word	18707
	.byte	36
	.byte	'Ifx_CCU6_TCTR2',0,16,177,7,3
	.word	18930
	.byte	36
	.byte	'Ifx_CCU6_TCTR4',0,16,185,7,3
	.word	19295
	.byte	36
	.byte	'Ifx_CCU6_TRPCTR',0,16,193,7,3
	.word	19726
	.byte	10
	.word	24067
	.byte	36
	.byte	'Ifx_CCU6',0,16,130,8,3
	.word	135151
	.byte	36
	.byte	'IfxCcu6_Index',0,26,88,3
	.word	59652
	.byte	21,46,59,15,16,14
	.byte	'module',0
	.word	24928
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	65213
	.byte	1,2,35,12,0,22
	.word	135196
	.byte	36
	.byte	'IfxCcu6_Cc60in_In',0,46,64,3
	.word	135247
	.byte	21,46,67,15,16,14
	.byte	'module',0
	.word	24928
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	65213
	.byte	1,2,35,12,0,22
	.word	135278
	.byte	36
	.byte	'IfxCcu6_Cc61in_In',0,46,72,3
	.word	135329
	.byte	21,46,75,15,16,14
	.byte	'module',0
	.word	24928
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	65213
	.byte	1,2,35,12,0,22
	.word	135360
	.byte	36
	.byte	'IfxCcu6_Cc62in_In',0,46,80,3
	.word	135411
	.byte	21,46,83,15,16,14
	.byte	'module',0
	.word	24928
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	65213
	.byte	1,2,35,12,0,22
	.word	135442
	.byte	36
	.byte	'IfxCcu6_Ccpos0_In',0,46,88,3
	.word	135493
	.byte	21,46,91,15,16,14
	.byte	'module',0
	.word	24928
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	65213
	.byte	1,2,35,12,0,22
	.word	135524
	.byte	36
	.byte	'IfxCcu6_Ccpos1_In',0,46,96,3
	.word	135575
	.byte	21,46,99,15,16,14
	.byte	'module',0
	.word	24928
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	65213
	.byte	1,2,35,12,0,22
	.word	135606
	.byte	36
	.byte	'IfxCcu6_Ccpos2_In',0,46,104,3
	.word	135657
	.byte	21,46,107,15,16,14
	.byte	'module',0
	.word	24928
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	65213
	.byte	1,2,35,12,0,22
	.word	135688
	.byte	36
	.byte	'IfxCcu6_Ctrap_In',0,46,112,3
	.word	135739
	.byte	21,46,115,15,16,14
	.byte	'module',0
	.word	24928
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	65213
	.byte	1,2,35,12,0,22
	.word	135769
	.byte	36
	.byte	'IfxCcu6_T12hr_In',0,46,120,3
	.word	135820
	.byte	21,46,123,15,16,14
	.byte	'module',0
	.word	24928
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	65213
	.byte	1,2,35,12,0,22
	.word	135850
	.byte	36
	.byte	'IfxCcu6_T13hr_In',0,46,128,1,3
	.word	135901
	.byte	21,46,131,1,15,16,14
	.byte	'module',0
	.word	24928
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	9653
	.byte	1,2,35,12,0,22
	.word	135932
	.byte	36
	.byte	'IfxCcu6_Cc60_Out',0,46,136,1,3
	.word	135984
	.byte	21,46,139,1,15,16,14
	.byte	'module',0
	.word	24928
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	9653
	.byte	1,2,35,12,0,22
	.word	136015
	.byte	36
	.byte	'IfxCcu6_Cc61_Out',0,46,144,1,3
	.word	136067
	.byte	21,46,147,1,15,16,14
	.byte	'module',0
	.word	24928
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	9653
	.byte	1,2,35,12,0,22
	.word	136098
	.byte	36
	.byte	'IfxCcu6_Cc62_Out',0,46,152,1,3
	.word	136150
	.byte	21,46,155,1,15,16,14
	.byte	'module',0
	.word	24928
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	9653
	.byte	1,2,35,12,0,22
	.word	136181
	.byte	36
	.byte	'IfxCcu6_Cout60_Out',0,46,160,1,3
	.word	136233
	.byte	21,46,163,1,15,16,14
	.byte	'module',0
	.word	24928
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	9653
	.byte	1,2,35,12,0,22
	.word	136266
	.byte	36
	.byte	'IfxCcu6_Cout61_Out',0,46,168,1,3
	.word	136318
	.byte	21,46,171,1,15,16,14
	.byte	'module',0
	.word	24928
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	9653
	.byte	1,2,35,12,0,22
	.word	136351
	.byte	36
	.byte	'IfxCcu6_Cout62_Out',0,46,176,1,3
	.word	136403
	.byte	21,46,179,1,15,16,14
	.byte	'module',0
	.word	24928
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	9653
	.byte	1,2,35,12,0,22
	.word	136436
	.byte	36
	.byte	'IfxCcu6_Cout63_Out',0,46,184,1,3
	.word	136488
	.byte	36
	.byte	'IfxCcu6_CaptureCompareInput',0,15,90,3
	.word	25539
	.byte	36
	.byte	'IfxCcu6_CaptureCompareInputSignal',0,15,100,3
	.word	25797
	.byte	17,15,113,9,1,18
	.byte	'IfxCcu6_ChannelOut_cc0',0,0,18
	.byte	'IfxCcu6_ChannelOut_cout0',0,1,18
	.byte	'IfxCcu6_ChannelOut_cc1',0,2,18
	.byte	'IfxCcu6_ChannelOut_cout1',0,3,18
	.byte	'IfxCcu6_ChannelOut_cc2',0,4,18
	.byte	'IfxCcu6_ChannelOut_cout2',0,5,18
	.byte	'IfxCcu6_ChannelOut_cout3',0,6,0,36
	.byte	'IfxCcu6_ChannelOut',0,15,122,3
	.word	136599
	.byte	17,15,127,9,1,18
	.byte	'IfxCcu6_CountingInputMode_internal',0,0,18
	.byte	'IfxCcu6_CountingInputMode_manual',0,1,18
	.byte	'IfxCcu6_CountingInputMode_externalRising',0,2,18
	.byte	'IfxCcu6_CountingInputMode_externalFalling',0,3,0,36
	.byte	'IfxCcu6_CountingInputMode',0,15,137,1,3
	.word	136815
	.byte	17,15,152,1,9,1,18
	.byte	'IfxCcu6_ExternalTriggerMode_disable',0,0,18
	.byte	'IfxCcu6_ExternalTriggerMode_risingEdge',0,1,18
	.byte	'IfxCcu6_ExternalTriggerMode_fallingEdge',0,2,18
	.byte	'IfxCcu6_ExternalTriggerMode_anyEdge',0,3,0,36
	.byte	'IfxCcu6_ExternalTriggerMode',0,15,161,1,3
	.word	137015
	.byte	17,15,166,1,9,1,18
	.byte	'IfxCcu6_HallSensorTriggerMode_permanentCheck',0,0,18
	.byte	'IfxCcu6_HallSensorTriggerMode_cM63',0,1,18
	.byte	'IfxCcu6_HallSensorTriggerMode_t13PM',0,2,18
	.byte	'IfxCcu6_HallSensorTriggerMode_off',0,3,18
	.byte	'IfxCcu6_HallSensorTriggerMode_t12PMCountingUp',0,4,18
	.byte	'IfxCcu6_HallSensorTriggerMode_t12OMCountingDown',0,5,18
	.byte	'IfxCcu6_HallSensorTriggerMode_cM61CountingUp',0,6,18
	.byte	'IfxCcu6_HallSensorTriggerMode_cM61CountingDown',0,7,0,36
	.byte	'IfxCcu6_HallSensorTriggerMode',0,15,177,1,3
	.word	137218
	.byte	36
	.byte	'IfxCcu6_InterruptSource',0,15,203,1,3
	.word	24933
	.byte	17,15,208,1,9,1,18
	.byte	'IfxCcu6_MultiChannelSwitchingSelect_noEvent',0,0,18
	.byte	'IfxCcu6_MultiChannelSwitchingSelect_correctHallEvent',0,1,18
	.byte	'IfxCcu6_MultiChannelSwitchingSelect_t13PeriodMatch',0,2,18
	.byte	'IfxCcu6_MultiChannelSwitchingSelect_t12OneMatch',0,3,18
	.byte	'IfxCcu6_MultiChannelSwitchingSelect_t12Channel1CompareMatch',0,4,18
	.byte	'IfxCcu6_MultiChannelSwitchingSelect_t12PeriodMatch',0,5,0,36
	.byte	'IfxCcu6_MultiChannelSwitchingSelect',0,15,217,1,3
	.word	137649
	.byte	17,15,222,1,9,1,18
	.byte	'IfxCcu6_MultiChannelSwitchingSync_direct',0,0,18
	.byte	'IfxCcu6_MultiChannelSwitchingSync_t13ZeroMatch',0,1,18
	.byte	'IfxCcu6_MultiChannelSwitchingSync_t12ZeroMatch',0,2,0,36
	.byte	'IfxCcu6_MultiChannelSwitchingSync',0,15,229,1,3
	.word	138020
	.byte	17,15,233,1,9,1,18
	.byte	'IfxCcu6_ServiceRequest_0',0,0,18
	.byte	'IfxCcu6_ServiceRequest_1',0,1,18
	.byte	'IfxCcu6_ServiceRequest_2',0,2,18
	.byte	'IfxCcu6_ServiceRequest_3',0,3,0,36
	.byte	'IfxCcu6_ServiceRequest',0,15,239,1,3
	.word	138211
	.byte	17,15,244,1,9,1,18
	.byte	'IfxCcu6_SleepMode_enable',0,0,18
	.byte	'IfxCcu6_SleepMode_disable',0,1,0,36
	.byte	'IfxCcu6_SleepMode',0,15,248,1,3
	.word	138358
	.byte	17,15,252,1,9,1,18
	.byte	'IfxCcu6_SuspendMode_none',0,0,18
	.byte	'IfxCcu6_SuspendMode_hard',0,1,18
	.byte	'IfxCcu6_SuspendMode_soft',0,2,0,36
	.byte	'IfxCcu6_SuspendMode',0,15,129,2,3
	.word	138447
	.byte	17,15,133,2,9,1,18
	.byte	'IfxCcu6_T12Channel_0',0,0,18
	.byte	'IfxCcu6_T12Channel_1',0,1,18
	.byte	'IfxCcu6_T12Channel_2',0,2,0,36
	.byte	'IfxCcu6_T12Channel',0,15,138,2,3
	.word	138564
	.byte	17,15,142,2,9,1,18
	.byte	'IfxCcu6_T12ChannelMode_off',0,0,18
	.byte	'IfxCcu6_T12ChannelMode_compareMode',0,1,18
	.byte	'IfxCcu6_T12ChannelMode_doubleRegisterCaptureRisingAndFalling',0,4,18
	.byte	'IfxCcu6_T12ChannelMode_doubleRegisterCaptureRising',0,5,18
	.byte	'IfxCcu6_T12ChannelMode_doubleRegisterCaptureFalling',0,6,18
	.byte	'IfxCcu6_T12ChannelMode_doubleRegisterCaptureAny',0,7,18
	.byte	'IfxCcu6_T12ChannelMode_hallSensor',0,8,18
	.byte	'IfxCcu6_T12ChannelMode_hysteresisLikecompare',0,9,18
	.byte	'IfxCcu6_T12ChannelMode_multiInputCaptureRisingAndFalling',0,10,18
	.byte	'IfxCcu6_T12ChannelMode_multiInputCaptureFallingAndRising',0,11,18
	.byte	'IfxCcu6_T12ChannelMode_multiInputCaptureBothRising',0,12,18
	.byte	'IfxCcu6_T12ChannelMode_multiInputCaptureBothFalling',0,13,18
	.byte	'IfxCcu6_T12ChannelMode_multiInputCaptureAny',0,14,0,36
	.byte	'IfxCcu6_T12ChannelMode',0,15,158,2,3
	.word	138668
	.byte	17,15,163,2,9,1,18
	.byte	'IfxCcu6_T12CountDirection_up',0,0,18
	.byte	'IfxCcu6_T12CountDirection_down',0,1,0,36
	.byte	'IfxCcu6_T12CountDirection',0,15,167,2,3
	.word	139347
	.byte	17,15,172,2,9,1,18
	.byte	'IfxCcu6_T12CountMode_edgeAligned',0,0,18
	.byte	'IfxCcu6_T12CountMode_centerAligned',0,1,0,36
	.byte	'IfxCcu6_T12CountMode',0,15,178,2,3
	.word	139453
	.byte	17,15,183,2,9,1,18
	.byte	'IfxCcu6_T13TriggerDirection_noAction',0,0,18
	.byte	'IfxCcu6_T13TriggerDirection_onT12CountingUp',0,1,18
	.byte	'IfxCcu6_T13TriggerDirection_onT12CountingDown',0,2,18
	.byte	'IfxCcu6_T13TriggerDirection_anyT12',0,3,0,36
	.byte	'IfxCcu6_T13TriggerDirection',0,15,189,2,3
	.word	139562
	.byte	17,15,194,2,9,1,18
	.byte	'IfxCcu6_T13TriggerEvent_noAction',0,0,18
	.byte	'IfxCcu6_T13TriggerEvent_onCC60RCompare',0,1,18
	.byte	'IfxCcu6_T13TriggerEvent_onCC61RCompare',0,2,18
	.byte	'IfxCcu6_T13TriggerEvent_onCC62RCompare',0,3,18
	.byte	'IfxCcu6_T13TriggerEvent_onAnyT12Compare',0,4,18
	.byte	'IfxCcu6_T13TriggerEvent_onT12Period',0,5,18
	.byte	'IfxCcu6_T13TriggerEvent_onT12Zero',0,6,18
	.byte	'IfxCcu6_T13TriggerEvent_onCCPOSxEdge',0,7,0,36
	.byte	'IfxCcu6_T13TriggerEvent',0,15,205,2,3
	.word	139776
	.byte	17,15,209,2,9,1,18
	.byte	'IfxCcu6_TimerId_t12',0,0,18
	.byte	'IfxCcu6_TimerId_t13',0,1,0,36
	.byte	'IfxCcu6_TimerId',0,15,213,2,3
	.word	140129
	.byte	17,15,218,2,9,1,18
	.byte	'IfxCcu6_TimerInputClock_fcc6',0,0,18
	.byte	'IfxCcu6_TimerInputClock_fcc6By2',0,1,18
	.byte	'IfxCcu6_TimerInputClock_fcc6By4',0,2,18
	.byte	'IfxCcu6_TimerInputClock_fcc6By8',0,3,18
	.byte	'IfxCcu6_TimerInputClock_fcc6By16',0,4,18
	.byte	'IfxCcu6_TimerInputClock_fcc6By32',0,5,18
	.byte	'IfxCcu6_TimerInputClock_fcc6By64',0,6,18
	.byte	'IfxCcu6_TimerInputClock_fcc6By128',0,7,0,36
	.byte	'IfxCcu6_TimerInputClock',0,15,228,2,3
	.word	140205
	.byte	17,15,247,2,9,1,18
	.byte	'IfxCcu6_TimerRunStatus_stopped',0,0,18
	.byte	'IfxCcu6_TimerRunStatus_running',0,1,0,36
	.byte	'IfxCcu6_TimerRunStatus',0,15,251,2,3
	.word	140519
	.byte	17,15,128,3,9,1,18
	.byte	'IfxCcu6_TrapMode_automatic',0,0,18
	.byte	'IfxCcu6_TrapMode_manual',0,1,0,36
	.byte	'IfxCcu6_TrapMode',0,15,133,3,3
	.word	140624
	.byte	17,15,138,3,9,1,18
	.byte	'IfxCcu6_TrapState_t12Sync',0,0,18
	.byte	'IfxCcu6_TrapState_t13Sync',0,1,18
	.byte	'IfxCcu6_TrapState_immediate',0,3,0,36
	.byte	'IfxCcu6_TrapState',0,15,145,3,3
	.word	140712
	.byte	11
	.byte	'Timer_s',0,47,72,8,16,14
	.byte	't12Frequency',0
	.word	177
	.byte	4,2,35,0,14
	.byte	't12Period',0
	.word	10509
	.byte	4,2,35,4,14
	.byte	't13Frequency',0
	.word	177
	.byte	4,2,35,8,14
	.byte	't13Period',0
	.word	10509
	.byte	4,2,35,12,0,36
	.byte	'Timer',0,47,53,24
	.word	140832
	.byte	3
	.word	140832
	.byte	39,1,1,24
	.word	140942
	.byte	0,3
	.word	140947
	.byte	36
	.byte	'Timer_Start',0,47,54,24
	.word	140956
	.byte	36
	.byte	'Timer_Stop',0,47,55,24
	.word	140956
	.byte	36
	.byte	'Timer_SynchronousStart',0,47,56,24
	.word	140956
	.byte	36
	.byte	'Timer_SynchronousStop',0,47,57,24
	.word	140956
	.byte	36
	.byte	'Timer_CountOneStep',0,47,58,24
	.word	140956
	.byte	36
	.byte	'Timer_StartSingleShotMode',0,47,59,24
	.word	140956
	.byte	21,47,84,9,24,14
	.byte	't12Frequency',0
	.word	177
	.byte	4,2,35,0,14
	.byte	't12Period',0
	.word	10509
	.byte	4,2,35,4,14
	.byte	't13Frequency',0
	.word	177
	.byte	4,2,35,8,14
	.byte	't13Period',0
	.word	10509
	.byte	4,2,35,12,14
	.byte	'waitingTime',0
	.word	10509
	.byte	4,2,35,16,14
	.byte	'activeCount',0
	.word	10509
	.byte	4,2,35,20,0,36
	.byte	'Timer_Config',0,47,92,3
	.word	141122
	.byte	22
	.word	135769
	.byte	3
	.word	141273
	.byte	22
	.word	135850
	.byte	3
	.word	141283
	.byte	21,48,234,1,9,20,14
	.byte	't12ExtClockEnabled',0
	.word	628
	.byte	1,2,35,0,14
	.byte	't12ExtClockInput',0
	.word	141278
	.byte	4,2,35,4,14
	.byte	't12countingInputMode',0
	.word	136815
	.byte	1,2,35,8,14
	.byte	't13ExtClockEnabled',0
	.word	628
	.byte	1,2,35,9,14
	.byte	't13ExtClockInput',0
	.word	141288
	.byte	4,2,35,12,14
	.byte	't13countingInputMode',0
	.word	136815
	.byte	1,2,35,16,0,36
	.byte	'IfxCcu6_Timer_Clock',0,48,242,1,3
	.word	141293
	.byte	21,48,246,1,9,6,14
	.byte	'source',0
	.word	24933
	.byte	1,2,35,0,14
	.byte	'serviceRequest',0
	.word	138211
	.byte	1,2,35,1,14
	.byte	'priority',0
	.word	645
	.byte	2,2,35,2,14
	.byte	'typeOfService',0
	.word	130340
	.byte	1,2,35,4,0,36
	.byte	'IfxCcu6_Timer_InterruptConfig',0,48,252,1,3
	.word	141497
	.byte	21,48,128,2,9,4,14
	.byte	'countMode',0
	.word	139453
	.byte	1,2,35,0,14
	.byte	'counterValue',0
	.word	645
	.byte	2,2,35,2,0,36
	.byte	'IfxCcu6_Timer_Timer12',0,48,132,2,3
	.word	141624
	.byte	21,48,136,2,9,4,14
	.byte	'counterValue',0
	.word	645
	.byte	2,2,35,0,14
	.byte	't12SyncEvent',0
	.word	139776
	.byte	1,2,35,2,14
	.byte	't12SyncDirection',0
	.word	139562
	.byte	1,2,35,3,0,36
	.byte	'IfxCcu6_Timer_Timer13',0,48,141,2,3
	.word	141703
	.byte	21,48,145,2,9,12,14
	.byte	't12ExtInputTrigger',0
	.word	141278
	.byte	4,2,35,0,14
	.byte	't13ExtInputTrigger',0
	.word	141288
	.byte	4,2,35,4,14
	.byte	'extInputTriggerMode',0
	.word	137015
	.byte	1,2,35,8,14
	.byte	't13InSyncWithT12',0
	.word	628
	.byte	1,2,35,9,0,36
	.byte	'IfxCcu6_Timer_TriggerConfig',0,48,151,2,3
	.word	141811
	.byte	21,48,157,2,9,12,14
	.byte	't12hr',0
	.word	141278
	.byte	4,2,35,0,14
	.byte	't13hr',0
	.word	141288
	.byte	4,2,35,4,14
	.byte	't1xhrInputMode',0
	.word	9378
	.byte	1,2,35,8,0,36
	.byte	'IfxCcu6_Timer_Pins',0,48,162,2,3
	.word	141966
	.byte	36
	.byte	'IfxScuEru_InputChannel',0,27,102,3
	.word	59784
	.byte	11
	.byte	'_Ifx_GTM_ACCEN0_Bits',0,18,49,16,4,12
	.byte	'EN0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'EN1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'EN2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'EN3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'EN4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'EN5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'EN6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'EN7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'EN8',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'EN9',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'EN10',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'EN11',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'EN12',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'EN13',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'EN14',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'EN15',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'EN16',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'EN17',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'EN18',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'EN19',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'EN20',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'EN21',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'EN22',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'EN23',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'EN24',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'EN25',0,4
	.word	476
	.byte	1,6,2,35,0,12
	.byte	'EN26',0,4
	.word	476
	.byte	1,5,2,35,0,12
	.byte	'EN27',0,4
	.word	476
	.byte	1,4,2,35,0,12
	.byte	'EN28',0,4
	.word	476
	.byte	1,3,2,35,0,12
	.byte	'EN29',0,4
	.word	476
	.byte	1,2,2,35,0,12
	.byte	'EN30',0,4
	.word	476
	.byte	1,1,2,35,0,12
	.byte	'EN31',0,4
	.word	476
	.byte	1,0,2,35,0,0,36
	.byte	'Ifx_GTM_ACCEN0_Bits',0,18,83,3
	.word	142086
	.byte	11
	.byte	'_Ifx_GTM_ACCEN1_Bits',0,18,86,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_GTM_ACCEN1_Bits',0,18,89,3
	.word	142643
	.byte	11
	.byte	'_Ifx_GTM_ADCTRIG0OUT0_Bits',0,18,92,16,4,12
	.byte	'SEL0',0,4
	.word	476
	.byte	4,28,2,35,0,12
	.byte	'SEL1',0,4
	.word	476
	.byte	4,24,2,35,0,12
	.byte	'SEL2',0,4
	.word	476
	.byte	4,20,2,35,0,12
	.byte	'SEL3',0,4
	.word	476
	.byte	4,16,2,35,0,12
	.byte	'SEL4',0,4
	.word	476
	.byte	4,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	476
	.byte	12,0,2,35,0,0,36
	.byte	'Ifx_GTM_ADCTRIG0OUT0_Bits',0,18,100,3
	.word	142720
	.byte	11
	.byte	'_Ifx_GTM_ADCTRIG1OUT0_Bits',0,18,103,16,4,12
	.byte	'SEL0',0,4
	.word	476
	.byte	4,28,2,35,0,12
	.byte	'SEL1',0,4
	.word	476
	.byte	4,24,2,35,0,12
	.byte	'SEL2',0,4
	.word	476
	.byte	4,20,2,35,0,12
	.byte	'SEL3',0,4
	.word	476
	.byte	4,16,2,35,0,12
	.byte	'SEL4',0,4
	.word	476
	.byte	4,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	476
	.byte	12,0,2,35,0,0,36
	.byte	'Ifx_GTM_ADCTRIG1OUT0_Bits',0,18,111,3
	.word	142890
	.byte	11
	.byte	'_Ifx_GTM_AEI_ADDR_XPT_Bits',0,18,114,16,4,12
	.byte	'TO_ADDR',0,4
	.word	476
	.byte	20,12,2,35,0,12
	.byte	'TO_W1R0',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	476
	.byte	11,0,2,35,0,0,36
	.byte	'Ifx_GTM_AEI_ADDR_XPT_Bits',0,18,119,3
	.word	143060
	.byte	11
	.byte	'_Ifx_GTM_AFD_CH_BUF_ACC_Bits',0,18,122,16,4,12
	.byte	'DATA',0,4
	.word	476
	.byte	29,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	476
	.byte	3,0,2,35,0,0,36
	.byte	'Ifx_GTM_AFD_CH_BUF_ACC_Bits',0,18,126,3
	.word	143188
	.byte	11
	.byte	'_Ifx_GTM_ARU_ARU_ACCESS_Bits',0,18,129,1,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	476
	.byte	3,20,2,35,0,12
	.byte	'RREQ',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'WREQ',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'reserved_14',0,4
	.word	476
	.byte	18,0,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_ARU_ACCESS_Bits',0,18,136,1,3
	.word	143298
	.byte	11
	.byte	'_Ifx_GTM_ARU_DATA_H_Bits',0,18,139,1,16,4,12
	.byte	'DATA',0,4
	.word	476
	.byte	29,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	476
	.byte	3,0,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_DATA_H_Bits',0,18,143,1,3
	.word	143464
	.byte	11
	.byte	'_Ifx_GTM_ARU_DATA_L_Bits',0,18,146,1,16,4,12
	.byte	'DATA',0,4
	.word	476
	.byte	29,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	476
	.byte	3,0,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_DATA_L_Bits',0,18,150,1,3
	.word	143568
	.byte	11
	.byte	'_Ifx_GTM_ARU_DBG_ACCESS0_Bits',0,18,153,1,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	476
	.byte	23,0,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_DBG_ACCESS0_Bits',0,18,157,1,3
	.word	143672
	.byte	11
	.byte	'_Ifx_GTM_ARU_DBG_ACCESS1_Bits',0,18,160,1,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	476
	.byte	23,0,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_DBG_ACCESS1_Bits',0,18,164,1,3
	.word	143785
	.byte	11
	.byte	'_Ifx_GTM_ARU_DBG_DATA0_H_Bits',0,18,167,1,16,4,12
	.byte	'DATA',0,4
	.word	476
	.byte	29,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	476
	.byte	3,0,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_DBG_DATA0_H_Bits',0,18,171,1,3
	.word	143898
	.byte	11
	.byte	'_Ifx_GTM_ARU_DBG_DATA0_L_Bits',0,18,174,1,16,4,12
	.byte	'DATA',0,4
	.word	476
	.byte	29,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	476
	.byte	3,0,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_DBG_DATA0_L_Bits',0,18,178,1,3
	.word	144012
	.byte	11
	.byte	'_Ifx_GTM_ARU_DBG_DATA1_H_Bits',0,18,181,1,16,4,12
	.byte	'DATA',0,4
	.word	476
	.byte	29,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	476
	.byte	3,0,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_DBG_DATA1_H_Bits',0,18,185,1,3
	.word	144126
	.byte	11
	.byte	'_Ifx_GTM_ARU_DBG_DATA1_L_Bits',0,18,188,1,16,4,12
	.byte	'DATA',0,4
	.word	476
	.byte	29,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	476
	.byte	3,0,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_DBG_DATA1_L_Bits',0,18,192,1,3
	.word	144240
	.byte	11
	.byte	'_Ifx_GTM_ARU_IRQ_EN_Bits',0,18,195,1,16,4,12
	.byte	'NEW_DATA0_IRQ_EN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'NEW_DATA1_IRQ_EN',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'ACC_ACK_IRQ_EN',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	29,0,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_IRQ_EN_Bits',0,18,201,1,3
	.word	144354
	.byte	11
	.byte	'_Ifx_GTM_ARU_IRQ_FORCINT_Bits',0,18,204,1,16,4,12
	.byte	'TRG_NEW_DATA0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'TRG_NEW_DATA',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'TRG_ACC_ACK',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	29,0,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_IRQ_FORCINT_Bits',0,18,210,1,3
	.word	144523
	.byte	11
	.byte	'_Ifx_GTM_ARU_IRQ_MODE_Bits',0,18,213,1,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_IRQ_MODE_Bits',0,18,217,1,3
	.word	144692
	.byte	11
	.byte	'_Ifx_GTM_ARU_IRQ_NOTIFY_Bits',0,18,220,1,16,4,12
	.byte	'NEW_DATA0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'NEW_DATA1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'ACC_ACK',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	29,0,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_IRQ_NOTIFY_Bits',0,18,226,1,3
	.word	144803
	.byte	36
	.byte	'Ifx_GTM_ATOM_AGC_ACT_TB_Bits',0,18,235,1,3
	.word	30490
	.byte	36
	.byte	'Ifx_GTM_ATOM_AGC_ENDIS_CTRL_Bits',0,18,249,1,3
	.word	29914
	.byte	36
	.byte	'Ifx_GTM_ATOM_AGC_ENDIS_STAT_Bits',0,18,135,2,3
	.word	30202
	.byte	36
	.byte	'Ifx_GTM_ATOM_AGC_FUPD_CTRL_Bits',0,18,156,2,3
	.word	31222
	.byte	36
	.byte	'Ifx_GTM_ATOM_AGC_GLB_CTRL_Bits',0,18,179,2,3
	.word	29464
	.byte	36
	.byte	'Ifx_GTM_ATOM_AGC_INT_TRIG_Bits',0,18,193,2,3
	.word	31654
	.byte	36
	.byte	'Ifx_GTM_ATOM_AGC_OUTEN_CTRL_Bits',0,18,207,2,3
	.word	30646
	.byte	36
	.byte	'Ifx_GTM_ATOM_AGC_OUTEN_STAT_Bits',0,18,221,2,3
	.word	30934
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_CM0_Bits',0,18,228,2,3
	.word	28113
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_CM1_Bits',0,18,235,2,3
	.word	28224
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_CN0_Bits',0,18,242,2,3
	.word	28335
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_CTRL_Bits',0,18,137,3,3
	.word	26207
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_IRQ_EN_Bits',0,18,145,3,3
	.word	28801
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_IRQ_FORCINT_Bits',0,18,153,3,3
	.word	28949
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_IRQ_MODE_Bits',0,18,160,3,3
	.word	29096
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_IRQ_NOTIFY_Bits',0,18,168,3,3
	.word	28663
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_RDADDR_Bits',0,18,177,3,3
	.word	26048
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_SOMC_Bits',0,18,198,3,3
	.word	26620
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_SOMI_Bits',0,18,210,3,3
	.word	26998
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_SOMP_Bits',0,18,229,3,3
	.word	27203
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_SOMS_Bits',0,18,244,3,3
	.word	27552
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_SR0_Bits',0,18,251,3,3
	.word	27891
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_SR1_Bits',0,18,130,4,3
	.word	28002
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_STAT_Bits',0,18,143,4,3
	.word	28446
	.byte	11
	.byte	'_Ifx_GTM_BRC_EIRQ_EN_Bits',0,18,146,4,16,4,12
	.byte	'DEST_ERR_EN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'DID_EN0',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'DID_EN1',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'DID_EN2',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'DID_EN3',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'DID_EN4',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'DID_EN5',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'DID_EN6',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'DID_EN7',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'DID_EN8',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'DID_EN9',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'DID_EN10',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'DID_EN11',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	19,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_EIRQ_EN_Bits',0,18,162,4,3
	.word	145862
	.byte	11
	.byte	'_Ifx_GTM_BRC_IRQ_EN_Bits',0,18,165,4,16,4,12
	.byte	'DEST_ERR_EN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'DID_EN0',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'DID_EN1',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'DID_EN2',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'DID_EN3',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'DID_EN4',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'DID_EN5',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'DID_EN6',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'DID_EN7',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'DID_EN8',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'DID_EN9',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'DID_EN10',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'DID_EN11',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	19,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_IRQ_EN_Bits',0,18,181,4,3
	.word	146205
	.byte	11
	.byte	'_Ifx_GTM_BRC_IRQ_FORCINT_Bits',0,18,184,4,16,4,12
	.byte	'TRG_DEST_ERR',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'TRG_DID0',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'TRG_DID1',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'TRG_DID2',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'TRG_DID3',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'TRG_DID4',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'TRG_DID5',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'TRG_DID6',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'TRG_DID7',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'TRG_DID8',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'TRG_DID9',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'TRG_DID10',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'TRG_DID11',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	19,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_IRQ_FORCINT_Bits',0,18,200,4,3
	.word	146546
	.byte	11
	.byte	'_Ifx_GTM_BRC_IRQ_MODE_Bits',0,18,203,4,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_IRQ_MODE_Bits',0,18,207,4,3
	.word	146910
	.byte	11
	.byte	'_Ifx_GTM_BRC_IRQ_NOTIFY_Bits',0,18,210,4,16,4,12
	.byte	'DEST_ERR',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'DID0',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'DID1',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'DID2',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'DID3',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'DID4',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'DID5',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'DID6',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'DID7',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'DID8',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'DID9',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'DID10',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'DID11',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	19,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_IRQ_NOTIFY_Bits',0,18,226,4,3
	.word	147021
	.byte	11
	.byte	'_Ifx_GTM_BRC_RST_Bits',0,18,229,4,16,4,12
	.byte	'RST',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	476
	.byte	31,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_RST_Bits',0,18,233,4,3
	.word	147331
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC0_ADDR_Bits',0,18,236,4,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	476
	.byte	3,20,2,35,0,12
	.byte	'BRC_MODE',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	19,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC0_ADDR_Bits',0,18,242,4,3
	.word	147427
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC0_DEST_Bits',0,18,245,4,16,4,12
	.byte	'EN_DEST0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'EN_DEST1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'EN_DEST2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'EN_DEST3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'EN_DEST4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'EN_DEST5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'EN_DEST6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'EN_DEST7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'EN_DEST8',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'EN_DEST9',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'EN_DEST10',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'EN_DEST11',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'EN_DEST12',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'EN_DEST13',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'EN_DEST14',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'EN_DEST15',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'EN_DEST16',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'EN_DEST17',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'EN_DEST18',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'EN_DEST19',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'EN_DEST20',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'EN_DEST21',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'EN_TRASHBIN',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	476
	.byte	9,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC0_DEST_Bits',0,18,143,5,3
	.word	147579
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC10_ADDR_Bits',0,18,146,5,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	476
	.byte	3,20,2,35,0,12
	.byte	'BRC_MODE',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	19,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC10_ADDR_Bits',0,18,152,5,3
	.word	148148
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC10_DEST_Bits',0,18,155,5,16,4,12
	.byte	'EN_DEST0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'EN_DEST1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'EN_DEST2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'EN_DEST3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'EN_DEST4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'EN_DEST5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'EN_DEST6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'EN_DEST7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'EN_DEST8',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'EN_DEST9',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'EN_DEST10',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'EN_DEST11',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'EN_DEST12',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'EN_DEST13',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'EN_DEST14',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'EN_DEST15',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'EN_DEST16',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'EN_DEST17',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'EN_DEST18',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'EN_DEST19',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'EN_DEST20',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'EN_DEST21',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'EN_TRASHBIN',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	476
	.byte	9,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC10_DEST_Bits',0,18,181,5,3
	.word	148302
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC11_ADDR_Bits',0,18,184,5,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	476
	.byte	3,20,2,35,0,12
	.byte	'BRC_MODE',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	19,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC11_ADDR_Bits',0,18,190,5,3
	.word	148873
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC11_DEST_Bits',0,18,193,5,16,4,12
	.byte	'EN_DEST0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'EN_DEST1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'EN_DEST2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'EN_DEST3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'EN_DEST4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'EN_DEST5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'EN_DEST6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'EN_DEST7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'EN_DEST8',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'EN_DEST9',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'EN_DEST10',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'EN_DEST11',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'EN_DEST12',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'EN_DEST13',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'EN_DEST14',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'EN_DEST15',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'EN_DEST16',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'EN_DEST17',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'EN_DEST18',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'EN_DEST19',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'EN_DEST20',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'EN_DEST21',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'EN_TRASHBIN',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	476
	.byte	9,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC11_DEST_Bits',0,18,219,5,3
	.word	149027
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC1_ADDR_Bits',0,18,222,5,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	476
	.byte	3,20,2,35,0,12
	.byte	'BRC_MODE',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	19,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC1_ADDR_Bits',0,18,228,5,3
	.word	149598
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC1_DEST_Bits',0,18,231,5,16,4,12
	.byte	'EN_DEST0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'EN_DEST1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'EN_DEST2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'EN_DEST3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'EN_DEST4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'EN_DEST5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'EN_DEST6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'EN_DEST7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'EN_DEST8',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'EN_DEST9',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'EN_DEST10',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'EN_DEST11',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'EN_DEST12',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'EN_DEST13',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'EN_DEST14',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'EN_DEST15',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'EN_DEST16',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'EN_DEST17',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'EN_DEST18',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'EN_DEST19',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'EN_DEST20',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'EN_DEST21',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'EN_TRASHBIN',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	476
	.byte	9,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC1_DEST_Bits',0,18,129,6,3
	.word	149750
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC2_ADDR_Bits',0,18,132,6,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	476
	.byte	3,20,2,35,0,12
	.byte	'BRC_MODE',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	19,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC2_ADDR_Bits',0,18,138,6,3
	.word	150319
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC2_DEST_Bits',0,18,141,6,16,4,12
	.byte	'EN_DEST0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'EN_DEST1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'EN_DEST2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'EN_DEST3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'EN_DEST4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'EN_DEST5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'EN_DEST6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'EN_DEST7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'EN_DEST8',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'EN_DEST9',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'EN_DEST10',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'EN_DEST11',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'EN_DEST12',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'EN_DEST13',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'EN_DEST14',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'EN_DEST15',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'EN_DEST16',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'EN_DEST17',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'EN_DEST18',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'EN_DEST19',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'EN_DEST20',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'EN_DEST21',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'EN_TRASHBIN',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	476
	.byte	9,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC2_DEST_Bits',0,18,167,6,3
	.word	150471
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC3_ADDR_Bits',0,18,170,6,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	476
	.byte	3,20,2,35,0,12
	.byte	'BRC_MODE',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	19,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC3_ADDR_Bits',0,18,176,6,3
	.word	151040
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC3_DEST_Bits',0,18,179,6,16,4,12
	.byte	'EN_DEST0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'EN_DEST1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'EN_DEST2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'EN_DEST3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'EN_DEST4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'EN_DEST5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'EN_DEST6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'EN_DEST7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'EN_DEST8',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'EN_DEST9',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'EN_DEST10',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'EN_DEST11',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'EN_DEST12',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'EN_DEST13',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'EN_DEST14',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'EN_DEST15',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'EN_DEST16',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'EN_DEST17',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'EN_DEST18',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'EN_DEST19',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'EN_DEST20',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'EN_DEST21',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'EN_TRASHBIN',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	476
	.byte	9,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC3_DEST_Bits',0,18,205,6,3
	.word	151192
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC4_ADDR_Bits',0,18,208,6,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	476
	.byte	3,20,2,35,0,12
	.byte	'BRC_MODE',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	19,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC4_ADDR_Bits',0,18,214,6,3
	.word	151761
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC4_DEST_Bits',0,18,217,6,16,4,12
	.byte	'EN_DEST0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'EN_DEST1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'EN_DEST2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'EN_DEST3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'EN_DEST4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'EN_DEST5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'EN_DEST6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'EN_DEST7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'EN_DEST8',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'EN_DEST9',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'EN_DEST10',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'EN_DEST11',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'EN_DEST12',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'EN_DEST13',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'EN_DEST14',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'EN_DEST15',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'EN_DEST16',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'EN_DEST17',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'EN_DEST18',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'EN_DEST19',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'EN_DEST20',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'EN_DEST21',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'EN_TRASHBIN',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	476
	.byte	9,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC4_DEST_Bits',0,18,243,6,3
	.word	151913
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC5_ADDR_Bits',0,18,246,6,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	476
	.byte	3,20,2,35,0,12
	.byte	'BRC_MODE',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	19,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC5_ADDR_Bits',0,18,252,6,3
	.word	152482
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC5_DEST_Bits',0,18,255,6,16,4,12
	.byte	'EN_DEST0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'EN_DEST1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'EN_DEST2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'EN_DEST3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'EN_DEST4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'EN_DEST5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'EN_DEST6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'EN_DEST7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'EN_DEST8',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'EN_DEST9',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'EN_DEST10',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'EN_DEST11',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'EN_DEST12',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'EN_DEST13',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'EN_DEST14',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'EN_DEST15',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'EN_DEST16',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'EN_DEST17',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'EN_DEST18',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'EN_DEST19',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'EN_DEST20',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'EN_DEST21',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'EN_TRASHBIN',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	476
	.byte	9,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC5_DEST_Bits',0,18,153,7,3
	.word	152634
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC6_ADDR_Bits',0,18,156,7,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	476
	.byte	3,20,2,35,0,12
	.byte	'BRC_MODE',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	19,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC6_ADDR_Bits',0,18,162,7,3
	.word	153203
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC6_DEST_Bits',0,18,165,7,16,4,12
	.byte	'EN_DEST0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'EN_DEST1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'EN_DEST2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'EN_DEST3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'EN_DEST4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'EN_DEST5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'EN_DEST6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'EN_DEST7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'EN_DEST8',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'EN_DEST9',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'EN_DEST10',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'EN_DEST11',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'EN_DEST12',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'EN_DEST13',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'EN_DEST14',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'EN_DEST15',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'EN_DEST16',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'EN_DEST17',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'EN_DEST18',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'EN_DEST19',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'EN_DEST20',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'EN_DEST21',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'EN_TRASHBIN',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	476
	.byte	9,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC6_DEST_Bits',0,18,191,7,3
	.word	153355
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC7_ADDR_Bits',0,18,194,7,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	476
	.byte	3,20,2,35,0,12
	.byte	'BRC_MODE',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	19,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC7_ADDR_Bits',0,18,200,7,3
	.word	153924
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC7_DEST_Bits',0,18,203,7,16,4,12
	.byte	'EN_DEST0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'EN_DEST1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'EN_DEST2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'EN_DEST3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'EN_DEST4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'EN_DEST5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'EN_DEST6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'EN_DEST7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'EN_DEST8',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'EN_DEST9',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'EN_DEST10',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'EN_DEST11',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'EN_DEST12',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'EN_DEST13',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'EN_DEST14',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'EN_DEST15',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'EN_DEST16',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'EN_DEST17',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'EN_DEST18',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'EN_DEST19',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'EN_DEST20',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'EN_DEST21',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'EN_TRASHBIN',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	476
	.byte	9,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC7_DEST_Bits',0,18,229,7,3
	.word	154076
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC8_ADDR_Bits',0,18,232,7,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	476
	.byte	3,20,2,35,0,12
	.byte	'BRC_MODE',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	19,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC8_ADDR_Bits',0,18,238,7,3
	.word	154645
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC8_DEST_Bits',0,18,241,7,16,4,12
	.byte	'EN_DEST0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'EN_DEST1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'EN_DEST2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'EN_DEST3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'EN_DEST4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'EN_DEST5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'EN_DEST6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'EN_DEST7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'EN_DEST8',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'EN_DEST9',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'EN_DEST10',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'EN_DEST11',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'EN_DEST12',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'EN_DEST13',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'EN_DEST14',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'EN_DEST15',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'EN_DEST16',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'EN_DEST17',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'EN_DEST18',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'EN_DEST19',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'EN_DEST20',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'EN_DEST21',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'EN_TRASHBIN',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	476
	.byte	9,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC8_DEST_Bits',0,18,139,8,3
	.word	154797
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC9_ADDR_Bits',0,18,142,8,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	476
	.byte	3,20,2,35,0,12
	.byte	'BRC_MODE',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	19,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC9_ADDR_Bits',0,18,148,8,3
	.word	155366
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC9_DEST_Bits',0,18,151,8,16,4,12
	.byte	'EN_DEST0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'EN_DEST1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'EN_DEST2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'EN_DEST3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'EN_DEST4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'EN_DEST5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'EN_DEST6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'EN_DEST7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'EN_DEST8',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'EN_DEST9',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'EN_DEST10',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'EN_DEST11',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'EN_DEST12',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'EN_DEST13',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'EN_DEST14',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'EN_DEST15',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'EN_DEST16',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'EN_DEST17',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'EN_DEST18',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'EN_DEST19',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'EN_DEST20',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'EN_DEST21',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'EN_TRASHBIN',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	476
	.byte	9,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC9_DEST_Bits',0,18,177,8,3
	.word	155518
	.byte	11
	.byte	'_Ifx_GTM_BRIDGE_MODE_Bits',0,18,180,8,16,4,12
	.byte	'BRG_MODE',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'MSK_WR_RSP',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	6,24,2,35,0,12
	.byte	'MODE_UP_PGR',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'BUFF_OVL',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'SYNC_INPUT_REG',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	3,16,2,35,0,12
	.byte	'BRG_RST',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	476
	.byte	7,8,2,35,0,12
	.byte	'BUFF_DPT',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRIDGE_MODE_Bits',0,18,193,8,3
	.word	156087
	.byte	11
	.byte	'_Ifx_GTM_BRIDGE_PTR1_Bits',0,18,196,8,16,4,12
	.byte	'NEW_TRAN_PTR',0,4
	.word	476
	.byte	5,27,2,35,0,12
	.byte	'FIRST_RSP_PTR',0,4
	.word	476
	.byte	5,22,2,35,0,12
	.byte	'TRAN_IN_PGR',0,4
	.word	476
	.byte	5,17,2,35,0,12
	.byte	'ABT_TRAN_PGR',0,4
	.word	476
	.byte	5,12,2,35,0,12
	.byte	'FBC',0,4
	.word	476
	.byte	6,6,2,35,0,12
	.byte	'RSP_TRAN_RDY',0,4
	.word	476
	.byte	6,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRIDGE_PTR1_Bits',0,18,204,8,3
	.word	156395
	.byte	11
	.byte	'_Ifx_GTM_BRIDGE_PTR2_Bits',0,18,207,8,16,4,12
	.byte	'TRAN_IN_PGR2',0,4
	.word	476
	.byte	5,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	476
	.byte	27,0,2,35,0,0,36
	.byte	'Ifx_GTM_BRIDGE_PTR2_Bits',0,18,211,8,3
	.word	156597
	.byte	11
	.byte	'_Ifx_GTM_CLC_Bits',0,18,214,8,16,4,12
	.byte	'DISR',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'DISS',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'EDIS',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_GTM_CLC_Bits',0,18,221,8,3
	.word	156710
	.byte	11
	.byte	'_Ifx_GTM_CMP_EIRQ_EN_Bits',0,18,224,8,16,4,12
	.byte	'ABWC0_EN_EIRQ',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'ABWC1_EN_EIRQ',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'ABWC2_EN_EIRQ',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'ABWC3_EN_EIRQ',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'ABWC4_EN_EIRQ',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'ABWC5_EN_EIRQ',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'ABWC6_EN_EIRQ',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'ABWC7_EN_EIRQ',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'ABWC8_EN_EIRQ',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'ABWC9_EN_EIRQ',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'ABWC10_EN_EIRQ',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'ABWC11_EN_EIRQ',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'TBWC0_EN_EIRQ',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'TBWC1_EN_EIRQ',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'TBWC2_EN_EIRQ',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'TBWC3_EN_EIRQ',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'TBWC4_EN_EIRQ',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'TBWC5_EN_EIRQ',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'TBWC6_EN_EIRQ',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'TBWC7_EN_EIRQ',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'TBWC8_EN_EIRQ',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'TBWC9_EN_EIRQ',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'TBWC10_EN_EIRQ',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'TBWC11_EN_EIRQ',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_CMP_EIRQ_EN_Bits',0,18,251,8,3
	.word	156853
	.byte	11
	.byte	'_Ifx_GTM_CMP_EN_Bits',0,18,254,8,16,4,12
	.byte	'ABWC0_EN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'ABWC1_EN',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'ABWC2_EN',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'ABWC3_EN',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'ABWC4_EN',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'ABWC5_EN',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'ABWC6_EN',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'ABWC7_EN',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'ABWC8_EN',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'ABWC9_EN',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'ABWC10_EN',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'ABWC11_EN',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'TBWC0_EN',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'TBWC1_EN',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'TBWC2_EN',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'TBWC3_EN',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'TBWC4_EN',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'TBWC5_EN',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'TBWC6_EN',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'TBWC7_EN',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'TBWC8_EN',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'TBWC9_EN',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'TBWC10_EN',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'TBWC11_EN',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_CMP_EN_Bits',0,18,153,9,3
	.word	157547
	.byte	11
	.byte	'_Ifx_GTM_CMP_IRQ_EN_Bits',0,18,156,9,16,4,12
	.byte	'ABWC0_EN_IRQ',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'ABWC1_EN_IRQ',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'ABWC2_EN_IRQ',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'ABWC3_EN_IRQ',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'ABWC4_EN_IRQ',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'ABWC5_EN_IRQ',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'ABWC6_EN_IRQ',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'ABWC7_EN_IRQ',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'ABWC8_EN_IRQ',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'ABWC9_EN_IRQ',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'ABWC10_EN_IRQ',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'ABWC11_EN_IRQ',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'TBWC0_EN_IRQ',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'TBWC1_EN_IRQ',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'TBWC2_EN_IRQ',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'TBWC3_EN_IRQ',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'TBWC4_EN_IRQ',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'TBWC5_EN_IRQ',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'TBWC6_EN_IRQ',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'TBWC7_EN_IRQ',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'TBWC8_EN_IRQ',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'TBWC9_EN_IRQ',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'TBWC10_EN_IRQ',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'TBWC11_EN_IRQ',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_CMP_IRQ_EN_Bits',0,18,183,9,3
	.word	158111
	.byte	11
	.byte	'_Ifx_GTM_CMP_IRQ_FORCINT_Bits',0,18,186,9,16,4,12
	.byte	'TRG_ABWC0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'TRG_ABWC1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'TRG_ABWC2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'TRG_ABWC3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'TRG_ABWC4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'TRG_ABWC5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'TRG_ABWC6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'TRG_ABWC7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'TRG_ABWC8',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'TRG_ABWC9',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'TRG_ABWC10',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'TRG_ABWC11',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'TRG_TBWC0',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'TRG_TBWC1',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'TRG_TBWC2',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'TRG_TBWC3',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'TRG_TBWC4',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'TRG_TBWC5',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'TRG_TBWC6',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'TRG_TBWC7',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'TRG_TBWC8',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'TRG_TBWC9',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'TRG_TBWC10',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'TRG_TBWC11',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_CMP_IRQ_FORCINT_Bits',0,18,213,9,3
	.word	158779
	.byte	11
	.byte	'_Ifx_GTM_CMP_IRQ_MODE_Bits',0,18,216,9,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_GTM_CMP_IRQ_MODE_Bits',0,18,220,9,3
	.word	159385
	.byte	11
	.byte	'_Ifx_GTM_CMP_IRQ_NOTIFY_Bits',0,18,223,9,16,4,12
	.byte	'ABWC0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'ABWC1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'ABWC2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'ABWC3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'ABWC4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'ABWC5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'ABWC6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'ABWC7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'ABWC8',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'ABWC9',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'ABWC10',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'ABWC11',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'TBWC0',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'TBWC1',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'TBWC2',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'TBWC3',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'TBWC4',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'TBWC5',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'TBWC6',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'TBWC7',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'TBWC8',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'TBWC9',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'TBWC10',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'TBWC11',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_CMP_IRQ_NOTIFY_Bits',0,18,250,9,3
	.word	159496
	.byte	11
	.byte	'_Ifx_GTM_CMU_CLK0_5_CTRL_Bits',0,18,253,9,16,4,12
	.byte	'CLK_CNT',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_CMU_CLK0_5_CTRL_Bits',0,18,129,10,3
	.word	160004
	.byte	11
	.byte	'_Ifx_GTM_CMU_CLK_6_CTRL_Bits',0,18,132,10,16,4,12
	.byte	'CLK_CNT',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'CLK6_SEL',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	476
	.byte	7,0,2,35,0,0,36
	.byte	'Ifx_GTM_CMU_CLK_6_CTRL_Bits',0,18,137,10,3
	.word	160121
	.byte	11
	.byte	'_Ifx_GTM_CMU_CLK_7_CTRL_Bits',0,18,140,10,16,4,12
	.byte	'CLK_CNT',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'CLK7_SEL',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	476
	.byte	7,0,2,35,0,0,36
	.byte	'Ifx_GTM_CMU_CLK_7_CTRL_Bits',0,18,145,10,3
	.word	160256
	.byte	11
	.byte	'_Ifx_GTM_CMU_CLK_EN_Bits',0,18,148,10,16,4,12
	.byte	'EN_CLK0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'EN_CLK1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'EN_CLK2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'EN_CLK3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'EN_CLK4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'EN_CLK5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'EN_CLK6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'EN_CLK7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'EN_ECLK0',0,4
	.word	476
	.byte	2,14,2,35,0,12
	.byte	'EN_ECLK1',0,4
	.word	476
	.byte	2,12,2,35,0,12
	.byte	'EN_ECLK2',0,4
	.word	476
	.byte	2,10,2,35,0,12
	.byte	'EN_FXCLK',0,4
	.word	476
	.byte	2,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_CMU_CLK_EN_Bits',0,18,163,10,3
	.word	160391
	.byte	11
	.byte	'_Ifx_GTM_CMU_ECLK_DEN_Bits',0,18,166,10,16,4,12
	.byte	'ECLK_DEN',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_CMU_ECLK_DEN_Bits',0,18,170,10,3
	.word	160711
	.byte	11
	.byte	'_Ifx_GTM_CMU_ECLK_NUM_Bits',0,18,173,10,16,4,12
	.byte	'ECLK_NUM',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_CMU_ECLK_NUM_Bits',0,18,177,10,3
	.word	160823
	.byte	11
	.byte	'_Ifx_GTM_CMU_FXCLK_CTRL_Bits',0,18,180,10,16,4,12
	.byte	'FXCLK_SEL',0,4
	.word	476
	.byte	4,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_GTM_CMU_FXCLK_CTRL_Bits',0,18,184,10,3
	.word	160935
	.byte	11
	.byte	'_Ifx_GTM_CMU_GCLK_DEN_Bits',0,18,187,10,16,4,12
	.byte	'GCLK_DEN',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_CMU_GCLK_DEN_Bits',0,18,191,10,3
	.word	161051
	.byte	11
	.byte	'_Ifx_GTM_CMU_GCLK_NUM_Bits',0,18,194,10,16,4,12
	.byte	'GCLK_NUM',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_CMU_GCLK_NUM_Bits',0,18,198,10,3
	.word	161163
	.byte	11
	.byte	'_Ifx_GTM_CTRL_Bits',0,18,201,10,16,4,12
	.byte	'RF_PROT',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'TO_MODE',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'TO_VAL',0,4
	.word	476
	.byte	5,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	476
	.byte	23,0,2,35,0,0,36
	.byte	'Ifx_GTM_CTRL_Bits',0,18,208,10,3
	.word	161275
	.byte	11
	.byte	'_Ifx_GTM_DATAIN_Bits',0,18,211,10,16,4,12
	.byte	'DATA',0,4
	.word	476
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_GTM_DATAIN_Bits',0,18,214,10,3
	.word	161428
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ACB_Bits',0,18,217,10,16,4,12
	.byte	'ACB_0',0,4
	.word	476
	.byte	5,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	476
	.byte	3,24,2,35,0,12
	.byte	'ACB_1',0,4
	.word	476
	.byte	5,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	3,16,2,35,0,12
	.byte	'ACB_2',0,4
	.word	476
	.byte	5,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	476
	.byte	3,8,2,35,0,12
	.byte	'ACB_3',0,4
	.word	476
	.byte	5,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	476
	.byte	3,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_ACB_Bits',0,18,227,10,3
	.word	161501
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ACT_STA_Bits',0,18,230,10,16,4,12
	.byte	'ACT_Ni',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_ACT_STA_Bits',0,18,234,10,3
	.word	161721
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ADD_IN_CAL1_Bits',0,18,237,10,16,4,12
	.byte	'ADD_IN_CAL_1',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_ADD_IN_CAL1_Bits',0,18,241,10,3
	.word	161831
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ADD_IN_CAL2_Bits',0,18,244,10,16,4,12
	.byte	'ADD_IN_CAL_2',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_ADD_IN_CAL2_Bits',0,18,248,10,3
	.word	161955
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ADD_IN_LD1_Bits',0,18,251,10,16,4,12
	.byte	'ADD_IN_LD_1',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_ADD_IN_LD1_Bits',0,18,255,10,3
	.word	162079
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ADD_IN_LD2_Bits',0,18,130,11,16,4,12
	.byte	'ADD_IN_LD_2',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_ADD_IN_LD2_Bits',0,18,134,11,3
	.word	162200
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ADT_S_Bits',0,18,137,11,16,4,12
	.byte	'PD_S',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'NS',0,4
	.word	476
	.byte	6,10,2,35,0,12
	.byte	'reserved_22',0,4
	.word	476
	.byte	10,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_ADT_S_Bits',0,18,142,11,3
	.word	162321
	.byte	11
	.byte	'_Ifx_GTM_DPLL_AOSV_2_Bits',0,18,145,11,16,4,12
	.byte	'AOSV_2A',0,4
	.word	476
	.byte	8,24,2,35,0,12
	.byte	'AOSV_2B',0,4
	.word	476
	.byte	8,16,2,35,0,12
	.byte	'AOSV_2C',0,4
	.word	476
	.byte	8,8,2,35,0,12
	.byte	'AOSV_2D',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_AOSV_2_Bits',0,18,151,11,3
	.word	162439
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APS_1C3_Bits',0,18,154,11,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'APS_1C3',0,4
	.word	476
	.byte	6,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	476
	.byte	24,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_APS_1C3_Bits',0,18,159,11,3
	.word	162582
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APS_Bits',0,18,162,11,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'WAPS',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'APS',0,4
	.word	476
	.byte	6,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	476
	.byte	5,19,2,35,0,12
	.byte	'WAPS_1C2',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'APS_1C2',0,4
	.word	476
	.byte	6,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	476
	.byte	12,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_APS_Bits',0,18,171,11,3
	.word	162714
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APS_SYNC_Bits',0,18,174,11,16,4,12
	.byte	'APS_1C2_EXT',0,4
	.word	476
	.byte	6,26,2,35,0,12
	.byte	'APS_1C2_STATUS',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	476
	.byte	7,18,2,35,0,12
	.byte	'APS_1C2_OLD',0,4
	.word	476
	.byte	6,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	476
	.byte	12,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_APS_SYNC_Bits',0,18,181,11,3
	.word	162912
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APT_2C_Bits',0,18,184,11,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'APT_2C',0,4
	.word	476
	.byte	10,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	476
	.byte	20,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_APT_2C_Bits',0,18,189,11,3
	.word	163100
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APT_Bits',0,18,192,11,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'WAPT',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'APT',0,4
	.word	476
	.byte	10,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'WAPT_2B',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'APT_2B',0,4
	.word	476
	.byte	10,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_APT_Bits',0,18,201,11,3
	.word	163230
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APT_SYNC_Bits',0,18,204,11,16,4,12
	.byte	'APT_2B_EXT',0,4
	.word	476
	.byte	6,26,2,35,0,12
	.byte	'APT_2B_STATUS',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	476
	.byte	7,18,2,35,0,12
	.byte	'APT_2B_OLD',0,4
	.word	476
	.byte	10,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_APT_SYNC_Bits',0,18,211,11,3
	.word	163427
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CDT_SX_Bits',0,18,214,11,16,4,12
	.byte	'CDT_SX',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CDT_SX_Bits',0,18,218,11,3
	.word	163612
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CDT_SX_NOM_Bits',0,18,221,11,16,4,12
	.byte	'CDT_SX_NOM',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CDT_SX_NOM_Bits',0,18,225,11,3
	.word	163720
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CDT_TX_Bits',0,18,228,11,16,4,12
	.byte	'CDT_TX',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CDT_TX_Bits',0,18,232,11,3
	.word	163840
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CDT_TX_NOM_Bits',0,18,235,11,16,4,12
	.byte	'CDT_TX_NOM',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CDT_TX_NOM_Bits',0,18,239,11,3
	.word	163948
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CNT_NUM1_Bits',0,18,242,11,16,4,12
	.byte	'CNT_NUM_1',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CNT_NUM1_Bits',0,18,246,11,3
	.word	164068
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CNT_NUM2_Bits',0,18,249,11,16,4,12
	.byte	'CNT_NUM_2',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CNT_NUM2_Bits',0,18,253,11,3
	.word	164183
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CRTL_1_SHADOW_STATE_Bits',0,18,128,12,16,4,12
	.byte	'DMO',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	476
	.byte	2,29,2,35,0,12
	.byte	'COA',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'PIT',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'SGE1',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'DLM1',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'PCM1',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'SGE2',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'DLM2',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'PCM2',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'SYN_NS',0,4
	.word	476
	.byte	21,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CRTL_1_SHADOW_STATE_Bits',0,18,141,12,3
	.word	164298
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_0_Bits',0,18,144,12,16,4,12
	.byte	'MLT',0,4
	.word	476
	.byte	10,22,2,35,0,12
	.byte	'IFP',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'SNU',0,4
	.word	476
	.byte	5,16,2,35,0,12
	.byte	'TNU',0,4
	.word	476
	.byte	9,7,2,35,0,12
	.byte	'AMS',0,4
	.word	476
	.byte	1,6,2,35,0,12
	.byte	'AMT',0,4
	.word	476
	.byte	1,5,2,35,0,12
	.byte	'IDS',0,4
	.word	476
	.byte	1,4,2,35,0,12
	.byte	'IDT',0,4
	.word	476
	.byte	1,3,2,35,0,12
	.byte	'SEN',0,4
	.word	476
	.byte	1,2,2,35,0,12
	.byte	'TEN',0,4
	.word	476
	.byte	1,1,2,35,0,12
	.byte	'RMO',0,4
	.word	476
	.byte	1,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CTRL_0_Bits',0,18,157,12,3
	.word	164572
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_0_SHADOW_STATE_Bits',0,18,160,12,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	10,22,2,35,0,12
	.byte	'IFP',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	476
	.byte	14,7,2,35,0,12
	.byte	'AMS',0,4
	.word	476
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	476
	.byte	1,5,2,35,0,12
	.byte	'IDS',0,4
	.word	476
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	476
	.byte	3,1,2,35,0,12
	.byte	'RMO',0,4
	.word	476
	.byte	1,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CTRL_0_SHADOW_STATE_Bits',0,18,170,12,3
	.word	164804
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_0_SHADOW_TRIGGER_Bits',0,18,173,12,16,4,12
	.byte	'MLT',0,4
	.word	476
	.byte	10,22,2,35,0,12
	.byte	'IFP',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	476
	.byte	15,6,2,35,0,12
	.byte	'AMT',0,4
	.word	476
	.byte	1,5,2,35,0,12
	.byte	'IDS',0,4
	.word	476
	.byte	1,4,2,35,0,12
	.byte	'IDT',0,4
	.word	476
	.byte	1,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	476
	.byte	2,1,2,35,0,12
	.byte	'RMO',0,4
	.word	476
	.byte	1,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CTRL_0_SHADOW_TRIGGER_Bits',0,18,183,12,3
	.word	165048
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_1_Bits',0,18,186,12,16,4,12
	.byte	'DMO',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'DEN',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'IDDS',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'COA',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'PIT',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'SGE1',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'DLM1',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'PCM1',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'SGE2',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'DLM2',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'PCM2',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'SYN_NS',0,4
	.word	476
	.byte	5,16,2,35,0,12
	.byte	'SYN_NT',0,4
	.word	476
	.byte	5,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'LCD',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'SWR',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'SYSF',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'TS0_HRS',0,4
	.word	476
	.byte	1,6,2,35,0,12
	.byte	'TS0_HRT',0,4
	.word	476
	.byte	1,5,2,35,0,12
	.byte	'SMC',0,4
	.word	476
	.byte	1,4,2,35,0,12
	.byte	'SSL',0,4
	.word	476
	.byte	2,2,2,35,0,12
	.byte	'TSL',0,4
	.word	476
	.byte	2,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CTRL_1_Bits',0,18,210,12,3
	.word	165281
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_1_SHADOW_TRIGGER_Bits',0,18,213,12,16,4,12
	.byte	'DMO',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	476
	.byte	2,29,2,35,0,12
	.byte	'COA',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'PIT',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'SGE1',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'DLM1',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'PCM1',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	476
	.byte	24,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CTRL_1_SHADOW_TRIGGER_Bits',0,18,223,12,3
	.word	165708
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_2_Bits',0,18,226,12,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	8,24,2,35,0,12
	.byte	'AEN0',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'AEN1',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'AEN2',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'AEN3',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'AEN4',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'AEN5',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'AEN6',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'AEN7',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'WAD0',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'WAD1',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'WAD2',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'WAD3',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'WAD4',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'WAD5',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'WAD6',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'WAD7',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CTRL_2_Bits',0,18,246,12,3
	.word	165942
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_3_Bits',0,18,249,12,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	8,24,2,35,0,12
	.byte	'AEN8',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'AEN9',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'AEN10',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'AEN11',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'AEN12',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'AEN13',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'AEN14',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'AEN15',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'WAD8',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'WAD9',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'WAD10',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'WAD11',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'WAD12',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'WAD13',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'WAD14',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'WAD15',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CTRL_3_Bits',0,18,141,13,3
	.word	166310
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_4_Bits',0,18,144,13,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	8,24,2,35,0,12
	.byte	'AEN16',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'AEN17',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'AEN18',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'AEN19',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'AEN20',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'AEN21',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'AEN22',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'AEN23',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'WAD16',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'WAD17',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'WAD18',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'WAD19',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'WAD20',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'WAD21',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'WAD22',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'WAD23',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CTRL_4_Bits',0,18,164,13,3
	.word	166690
	.byte	11
	.byte	'_Ifx_GTM_DPLL_DLA_Bits',0,18,167,13,16,4,12
	.byte	'DLA',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_DLA_Bits',0,18,171,13,3
	.word	167074
	.byte	11
	.byte	'_Ifx_GTM_DPLL_DT_S_ACT_Bits',0,18,174,13,16,4,12
	.byte	'DT_S_ACT',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_DT_S_ACT_Bits',0,18,178,13,3
	.word	167173
	.byte	11
	.byte	'_Ifx_GTM_DPLL_DT_S_Bits',0,18,181,13,16,4,12
	.byte	'DT_S',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_DT_S_Bits',0,18,185,13,3
	.word	167287
	.byte	11
	.byte	'_Ifx_GTM_DPLL_DT_T_ACT_Bits',0,18,188,13,16,4,12
	.byte	'DT_T_ACT',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_DT_T_ACT_Bits',0,18,192,13,3
	.word	167389
	.byte	11
	.byte	'_Ifx_GTM_DPLL_DTA_Bits',0,18,195,13,16,4,12
	.byte	'DTA',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_DTA_Bits',0,18,199,13,3
	.word	167503
	.byte	11
	.byte	'_Ifx_GTM_DPLL_EDT_S_Bits',0,18,203,13,16,4,12
	.byte	'EDT_S',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_EDT_S_Bits',0,18,207,13,3
	.word	167602
	.byte	11
	.byte	'_Ifx_GTM_DPLL_EDT_T_Bits',0,18,211,13,16,4,12
	.byte	'EDT_T',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_EDT_T_Bits',0,18,215,13,3
	.word	167707
	.byte	11
	.byte	'_Ifx_GTM_DPLL_EIRQ_EN_Bits',0,18,218,13,16,4,12
	.byte	'PDI_EIRQ_EN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'PEI_EIRQ_EN',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'TINI_EIRQ_EN',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'TAXI_EIRQ_EN',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'SISI_EIRQ_EN',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'TISI_EIRQ_EN',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'MSI_EIRQ_EN',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'MTI_EIRQ_EN',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'SASI_EIRQ_EN',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'TASI_EIRQ_EN',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'PWI_EIRQ_EN',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'W2I_EIRQ_EN',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'W1I_EIRQ_EN',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'GL1I_EIRQ_EN',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'LL1I_EIRQ_EN',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'EI_EIRQ_EN',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'GL2I_EIRQ_EN',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'LL2I_EIRQ_EN',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'TE0I_EIRQ_EN',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'TE1I_EIRQ_EN',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'TE2I_EIRQ_EN',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'TE3I_EIRQ_EN',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'TE4I_EIRQ_EN',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'CDTI_EIRQ_EN',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'CDSI_EIRQ_EN',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'TORI',0,4
	.word	476
	.byte	1,6,2,35,0,12
	.byte	'SORI',0,4
	.word	476
	.byte	1,5,2,35,0,12
	.byte	'DCGI',0,4
	.word	476
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	476
	.byte	4,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_EIRQ_EN_Bits',0,18,249,13,3
	.word	167812
	.byte	11
	.byte	'_Ifx_GTM_DPLL_FTV_S_Bits',0,18,252,13,16,4,12
	.byte	'STATE_FT',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_FTV_S_Bits',0,18,128,14,3
	.word	168543
	.byte	11
	.byte	'_Ifx_GTM_DPLL_FTV_T_Bits',0,18,131,14,16,4,12
	.byte	'TRIGGER_FT',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_FTV_T_Bits',0,18,135,14,3
	.word	168651
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ID_PMTR_Bits',0,18,138,14,16,4,12
	.byte	'ID_PMTR_x',0,4
	.word	476
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	476
	.byte	23,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_ID_PMTR_Bits',0,18,142,14,3
	.word	168761
	.byte	11
	.byte	'_Ifx_GTM_DPLL_INC_CNT1_Bits',0,18,145,14,16,4,12
	.byte	'INC_CNT1',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_INC_CNT1_Bits',0,18,149,14,3
	.word	168873
	.byte	11
	.byte	'_Ifx_GTM_DPLL_INC_CNT2_Bits',0,18,153,14,16,4,12
	.byte	'INC_CNT2',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_INC_CNT2_Bits',0,18,157,14,3
	.word	168987
	.byte	11
	.byte	'_Ifx_GTM_DPLL_IRQ_EN_Bits',0,18,160,14,16,4,12
	.byte	'PDI_IRQ_EN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'PEI_IRQ_EN',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'TINI_IRQ_EN',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'TAXI_IRQ_EN',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'SISI_IRQ_EN',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'TISI_IRQ_EN',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'MSI_IRQ_EN',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'MTI_IRQ_EN',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'SASI_IRQ_EN',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'TASI_IRQ_EN',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'PWI_IRQ_EN',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'W2I_IRQ_EN',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'W1I_IRQ_EN',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'GL1I_IRQ_EN',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'LL1I_IRQ_EN',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'EI_IRQ_EN',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'GL2I_IRQ_EN',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'LL2I_IRQ_EN',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'TE0I_IRQ_EN',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'TE1I_IRQ_EN',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'TE2I_IRQ_EN',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'TE3I_IRQ_EN',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'TE4I_IRQ_EN',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'CDTI_IRQ_EN',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'CDSI_IRQ_EN',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'TORI',0,4
	.word	476
	.byte	1,6,2,35,0,12
	.byte	'SORI',0,4
	.word	476
	.byte	1,5,2,35,0,12
	.byte	'DCGI',0,4
	.word	476
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	476
	.byte	4,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_IRQ_EN_Bits',0,18,191,14,3
	.word	169101
	.byte	11
	.byte	'_Ifx_GTM_DPLL_IRQ_FORCINT_Bits',0,18,194,14,16,4,12
	.byte	'TRG_PDI',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'TRG_PEI',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'TRG_TINI',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'TRG_TAXI',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'TRG_SISI',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'TRG_TISI',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'TRG_MSI',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'TRG_MTI',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'TRG_SASI',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'TRG_TASI',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'TRG_PWI',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'TRG_W2I',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'TRG_W1I',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'TRG_GL1I',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'TRG_LL1I',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'TRG_EI',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'TRG_GL2I',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'TRG_LL2I',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'TRG_TE0I',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'TRG_TE1I',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'TRG_TE2I',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'TRG_TE3I',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'TRG_TE4I',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'TRG_CDTI',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'TRG_CDSI',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'TRG_TORI',0,4
	.word	476
	.byte	1,6,2,35,0,12
	.byte	'TRG_SORI',0,4
	.word	476
	.byte	1,5,2,35,0,12
	.byte	'TRG_DCGI',0,4
	.word	476
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	476
	.byte	4,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_IRQ_FORCINT_Bits',0,18,225,14,3
	.word	169805
	.byte	11
	.byte	'_Ifx_GTM_DPLL_IRQ_MODE_Bits',0,18,228,14,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_IRQ_MODE_Bits',0,18,232,14,3
	.word	170456
	.byte	11
	.byte	'_Ifx_GTM_DPLL_IRQ_NOTIFY_Bits',0,18,235,14,16,4,12
	.byte	'PDI',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'PEI',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'TINI',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'TAXI',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'SISI',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'TISI',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'MSI',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'MTI',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'SASI',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'TASI',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'PWI',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'W2I',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'W1I',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'GL1I',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'LL1I',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'EI',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'GL2I',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'LL2I',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'TE0I',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'TE1I',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'TE2I',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'TE3I',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'TE4I',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'CDTI',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'CDSI',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'TORI',0,4
	.word	476
	.byte	1,6,2,35,0,12
	.byte	'SORI',0,4
	.word	476
	.byte	1,5,2,35,0,12
	.byte	'DCGI',0,4
	.word	476
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	476
	.byte	4,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_IRQ_NOTIFY_Bits',0,18,138,15,3
	.word	170569
	.byte	11
	.byte	'_Ifx_GTM_DPLL_MEDT_S_Bits',0,18,142,15,16,4,12
	.byte	'MEDT_S',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_MEDT_S_Bits',0,18,146,15,3
	.word	171106
	.byte	11
	.byte	'_Ifx_GTM_DPLL_MEDT_T_Bits',0,18,150,15,16,4,12
	.byte	'MEDT_T',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_MEDT_T_Bits',0,18,154,15,3
	.word	171214
	.byte	11
	.byte	'_Ifx_GTM_DPLL_MLS1_Bits',0,18,157,15,16,4,12
	.byte	'MLS1',0,4
	.word	476
	.byte	18,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	476
	.byte	14,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_MLS1_Bits',0,18,161,15,3
	.word	171322
	.byte	11
	.byte	'_Ifx_GTM_DPLL_MLS2_Bits',0,18,164,15,16,4,12
	.byte	'MLS2',0,4
	.word	476
	.byte	18,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	476
	.byte	14,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_MLS2_Bits',0,18,168,15,3
	.word	171424
	.byte	11
	.byte	'_Ifx_GTM_DPLL_MPVAL1_Bits',0,18,172,15,16,4,12
	.byte	'MPVAL1',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'SIX1',0,4
	.word	476
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_MPVAL1_Bits',0,18,177,15,3
	.word	171526
	.byte	11
	.byte	'_Ifx_GTM_DPLL_MPVAL2_Bits',0,18,181,15,16,4,12
	.byte	'MPVAL2',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'SIX2',0,4
	.word	476
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_MPVAL2_Bits',0,18,186,15,3
	.word	171650
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NA_Bits',0,18,189,15,16,4,12
	.byte	'DB',0,4
	.word	476
	.byte	10,22,2,35,0,12
	.byte	'DW',0,4
	.word	476
	.byte	10,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	476
	.byte	12,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_NA_Bits',0,18,194,15,3
	.word	171774
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NMB_S_Bits',0,18,197,15,16,4,12
	.byte	'NMB_S',0,4
	.word	476
	.byte	20,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	476
	.byte	12,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_NMB_S_Bits',0,18,201,15,3
	.word	171884
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NMB_S_TAR_Bits',0,18,204,15,16,4,12
	.byte	'NMB_S_TAR',0,4
	.word	476
	.byte	20,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	476
	.byte	12,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_NMB_S_TAR_Bits',0,18,208,15,3
	.word	171989
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NMB_S_TAR_OLD_Bits',0,18,211,15,16,4,12
	.byte	'NMB_S_TAR_OLD',0,4
	.word	476
	.byte	20,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	476
	.byte	12,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_NMB_S_TAR_OLD_Bits',0,18,215,15,3
	.word	172106
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NMB_T_Bits',0,18,218,15,16,4,12
	.byte	'NMB_T',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_NMB_T_Bits',0,18,222,15,3
	.word	172235
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NMB_T_TAR_Bits',0,18,225,15,16,4,12
	.byte	'NMB_T_TAR',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_NMB_T_TAR_Bits',0,18,229,15,3
	.word	172340
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NMB_T_TAR_OLD_Bits',0,18,232,15,16,4,12
	.byte	'NMB_T_TAR_OLD',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_NMB_T_TAR_OLD_Bits',0,18,236,15,3
	.word	172457
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NTI_CNT_Bits',0,18,239,15,16,4,12
	.byte	'NTI_CNT',0,4
	.word	476
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	476
	.byte	22,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_NTI_CNT_Bits',0,18,243,15,3
	.word	172586
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NUSC_Bits',0,18,246,15,16,4,12
	.byte	'NUSE',0,4
	.word	476
	.byte	6,26,2,35,0,12
	.byte	'FSS',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'SYN_S',0,4
	.word	476
	.byte	6,19,2,35,0,12
	.byte	'SYN_S_OLD',0,4
	.word	476
	.byte	6,13,2,35,0,12
	.byte	'VSN',0,4
	.word	476
	.byte	6,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	476
	.byte	4,3,2,35,0,12
	.byte	'WNUS',0,4
	.word	476
	.byte	1,2,2,35,0,12
	.byte	'WSYN',0,4
	.word	476
	.byte	1,1,2,35,0,12
	.byte	'WVSN',0,4
	.word	476
	.byte	1,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_NUSC_Bits',0,18,129,16,3
	.word	172697
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NUTC_Bits',0,18,132,16,16,4,12
	.byte	'NUTE',0,4
	.word	476
	.byte	10,22,2,35,0,12
	.byte	'FST',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	476
	.byte	2,19,2,35,0,12
	.byte	'SYN_T',0,4
	.word	476
	.byte	3,16,2,35,0,12
	.byte	'SYN_T_OLD',0,4
	.word	476
	.byte	3,13,2,35,0,12
	.byte	'VTN',0,4
	.word	476
	.byte	6,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	476
	.byte	4,3,2,35,0,12
	.byte	'WNUT',0,4
	.word	476
	.byte	1,2,2,35,0,12
	.byte	'WSYN',0,4
	.word	476
	.byte	1,1,2,35,0,12
	.byte	'WVTN',0,4
	.word	476
	.byte	1,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_NUTC_Bits',0,18,144,16,3
	.word	172915
	.byte	11
	.byte	'_Ifx_GTM_DPLL_OSW_Bits',0,18,147,16,16,4,12
	.byte	'SWON_S',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'SWON_T',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	6,24,2,35,0,12
	.byte	'OSS',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	476
	.byte	22,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_OSW_Bits',0,18,154,16,3
	.word	173156
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PDT_T_Bits',0,18,157,16,16,4,12
	.byte	'DB',0,4
	.word	476
	.byte	14,18,2,35,0,12
	.byte	'DW',0,4
	.word	476
	.byte	10,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_PDT_T_Bits',0,18,162,16,3
	.word	173313
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSA_Bits',0,18,165,16,16,4,12
	.byte	'PSA',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_PSA_Bits',0,18,169,16,3
	.word	173429
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSAC_Bits',0,18,172,16,16,4,12
	.byte	'PSAC',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_PSAC_Bits',0,18,176,16,3
	.word	173528
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSSC_Bits',0,18,179,16,16,4,12
	.byte	'PSSC',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_PSSC_Bits',0,18,183,16,3
	.word	173630
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSSM_0_Bits',0,18,186,16,16,4,12
	.byte	'PSSM',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_PSSM_0_Bits',0,18,190,16,3
	.word	173732
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSSM_1_Bits',0,18,193,16,16,4,12
	.byte	'PSSM',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_PSSM_1_Bits',0,18,197,16,3
	.word	173838
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSTC_Bits',0,18,200,16,16,4,12
	.byte	'PSTC',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_PSTC_Bits',0,18,204,16,3
	.word	173944
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSTM_0_Bits',0,18,207,16,16,4,12
	.byte	'PSTM',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_PSTM_0_Bits',0,18,211,16,3
	.word	174046
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSTM_1_Bits',0,18,214,16,16,4,12
	.byte	'PSTM',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_PSTM_1_Bits',0,18,218,16,3
	.word	174152
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PVT_Bits',0,18,221,16,16,4,12
	.byte	'PVT',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_PVT_Bits',0,18,225,16,3
	.word	174258
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RAM_INI_Bits',0,18,228,16,16,4,12
	.byte	'INIT_1A',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'INIT_1B',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'INIT_2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'INIT_RAM',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	476
	.byte	27,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_RAM_INI_Bits',0,18,236,16,3
	.word	174357
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RCDT_SX_Bits',0,18,239,16,16,4,12
	.byte	'RCDT_SX',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_RCDT_SX_Bits',0,18,243,16,3
	.word	174546
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RCDT_SX_NOM_Bits',0,18,247,16,16,4,12
	.byte	'RCDT_SX_NOM',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_RCDT_SX_NOM_Bits',0,18,251,16,3
	.word	174657
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RCDT_TX_Bits',0,18,254,16,16,4,12
	.byte	'RCDT_TX',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_RCDT_TX_Bits',0,18,130,17,3
	.word	174780
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RCDT_TX_NOM_Bits',0,18,134,17,16,4,12
	.byte	'RCDT_TX_NOM',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_RCDT_TX_NOM_Bits',0,18,138,17,3
	.word	174891
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RDT_S_ACT_Bits',0,18,141,17,16,4,12
	.byte	'RDT_S_ACT',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_RDT_S_ACT_Bits',0,18,145,17,3
	.word	175014
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RDT_S_Bits',0,18,148,17,16,4,12
	.byte	'RDT_S',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_RDT_S_Bits',0,18,152,17,3
	.word	175131
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RDT_T_ACT_Bits',0,18,155,17,16,4,12
	.byte	'RDT_T_ACT',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_RDT_T_ACT_Bits',0,18,159,17,3
	.word	175236
	.byte	11
	.byte	'_Ifx_GTM_DPLL_SLR_Bits',0,18,162,17,16,4,12
	.byte	'SLR',0,4
	.word	476
	.byte	8,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	476
	.byte	24,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_SLR_Bits',0,18,166,17,3
	.word	175353
	.byte	11
	.byte	'_Ifx_GTM_DPLL_STATUS_Bits',0,18,169,17,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'CSO',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'CTO',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'CRO',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'RCS',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'RCT',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'PSE',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'SOR',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'MS',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'TOR',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'MT',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'RAM2_ERR',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	2,17,2,35,0,12
	.byte	'LOW_RES',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'CSVS',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'CSVT',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'CAIP2',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'CAIP1',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'ISN',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'ITN',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'BWD2',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'BWD1',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'LOCK2',0,4
	.word	476
	.byte	1,6,2,35,0,12
	.byte	'SYS',0,4
	.word	476
	.byte	1,5,2,35,0,12
	.byte	'SYT',0,4
	.word	476
	.byte	1,4,2,35,0,12
	.byte	'FSD',0,4
	.word	476
	.byte	1,3,2,35,0,12
	.byte	'FTD',0,4
	.word	476
	.byte	1,2,2,35,0,12
	.byte	'LOCK1',0,4
	.word	476
	.byte	1,1,2,35,0,12
	.byte	'ERR',0,4
	.word	476
	.byte	1,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_STATUS_Bits',0,18,202,17,3
	.word	175451
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TBU_TS0_S_Bits',0,18,205,17,16,4,12
	.byte	'TBU_TS0_S',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TBU_TS0_S_Bits',0,18,209,17,3
	.word	176032
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TBU_TS0_T_Bits',0,18,212,17,16,4,12
	.byte	'TBU_TS0_T',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TBU_TS0_T_Bits',0,18,216,17,3
	.word	176149
	.byte	11
	.byte	'_Ifx_GTM_DPLL_THMA_Bits',0,18,219,17,16,4,12
	.byte	'THMA',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_THMA_Bits',0,18,223,17,3
	.word	176266
	.byte	11
	.byte	'_Ifx_GTM_DPLL_THMI_Bits',0,18,226,17,16,4,12
	.byte	'THMI',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_THMI_Bits',0,18,230,17,3
	.word	176368
	.byte	11
	.byte	'_Ifx_GTM_DPLL_THVAL_Bits',0,18,233,17,16,4,12
	.byte	'THVAL',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_THVAL_Bits',0,18,237,17,3
	.word	176470
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TLR_Bits',0,18,240,17,16,4,12
	.byte	'TLR',0,4
	.word	476
	.byte	8,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	476
	.byte	24,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TLR_Bits',0,18,244,17,3
	.word	176575
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TOV_Bits',0,18,247,17,16,4,12
	.byte	'DB',0,4
	.word	476
	.byte	10,22,2,35,0,12
	.byte	'DW',0,4
	.word	476
	.byte	6,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TOV_Bits',0,18,252,17,3
	.word	176673
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TOV_S_Bits',0,18,255,17,16,4,12
	.byte	'DB',0,4
	.word	476
	.byte	10,22,2,35,0,12
	.byte	'DW',0,4
	.word	476
	.byte	6,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TOV_S_Bits',0,18,132,18,3
	.word	176785
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TS_S_0_Bits',0,18,135,18,16,4,12
	.byte	'STATE_TS',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TS_S_0_Bits',0,18,139,18,3
	.word	176901
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TS_S_1_Bits',0,18,142,18,16,4,12
	.byte	'STATE_TS',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TS_S_1_Bits',0,18,146,18,3
	.word	177011
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TS_T_0_Bits',0,18,149,18,16,4,12
	.byte	'TRIGGER_TS',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TS_T_0_Bits',0,18,153,18,3
	.word	177121
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TS_T_1_Bits',0,18,156,18,16,4,12
	.byte	'TRIGGER_TS',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TS_T_1_Bits',0,18,160,18,3
	.word	177233
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TSAC_Bits',0,18,163,18,16,4,12
	.byte	'TSAC',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TSAC_Bits',0,18,167,18,3
	.word	177345
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TSF_S_Bits',0,18,170,18,16,4,12
	.byte	'TSF_S',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TSF_S_Bits',0,18,174,18,3
	.word	177447
	.byte	11
	.byte	'_Ifx_GTM_DXINCON_Bits',0,18,177,18,16,4,12
	.byte	'IN00',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'IN01',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'IN02',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	5,24,2,35,0,12
	.byte	'IN10',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'IN11',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'IN12',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	476
	.byte	5,16,2,35,0,12
	.byte	'DSS00',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'DSS01',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'DSS02',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'reserved_19',0,4
	.word	476
	.byte	5,8,2,35,0,12
	.byte	'DSS10',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'DSS11',0,4
	.word	476
	.byte	1,6,2,35,0,12
	.byte	'DSS12',0,4
	.word	476
	.byte	1,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	476
	.byte	5,0,2,35,0,0,36
	.byte	'Ifx_GTM_DXINCON_Bits',0,18,195,18,3
	.word	177552
	.byte	11
	.byte	'_Ifx_GTM_DXOUTCON_Bits',0,18,198,18,16,4,12
	.byte	'OUT00',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'OUT01',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'OUT02',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	5,24,2,35,0,12
	.byte	'OUT10',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'OUT11',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'OUT12',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	476
	.byte	21,0,2,35,0,0,36
	.byte	'Ifx_GTM_DXOUTCON_Bits',0,18,208,18,3
	.word	177900
	.byte	11
	.byte	'_Ifx_GTM_EIRQ_EN_Bits',0,18,211,18,16,4,12
	.byte	'AEI_TO_XPT_EIRQ_EN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'AEI_USP_ADDR_EIRQ_EN',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'AEI_IM_ADDR_EIRQ_EN',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'AEI_USP_BE_EIRQ_EN',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_GTM_EIRQ_EN_Bits',0,18,218,18,3
	.word	178108
	.byte	11
	.byte	'_Ifx_GTM_F2A_ENABLE_Bits',0,18,221,18,16,4,12
	.byte	'STR0_EN',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'STR1_EN',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'STR2_EN',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'STR3_EN',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'STR4_EN',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'STR5_EN',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'STR6_EN',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'STR7_EN',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_F2A_ENABLE_Bits',0,18,232,18,3
	.word	178312
	.byte	11
	.byte	'_Ifx_GTM_F2A_RD_CH_ARU_RD_FIFO_Bits',0,18,235,18,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	476
	.byte	23,0,2,35,0,0,36
	.byte	'Ifx_GTM_F2A_RD_CH_ARU_RD_FIFO_Bits',0,18,239,18,3
	.word	178552
	.byte	11
	.byte	'_Ifx_GTM_F2A_STR_CH_STR_CFG_Bits',0,18,242,18,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'TMODE',0,4
	.word	476
	.byte	2,14,2,35,0,12
	.byte	'DIR',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'reserved_19',0,4
	.word	476
	.byte	13,0,2,35,0,0,36
	.byte	'Ifx_GTM_F2A_STR_CH_STR_CFG_Bits',0,18,248,18,3
	.word	178677
	.byte	11
	.byte	'_Ifx_GTM_FIFO_CH_CTRL_Bits',0,18,251,18,16,4,12
	.byte	'RBM',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'RAP',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'FLUSH',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'WULOCK',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_CTRL_Bits',0,18,130,19,3
	.word	178835
	.byte	11
	.byte	'_Ifx_GTM_FIFO_CH_EIRQ_EN_Bits',0,18,133,19,16,4,12
	.byte	'FIFO_EMPTY_EIRQ_EN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'FIFO_FULL_EIRQ_EN',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'FIFO_LWM_EIRQ_EN',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'FIFO_UWM_EIRQ_EN',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'Reserved',0,4
	.word	476
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_EIRQ_EN_Bits',0,18,140,19,3
	.word	178991
	.byte	11
	.byte	'_Ifx_GTM_FIFO_CH_END_ADDR_Bits',0,18,143,19,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	476
	.byte	22,0,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_END_ADDR_Bits',0,18,147,19,3
	.word	179201
	.byte	11
	.byte	'_Ifx_GTM_FIFO_CH_FILL_LEVEL_Bits',0,18,150,19,16,4,12
	.byte	'LEVEL',0,4
	.word	476
	.byte	11,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	476
	.byte	21,0,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_FILL_LEVEL_Bits',0,18,154,19,3
	.word	179317
	.byte	11
	.byte	'_Ifx_GTM_FIFO_CH_IRQ_EN_Bits',0,18,157,19,16,4,12
	.byte	'FIFO_EMPTY_IRQ_EN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'FIFO_FULL_IRQ_EN',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'FIFO_LWM_IRQ_EN',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'FIFO_UWM_IRQ_EN',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_IRQ_EN_Bits',0,18,164,19,3
	.word	179438
	.byte	11
	.byte	'_Ifx_GTM_FIFO_CH_IRQ_FORCINT_Bits',0,18,167,19,16,4,12
	.byte	'TRG_FIFO_EMPTY',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'TRG_FIFO_FULL',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'TRG_FIFO_LWM',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'TRG_FIFO_UWM',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_IRQ_FORCINT_Bits',0,18,174,19,3
	.word	179644
	.byte	11
	.byte	'_Ifx_GTM_FIFO_CH_IRQ_MODE_Bits',0,18,177,19,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'DMA_HYSTERESIS',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'DMA_HYST_DIR',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_IRQ_MODE_Bits',0,18,183,19,3
	.word	179848
	.byte	11
	.byte	'_Ifx_GTM_FIFO_CH_IRQ_NOTIFY_Bits',0,18,186,19,16,4,12
	.byte	'FIFO_EMPTY',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'FIFO_FULL',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'FIFO_LWM',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'FIFO_UWM',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_IRQ_NOTIFY_Bits',0,18,193,19,3
	.word	180017
	.byte	11
	.byte	'_Ifx_GTM_FIFO_CH_LOWER_WM_Bits',0,18,196,19,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	476
	.byte	22,0,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_LOWER_WM_Bits',0,18,200,19,3
	.word	180203
	.byte	11
	.byte	'_Ifx_GTM_FIFO_CH_RD_PTR_Bits',0,18,203,19,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	476
	.byte	22,0,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_RD_PTR_Bits',0,18,207,19,3
	.word	180319
	.byte	11
	.byte	'_Ifx_GTM_FIFO_CH_START_ADDR_Bits',0,18,210,19,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	476
	.byte	22,0,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_START_ADDR_Bits',0,18,214,19,3
	.word	180431
	.byte	11
	.byte	'_Ifx_GTM_FIFO_CH_STATUS_Bits',0,18,217,19,16,4,12
	.byte	'EMPTY',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'FULL',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'LOW_WM',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'UP_WM',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_STATUS_Bits',0,18,224,19,3
	.word	180551
	.byte	11
	.byte	'_Ifx_GTM_FIFO_CH_UPPER_WM_Bits',0,18,227,19,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	476
	.byte	22,0,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_UPPER_WM_Bits',0,18,231,19,3
	.word	180714
	.byte	11
	.byte	'_Ifx_GTM_FIFO_CH_WR_PTR_Bits',0,18,234,19,16,4,12
	.byte	'ADDR',0,4
	.word	476
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	476
	.byte	22,0,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_WR_PTR_Bits',0,18,238,19,3
	.word	180830
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_0_Bits',0,18,241,19,16,4,12
	.byte	'ARU_NEW_DATA0_IRQ',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'ARU_NEW_DATA1_IRQ',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'ARU_ACC_ACK_IRQ',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'BRC_IRQ',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'AEI_IRQ',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'CMP_IRQ',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'SPE0_IRQ',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'SPE1_IRQ',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	476
	.byte	8,16,2,35,0,12
	.byte	'PSM0_CH0_IRQ',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'PSM0_CH1_IRQ',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'PSM0_CH2_IRQ',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'PSM0_CH3_IRQ',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'PSM0_CH4_IRQ',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'PSM0_CH5_IRQ',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'PSM0_CH6_IRQ',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'PSM0_CH7_IRQ',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_ICM_IRQG_0_Bits',0,18,133,20,3
	.word	180942
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_1_Bits',0,18,136,20,16,4,12
	.byte	'DPLL_DCG_IRQ',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'DPLL_EDI_IRQ',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'DPLL_TIN_IRQ',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'DPLL_TAX_IRQ',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'DPLL_SIS_IRQ',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'DPLL_TIS_IRQ',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'DPLL_MSI_IRQ',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'DPLL_MTI_IRQ',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'DPLL_SAS_IRQ',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'DPLL_TAS_IRQ',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'DPLL_PWI_IRQ',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'DPLL_W2I_IRQ',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'DPLL_W1I_IRQ',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'DPLL_GLI_IRQ',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'DPLL_LLI_IRQ',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'DPLL_EI_IRQ',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'DPLL_GL2I_IRQ',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'DPLL_LL2I_IRQ',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'DPLL_TE0_IRQ',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'DPLL_TE1_IRQ',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'DPLL_TE2_IRQ',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'DPLL_TE3_IRQ',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'DPLL_TE4_IRQ',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'DPLL_CDIT_IRQ',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'DPLL_CDIS_IRQ',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'DPLL_TORI_IRQ',0,4
	.word	476
	.byte	1,6,2,35,0,12
	.byte	'DPLL_SORI_IRQ',0,4
	.word	476
	.byte	1,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	476
	.byte	5,0,2,35,0,0,36
	.byte	'Ifx_GTM_ICM_IRQG_1_Bits',0,18,166,20,3
	.word	181426
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_2_Bits',0,18,169,20,16,4,12
	.byte	'TIM0_CH0_IRQ',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'TIM0_CH1_IRQ',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'TIM0_CH2_IRQ',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'TIM0_CH3_IRQ',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'TIM0_CH4_IRQ',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'TIM0_CH5_IRQ',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'TIM0_CH6_IRQ',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'TIM0_CH7_IRQ',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'TIM1_CH0_IRQ',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'TIM1_CH1_IRQ',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'TIM1_CH2_IRQ',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'TIM1_CH3_IRQ',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'TIM1_CH4_IRQ',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'TIM1_CH5_IRQ',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'TIM1_CH6_IRQ',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'TIM1_CH7_IRQ',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'TIM2_CH0_IRQ',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'TIM2_CH1_IRQ',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'TIM2_CH2_IRQ',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'TIM2_CH3_IRQ',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'TIM2_CH4_IRQ',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'TIM2_CH5_IRQ',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'TIM2_CH6_IRQ',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'TIM2_CH7_IRQ',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_ICM_IRQG_2_Bits',0,18,196,20,3
	.word	182167
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_4_Bits',0,18,199,20,16,4,12
	.byte	'MCS0_CH0_IRQ',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'MCS0_CH1_IRQ',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'MCS0_CH2_IRQ',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'MCS0_CH3_IRQ',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'MCS0_CH4_IRQ',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'MCS0_CH5_IRQ',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'MCS0_CH6_IRQ',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'MCS0_CH7_IRQ',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'MCS1_CH0_IRQ',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'MCS1_CH1_IRQ',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'MCS1_CH2_IRQ',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'MCS1_CH3_IRQ',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'MCS1_CH4_IRQ',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'MCS1_CH5_IRQ',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'MCS1_CH6_IRQ',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'MCS1_CH7_IRQ',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'MCS2_CH0_IRQ',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'MCS2_CH1_IRQ',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'MCS2_CH2_IRQ',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'MCS2_CH3_IRQ',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'MCS2_CH4_IRQ',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'MCS2_CH5_IRQ',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'MCS2_CH6_IRQ',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'MCS2_CH7_IRQ',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_ICM_IRQG_4_Bits',0,18,226,20,3
	.word	182831
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_6_Bits',0,18,229,20,16,4,12
	.byte	'TOM0_CH0_IRQ',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'TOM0_CH1_IRQ',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'TOM0_CH2_IRQ',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'TOM0_CH3_IRQ',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'TOM0_CH4_IRQ',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'TOM0_CH5_IRQ',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'TOM0_CH6_IRQ',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'TOM0_CH7_IRQ',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'TOM0_CH8_IRQ',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'TOM0_CH9_IRQ',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'TOM0_CH10_IRQ',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'TOM0_CH11_IRQ',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'TOM0_CH12_IRQ',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'TOM0_CH13_IRQ',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'TOM0_CH14_IRQ',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'TOM0_CH15_IRQ',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'TOM1_CH0_IRQ',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'TOM1_CH1_IRQ',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'TOM1_CH2_IRQ',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'TOM1_CH3_IRQ',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'TOM1_CH4_IRQ',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'TOM1_CH5_IRQ',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'TOM1_CH6_IRQ',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'TOM1_CH7_IRQ',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'TOM1_CH8_IRQ',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'TOM1_CH9_IRQ',0,4
	.word	476
	.byte	1,6,2,35,0,12
	.byte	'TOM1_CH10_IRQ',0,4
	.word	476
	.byte	1,5,2,35,0,12
	.byte	'TOM1_CH11_IRQ',0,4
	.word	476
	.byte	1,4,2,35,0,12
	.byte	'TOM1_CH12_IRQ',0,4
	.word	476
	.byte	1,3,2,35,0,12
	.byte	'TOM1_CH13_IRQ',0,4
	.word	476
	.byte	1,2,2,35,0,12
	.byte	'TOM1_CH14_IRQ',0,4
	.word	476
	.byte	1,1,2,35,0,12
	.byte	'TOM1_CH15_IRQ',0,4
	.word	476
	.byte	1,0,2,35,0,0,36
	.byte	'Ifx_GTM_ICM_IRQG_6_Bits',0,18,135,21,3
	.word	183495
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_9_Bits',0,18,138,21,16,4,12
	.byte	'ATOM0_CH0_IRQ',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'ATOM0_CH1_IRQ',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'ATOM0_CH2_IRQ',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'ATOM0_CH3_IRQ',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'ATOM0_CH4_IRQ',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'ATOM0_CH5_IRQ',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'ATOM0_CH6_IRQ',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'ATOM0_CH7_IRQ',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'ATOM1_CH0_IRQ',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'ATOM1_CH1_IRQ',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'ATOM1_CH2_IRQ',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'ATOM1_CH3_IRQ',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'ATOM1_CH4_IRQ',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'ATOM1_CH5_IRQ',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'ATOM1_CH6_IRQ',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'ATOM1_CH7_IRQ',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'ATOM2_CH0_IRQ',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'ATOM2_CH1_IRQ',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'ATOM2_CH2_IRQ',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'ATOM2_CH3_IRQ',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'ATOM2_CH4_IRQ',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'ATOM2_CH5_IRQ',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'ATOM2_CH6_IRQ',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'ATOM2_CH7_IRQ',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'ATOM3_CH0_IRQ',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'ATOM3_CH1_IRQ',0,4
	.word	476
	.byte	1,6,2,35,0,12
	.byte	'ATOM3_CH2_IRQ',0,4
	.word	476
	.byte	1,5,2,35,0,12
	.byte	'ATOM3_CH3_IRQ',0,4
	.word	476
	.byte	1,4,2,35,0,12
	.byte	'ATOM3_CH4_IRQ',0,4
	.word	476
	.byte	1,3,2,35,0,12
	.byte	'ATOM3_CH5_IRQ',0,4
	.word	476
	.byte	1,2,2,35,0,12
	.byte	'ATOM3_CH6_IRQ',0,4
	.word	476
	.byte	1,1,2,35,0,12
	.byte	'ATOM3_CH7_IRQ',0,4
	.word	476
	.byte	1,0,2,35,0,0,36
	.byte	'Ifx_GTM_ICM_IRQG_9_Bits',0,18,172,21,3
	.word	184340
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CEI0_Bits',0,18,175,21,16,4,12
	.byte	'FIFO0_CH0_EIRQ',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'FIFO0_CH1_EIRQ',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'FIFO0_CH2_EIRQ',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'FIFO0_CH3_EIRQ',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'FIFO0_CH4_EIRQ',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'FIFO0_CH5_EIRQ',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'FIFO0_CH6_EIRQ',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'FIFO0_CH7_EIRQ',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	476
	.byte	24,0,2,35,0,0,36
	.byte	'Ifx_GTM_ICM_IRQG_CEI0_Bits',0,18,186,21,3
	.word	185205
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CEI1_Bits',0,18,189,21,16,4,12
	.byte	'TIM0_CH0_EIRQ',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'TIM0_CH1_EIRQ',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'TIM0_CH2_EIRQ',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'TIM0_CH3_EIRQ',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'TIM0_CH4_EIRQ',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'TIM0_CH5_EIRQ',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'TIM0_CH6_EIRQ',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'TIM0_CH7_EIRQ',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'TIM1_CH0_EIRQ',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'TIM1_CH1_EIRQ',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'TIM1_CH2_EIRQ',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'TIM1_CH3_EIRQ',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'TIM1_CH4_EIRQ',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'TIM1_CH5_EIRQ',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'TIM1_CH6_EIRQ',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'TIM1_CH7_EIRQ',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'TIM2_CH0_EIRQ',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'TIM2_CH1_EIRQ',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'TIM2_CH2_EIRQ',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'TIM2_CH3_EIRQ',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'TIM2_CH4_EIRQ',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'TIM2_CH5_EIRQ',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'TIM2_CH6_EIRQ',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'TIM2_CH7_EIRQ',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_ICM_IRQG_CEI1_Bits',0,18,216,21,3
	.word	185506
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CEI3_Bits',0,18,219,21,16,4,12
	.byte	'MCS0_CH0_EIRQ',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'MCS0_CH1_EIRQ',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'MCS0_CH2_EIRQ',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'MCS0_CH3_EIRQ',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'MCS0_CH4_EIRQ',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'MCS0_CH5_EIRQ',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'MCS0_CH6_EIRQ',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'MCS0_CH7_EIRQ',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'MCS1_CH0_EIRQ',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'MCS1_CH1_EIRQ',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'MCS1_CH2_EIRQ',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'MCS1_CH3_EIRQ',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'MCS1_CH4_EIRQ',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'MCS1_CH5_EIRQ',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'MCS1_CH6_EIRQ',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'MCS1_CH7_EIRQ',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'MCS2_CH0_EIRQ',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'MCS2_CH1_EIRQ',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'MCS2_CH2_EIRQ',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'MCS2_CH3_EIRQ',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'MCS2_CH4_EIRQ',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'MCS2_CH5_EIRQ',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'MCS2_CH6_EIRQ',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'MCS2_CH7_EIRQ',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_ICM_IRQG_CEI3_Bits',0,18,246,21,3
	.word	186200
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_MEI_Bits',0,18,249,21,16,4,12
	.byte	'GTM_EIRQ',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'BRC_EIRQ',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'FIFO0_EIRQ',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'TIM0_EIRQ',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'TIM1_EIRQ',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'TIM2_EIRQ',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	476
	.byte	5,20,2,35,0,12
	.byte	'MCS0_EIRQ',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'MCS1_EIRQ',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'MCS2_EIRQ',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	476
	.byte	5,12,2,35,0,12
	.byte	'SPE0_EIRQ',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'SPE1_EIRQ',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'reserved_22',0,4
	.word	476
	.byte	2,8,2,35,0,12
	.byte	'CMP_EIRQ',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'DPLL_EIRQ',0,4
	.word	476
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	476
	.byte	6,0,2,35,0,0,36
	.byte	'Ifx_GTM_ICM_IRQG_MEI_Bits',0,18,141,22,3
	.word	186894
	.byte	11
	.byte	'_Ifx_GTM_INOUTSEL_CAN_OUTSEL_Bits',0,18,144,22,16,4,12
	.byte	'SEL0',0,4
	.word	476
	.byte	4,28,2,35,0,12
	.byte	'SEL1',0,4
	.word	476
	.byte	4,24,2,35,0,12
	.byte	'SEL2',0,4
	.word	476
	.byte	4,20,2,35,0,12
	.byte	'SEL3',0,4
	.word	476
	.byte	4,16,2,35,0,12
	.byte	'SEL4',0,4
	.word	476
	.byte	4,12,2,35,0,12
	.byte	'SEL5',0,4
	.word	476
	.byte	4,8,2,35,0,12
	.byte	'SEL6',0,4
	.word	476
	.byte	4,4,2,35,0,12
	.byte	'SEL7',0,4
	.word	476
	.byte	4,0,2,35,0,0,36
	.byte	'Ifx_GTM_INOUTSEL_CAN_OUTSEL_Bits',0,18,154,22,3
	.word	187347
	.byte	11
	.byte	'_Ifx_GTM_INOUTSEL_DSADC_INSEL_Bits',0,18,157,22,16,4,12
	.byte	'INSEL0',0,4
	.word	476
	.byte	4,28,2,35,0,12
	.byte	'INSEL1',0,4
	.word	476
	.byte	4,24,2,35,0,12
	.byte	'INSEL2',0,4
	.word	476
	.byte	4,20,2,35,0,12
	.byte	'INSEL3',0,4
	.word	476
	.byte	4,16,2,35,0,12
	.byte	'INSEL4',0,4
	.word	476
	.byte	4,12,2,35,0,12
	.byte	'INSEL5',0,4
	.word	476
	.byte	4,8,2,35,0,12
	.byte	'INSEL6',0,4
	.word	476
	.byte	4,4,2,35,0,12
	.byte	'INSEL7',0,4
	.word	476
	.byte	4,0,2,35,0,0,36
	.byte	'Ifx_GTM_INOUTSEL_DSADC_INSEL_Bits',0,18,167,22,3
	.word	187558
	.byte	11
	.byte	'_Ifx_GTM_INOUTSEL_DSADC_OUTSEL_Bits',0,18,170,22,16,4,12
	.byte	'SEL0',0,4
	.word	476
	.byte	3,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	5,24,2,35,0,12
	.byte	'SEL2',0,4
	.word	476
	.byte	3,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'SEL3',0,4
	.word	476
	.byte	3,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	476
	.byte	17,0,2,35,0,0,36
	.byte	'Ifx_GTM_INOUTSEL_DSADC_OUTSEL_Bits',0,18,178,22,3
	.word	187787
	.byte	11
	.byte	'_Ifx_GTM_INOUTSEL_PSI5_OUTSEL0_Bits',0,18,181,22,16,4,12
	.byte	'SEL0',0,4
	.word	476
	.byte	4,28,2,35,0,12
	.byte	'SEL1',0,4
	.word	476
	.byte	4,24,2,35,0,12
	.byte	'SEL2',0,4
	.word	476
	.byte	4,20,2,35,0,12
	.byte	'SEL3',0,4
	.word	476
	.byte	4,16,2,35,0,12
	.byte	'SEL4',0,4
	.word	476
	.byte	4,12,2,35,0,12
	.byte	'SEL5',0,4
	.word	476
	.byte	4,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_INOUTSEL_PSI5_OUTSEL0_Bits',0,18,190,22,3
	.word	187990
	.byte	11
	.byte	'_Ifx_GTM_INOUTSEL_PSI5S_OUTSEL_Bits',0,18,193,22,16,4,12
	.byte	'SEL0',0,4
	.word	476
	.byte	4,28,2,35,0,12
	.byte	'SEL1',0,4
	.word	476
	.byte	4,24,2,35,0,12
	.byte	'SEL2',0,4
	.word	476
	.byte	4,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	476
	.byte	4,16,2,35,0,12
	.byte	'SEL4',0,4
	.word	476
	.byte	4,12,2,35,0,12
	.byte	'SEL5',0,4
	.word	476
	.byte	4,8,2,35,0,12
	.byte	'SEL6',0,4
	.word	476
	.byte	4,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	476
	.byte	4,0,2,35,0,0,36
	.byte	'Ifx_GTM_INOUTSEL_PSI5S_OUTSEL_Bits',0,18,203,22,3
	.word	188196
	.byte	11
	.byte	'_Ifx_GTM_INOUTSEL_T_OUTSEL_Bits',0,18,206,22,16,4,12
	.byte	'SEL0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'SEL1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'SEL2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'SEL3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'SEL4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'SEL5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'SEL6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'SEL7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'SEL8',0,4
	.word	476
	.byte	2,14,2,35,0,12
	.byte	'SEL9',0,4
	.word	476
	.byte	2,12,2,35,0,12
	.byte	'SEL10',0,4
	.word	476
	.byte	2,10,2,35,0,12
	.byte	'SEL11',0,4
	.word	476
	.byte	2,8,2,35,0,12
	.byte	'SEL12',0,4
	.word	476
	.byte	2,6,2,35,0,12
	.byte	'SEL13',0,4
	.word	476
	.byte	2,4,2,35,0,12
	.byte	'SEL14',0,4
	.word	476
	.byte	2,2,2,35,0,12
	.byte	'SEL15',0,4
	.word	476
	.byte	2,0,2,35,0,0,36
	.byte	'Ifx_GTM_INOUTSEL_T_OUTSEL_Bits',0,18,224,22,3
	.word	188425
	.byte	11
	.byte	'_Ifx_GTM_INOUTSEL_TIM_INSEL_Bits',0,18,227,22,16,4,12
	.byte	'CH0SEL',0,4
	.word	476
	.byte	4,28,2,35,0,12
	.byte	'CH1SEL',0,4
	.word	476
	.byte	4,24,2,35,0,12
	.byte	'CH2SEL',0,4
	.word	476
	.byte	4,20,2,35,0,12
	.byte	'CH3SEL',0,4
	.word	476
	.byte	4,16,2,35,0,12
	.byte	'CH4SEL',0,4
	.word	476
	.byte	4,12,2,35,0,12
	.byte	'CH5SEL',0,4
	.word	476
	.byte	4,8,2,35,0,12
	.byte	'CH6SEL',0,4
	.word	476
	.byte	4,4,2,35,0,12
	.byte	'CH7SEL',0,4
	.word	476
	.byte	4,0,2,35,0,0,36
	.byte	'Ifx_GTM_INOUTSEL_TIM_INSEL_Bits',0,18,237,22,3
	.word	188766
	.byte	11
	.byte	'_Ifx_GTM_IRQ_EN_Bits',0,18,240,22,16,4,12
	.byte	'AEI_TO_XPT_IRQ_EN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'AEI_USP_ADDR_IRQ_EN',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'AEI_IM_ADDR_IRQ_EN',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'AEI_USP_BE_IRQ_EN',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_GTM_IRQ_EN_Bits',0,18,247,22,3
	.word	188991
	.byte	11
	.byte	'_Ifx_GTM_IRQ_FORCINT_Bits',0,18,250,22,16,4,12
	.byte	'TRG_AEI_TO_XPT',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'TRG_AEI_USP_ADDR',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'TRG_AEI_IM_ADDR',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'TRG_AEI_USP_BE',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_GTM_IRQ_FORCINT_Bits',0,18,129,23,3
	.word	189189
	.byte	11
	.byte	'_Ifx_GTM_IRQ_MODE_Bits',0,18,132,23,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_GTM_IRQ_MODE_Bits',0,18,136,23,3
	.word	189385
	.byte	11
	.byte	'_Ifx_GTM_IRQ_NOTIFY_Bits',0,18,139,23,16,4,12
	.byte	'AEI_TO_XPT',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'AEI_USP_ADDR',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'AEI_IM_ADDR',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'AEI_USP_BE',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_GTM_IRQ_NOTIFY_Bits',0,18,146,23,3
	.word	189488
	.byte	11
	.byte	'_Ifx_GTM_KRST0_Bits',0,18,149,23,16,4,12
	.byte	'RST',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'RSTSTAT',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_GTM_KRST0_Bits',0,18,154,23,3
	.word	189666
	.byte	11
	.byte	'_Ifx_GTM_KRST1_Bits',0,18,157,23,16,4,12
	.byte	'RST',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	476
	.byte	31,0,2,35,0,0,36
	.byte	'Ifx_GTM_KRST1_Bits',0,18,161,23,3
	.word	189777
	.byte	11
	.byte	'_Ifx_GTM_KRSTCLR_Bits',0,18,164,23,16,4,12
	.byte	'CLR',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	476
	.byte	31,0,2,35,0,0,36
	.byte	'Ifx_GTM_KRSTCLR_Bits',0,18,168,23,3
	.word	189869
	.byte	11
	.byte	'_Ifx_GTM_MAP_CTRL_Bits',0,18,171,23,16,4,12
	.byte	'TSEL',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'SSL',0,4
	.word	476
	.byte	3,28,2,35,0,12
	.byte	'LSEL',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	476
	.byte	11,16,2,35,0,12
	.byte	'TSPP0_EN',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'TSPP0_DLD',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	476
	.byte	2,12,2,35,0,12
	.byte	'TSPP0_I0V',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'TSPP0_I1V',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'TSPP0_I2V',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'TSPP1_EN',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'TSPP1_DLD',0,4
	.word	476
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	476
	.byte	2,4,2,35,0,12
	.byte	'TSPP1_I0V',0,4
	.word	476
	.byte	1,3,2,35,0,12
	.byte	'TSPP1_I1V',0,4
	.word	476
	.byte	1,2,2,35,0,12
	.byte	'TSPP1_I2V',0,4
	.word	476
	.byte	1,1,2,35,0,12
	.byte	'reserved_31',0,4
	.word	476
	.byte	1,0,2,35,0,0,36
	.byte	'Ifx_GTM_MAP_CTRL_Bits',0,18,191,23,3
	.word	189965
	.byte	11
	.byte	'_Ifx_GTM_MCFG_CTRL_Bits',0,18,194,23,16,4,12
	.byte	'MEM0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'MEM1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'MEM2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	476
	.byte	26,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCFG_CTRL_Bits',0,18,200,23,3
	.word	190395
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH0_CTRG_Bits',0,18,203,23,16,4,12
	.byte	'TRG0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'TRG1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'TRG2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'TRG3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'TRG4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'TRG5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'TRG6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'TRG7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'TRG8',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'TRG9',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'TRG10',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'TRG11',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'TRG12',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'TRG13',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'TRG14',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'TRG15',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH0_CTRG_Bits',0,18,222,23,3
	.word	190528
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH0_STRG_Bits',0,18,225,23,16,4,12
	.byte	'TRG0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'TRG1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'TRG2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'TRG3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'TRG4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'TRG5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'TRG6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'TRG7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'TRG8',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'TRG9',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'TRG10',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'TRG11',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'TRG12',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'TRG13',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'TRG14',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'TRG15',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH0_STRG_Bits',0,18,244,23,3
	.word	190882
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_ACB_Bits',0,18,247,23,16,4,12
	.byte	'ACB0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'ACB1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'ACB2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'ACB3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'ACB4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	476
	.byte	27,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_ACB_Bits',0,18,255,23,3
	.word	191236
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_CTRL_Bits',0,18,130,24,16,4,12
	.byte	'EN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'IRQ',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'ERR',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'CY',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'Z',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'V',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'N',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'CAT',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'CWT',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	476
	.byte	6,16,2,35,0,12
	.byte	'SP_CNT',0,4
	.word	476
	.byte	3,13,2,35,0,12
	.byte	'reserved_19',0,4
	.word	476
	.byte	13,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_CTRL_Bits',0,18,145,24,3
	.word	191403
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_EIRQ_EN_Bits',0,18,148,24,16,4,12
	.byte	'MCS_EIRQ_EN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'STK_ERR_EIRQ_EN',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'MEM_ERR_EIRQ_EN',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	29,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_EIRQ_EN_Bits',0,18,154,24,3
	.word	191683
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_IRQ_EN_Bits',0,18,157,24,16,4,12
	.byte	'MCS_IRQ_EN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'STK_ERR_IRQ_EN',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'MEM_ERR_IRQ_EN',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	29,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_IRQ_EN_Bits',0,18,163,24,3
	.word	191855
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_IRQ_FORCINT_Bits',0,18,166,24,16,4,12
	.byte	'TRG_MCS_IRQ',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'TRG_STK_ERR_IRQ',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'TRG_MEM_ERR_IRQ',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	29,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_IRQ_FORCINT_Bits',0,18,172,24,3
	.word	192022
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_IRQ_MODE_Bits',0,18,175,24,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_IRQ_MODE_Bits',0,18,179,24,3
	.word	192202
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_IRQ_NOTIFY_Bits',0,18,182,24,16,4,12
	.byte	'MCS_IRQ',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'STK_ERR_IRQ',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'MEM_ERR_IRQ',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	29,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_IRQ_NOTIFY_Bits',0,18,188,24,3
	.word	192319
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_PC_Bits',0,18,191,24,16,4,12
	.byte	'PC',0,4
	.word	476
	.byte	14,18,2,35,0,12
	.byte	'reserved_14',0,4
	.word	476
	.byte	18,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_PC_Bits',0,18,195,24,3
	.word	192485
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_R0_Bits',0,18,198,24,16,4,12
	.byte	'DATA',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_R0_Bits',0,18,202,24,3
	.word	192585
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_R1_Bits',0,18,205,24,16,4,12
	.byte	'DATA',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_R1_Bits',0,18,209,24,3
	.word	192687
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_R2_Bits',0,18,212,24,16,4,12
	.byte	'DATA',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_R2_Bits',0,18,216,24,3
	.word	192789
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_R3_Bits',0,18,219,24,16,4,12
	.byte	'DATA',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_R3_Bits',0,18,223,24,3
	.word	192891
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_R4_Bits',0,18,226,24,16,4,12
	.byte	'DATA',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_R4_Bits',0,18,230,24,3
	.word	192993
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_R5_Bits',0,18,233,24,16,4,12
	.byte	'DATA',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_R5_Bits',0,18,237,24,3
	.word	193095
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_R6_Bits',0,18,240,24,16,4,12
	.byte	'DATA',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_R6_Bits',0,18,244,24,3
	.word	193197
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_R7_Bits',0,18,247,24,16,4,12
	.byte	'DATA',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_R7_Bits',0,18,251,24,3
	.word	193299
	.byte	11
	.byte	'_Ifx_GTM_MCS_CTRL_Bits',0,18,254,24,16,4,12
	.byte	'SCHED',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'HLT_SP_OFL',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	14,16,2,35,0,12
	.byte	'RAM_RST',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	476
	.byte	15,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CTRL_Bits',0,18,133,25,3
	.word	193401
	.byte	11
	.byte	'_Ifx_GTM_MCS_ERR_Bits',0,18,136,25,16,4,12
	.byte	'ERR0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'ERR1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'ERR2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'ERR3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'ERR4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'ERR5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'ERR6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'ERR7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	476
	.byte	24,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_ERR_Bits',0,18,147,25,3
	.word	193565
	.byte	11
	.byte	'_Ifx_GTM_MCS_RST_Bits',0,18,150,25,16,4,12
	.byte	'RST0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'RST1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'RST2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'RST3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'RST4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'RST5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'RST6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'RST7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'CAT0',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'CAT1',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'CAT2',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'CAT3',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'CAT4',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'CAT5',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'CAT6',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'CAT7',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'CWT0',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'CWT1',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'CWT2',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'CWT3',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'CWT4',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'CWT5',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'CWT6',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'CWT7',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_RST_Bits',0,18,177,25,3
	.word	193774
	.byte	11
	.byte	'_Ifx_GTM_MCSINTCLR_Bits',0,18,180,25,16,4,12
	.byte	'MCS000',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'MCS001',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'MCS010',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'MCS011',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'MCS100',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'MCS101',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'MCS110',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'MCS111',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'MCS200',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'MCS201',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'MCS210',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'MCS211',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	476
	.byte	20,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCSINTCLR_Bits',0,18,195,25,3
	.word	194240
	.byte	11
	.byte	'_Ifx_GTM_MCSINTSTAT_Bits',0,18,198,25,16,4,12
	.byte	'MCS000',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'MCS001',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'MCS010',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'MCS011',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'MCS100',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'MCS101',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'MCS110',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'MCS111',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'MCS200',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'MCS201',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'MCS210',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'MCS211',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	476
	.byte	20,0,2,35,0,0,36
	.byte	'Ifx_GTM_MCSINTSTAT_Bits',0,18,213,25,3
	.word	194542
	.byte	11
	.byte	'_Ifx_GTM_MON_ACTIVITY_0_Bits',0,18,216,25,16,4,12
	.byte	'MCA_0_0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'MCA_0_1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'MCA_0_2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'MCA_0_3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'MCA_0_4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'MCA_0_5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'MCA_0_6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'MCA_0_7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'MCA_1_0',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'MCA_1_1',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'MCA_1_2',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'MCA_1_3',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'MCA_1_4',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'MCA_1_5',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'MCA_1_6',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'MCA_1_7',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'MCA_2_0',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'MCA_2_1',0,4
	.word	476
	.byte	1,14,2,35,0,12
	.byte	'MCA_2_2',0,4
	.word	476
	.byte	1,13,2,35,0,12
	.byte	'MCA_2_3',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'MCA_2_4',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'MCA_2_5',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'MCA_2_6',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'MCA_2_7',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_MON_ACTIVITY_0_Bits',0,18,243,25,3
	.word	194846
	.byte	11
	.byte	'_Ifx_GTM_MON_STATUS_Bits',0,18,246,25,16,4,12
	.byte	'ACT_CMU0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'ACT_CMU1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'ACT_CMU2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'ACT_CMU3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'ACT_CMU4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'ACT_CMU5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'ACT_CMU6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'ACT_CMU7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'ACT_CMUFX0',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'ACT_CMUFX1',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'ACT_CMUFX2',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'ACT_CMUFX3',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'ACT_CMUFX4',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	3,16,2,35,0,12
	.byte	'CMP_ERR',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	476
	.byte	3,12,2,35,0,12
	.byte	'MCS0_ERR',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'MCS1_ERR',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'MCS2_ERR',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	476
	.byte	9,0,2,35,0,0,36
	.byte	'Ifx_GTM_MON_STATUS_Bits',0,18,140,26,3
	.word	195398
	.byte	11
	.byte	'_Ifx_GTM_MSC0INLEXTCON_Bits',0,18,143,26,16,4,12
	.byte	'SEL0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'SEL1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'SEL2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'SEL3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'SEL4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'SEL5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'SEL6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'SEL7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'SEL8',0,4
	.word	476
	.byte	2,14,2,35,0,12
	.byte	'SEL9',0,4
	.word	476
	.byte	2,12,2,35,0,12
	.byte	'SEL10',0,4
	.word	476
	.byte	2,10,2,35,0,12
	.byte	'SEL11',0,4
	.word	476
	.byte	2,8,2,35,0,12
	.byte	'SEL12',0,4
	.word	476
	.byte	2,6,2,35,0,12
	.byte	'SEL13',0,4
	.word	476
	.byte	2,4,2,35,0,12
	.byte	'SEL14',0,4
	.word	476
	.byte	2,2,2,35,0,12
	.byte	'SEL15',0,4
	.word	476
	.byte	2,0,2,35,0,0,36
	.byte	'Ifx_GTM_MSC0INLEXTCON_Bits',0,18,161,26,3
	.word	195881
	.byte	11
	.byte	'_Ifx_GTM_MSCIN_INHCON_Bits',0,18,164,26,16,4,12
	.byte	'SEL0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'SEL1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'SEL2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'SEL3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'SEL4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'SEL5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'SEL6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'SEL7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'SEL8',0,4
	.word	476
	.byte	2,14,2,35,0,12
	.byte	'SEL9',0,4
	.word	476
	.byte	2,12,2,35,0,12
	.byte	'SEL10',0,4
	.word	476
	.byte	2,10,2,35,0,12
	.byte	'SEL11',0,4
	.word	476
	.byte	2,8,2,35,0,12
	.byte	'SEL12',0,4
	.word	476
	.byte	2,6,2,35,0,12
	.byte	'SEL13',0,4
	.word	476
	.byte	2,4,2,35,0,12
	.byte	'SEL14',0,4
	.word	476
	.byte	2,2,2,35,0,12
	.byte	'SEL15',0,4
	.word	476
	.byte	2,0,2,35,0,0,36
	.byte	'Ifx_GTM_MSCIN_INHCON_Bits',0,18,182,26,3
	.word	196214
	.byte	11
	.byte	'_Ifx_GTM_MSCIN_INLCON_Bits',0,18,185,26,16,4,12
	.byte	'SEL0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'SEL1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'SEL2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'SEL3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'SEL4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'SEL5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'SEL6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'SEL7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'SEL8',0,4
	.word	476
	.byte	2,14,2,35,0,12
	.byte	'SEL9',0,4
	.word	476
	.byte	2,12,2,35,0,12
	.byte	'SEL10',0,4
	.word	476
	.byte	2,10,2,35,0,12
	.byte	'SEL11',0,4
	.word	476
	.byte	2,8,2,35,0,12
	.byte	'SEL12',0,4
	.word	476
	.byte	2,6,2,35,0,12
	.byte	'SEL13',0,4
	.word	476
	.byte	2,4,2,35,0,12
	.byte	'SEL14',0,4
	.word	476
	.byte	2,2,2,35,0,12
	.byte	'SEL15',0,4
	.word	476
	.byte	2,0,2,35,0,0,36
	.byte	'Ifx_GTM_MSCIN_INLCON_Bits',0,18,203,26,3
	.word	196545
	.byte	11
	.byte	'_Ifx_GTM_MSCSET_CON0_Bits',0,18,206,26,16,4,12
	.byte	'SEL0',0,4
	.word	476
	.byte	5,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	476
	.byte	3,24,2,35,0,12
	.byte	'SEL1',0,4
	.word	476
	.byte	5,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	3,16,2,35,0,12
	.byte	'SEL2',0,4
	.word	476
	.byte	5,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	476
	.byte	3,8,2,35,0,12
	.byte	'SEL3',0,4
	.word	476
	.byte	5,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	476
	.byte	3,0,2,35,0,0,36
	.byte	'Ifx_GTM_MSCSET_CON0_Bits',0,18,216,26,3
	.word	196876
	.byte	11
	.byte	'_Ifx_GTM_MSCSET_CON1_Bits',0,18,219,26,16,4,12
	.byte	'SEL4',0,4
	.word	476
	.byte	5,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	476
	.byte	3,24,2,35,0,12
	.byte	'SEL5',0,4
	.word	476
	.byte	5,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	3,16,2,35,0,12
	.byte	'SEL6',0,4
	.word	476
	.byte	5,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	476
	.byte	3,8,2,35,0,12
	.byte	'SEL7',0,4
	.word	476
	.byte	5,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	476
	.byte	3,0,2,35,0,0,36
	.byte	'Ifx_GTM_MSCSET_CON1_Bits',0,18,229,26,3
	.word	197098
	.byte	11
	.byte	'_Ifx_GTM_MSCSET_CON2_Bits',0,18,232,26,16,4,12
	.byte	'SEL8',0,4
	.word	476
	.byte	5,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	476
	.byte	3,24,2,35,0,12
	.byte	'SEL9',0,4
	.word	476
	.byte	5,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	3,16,2,35,0,12
	.byte	'SEL10',0,4
	.word	476
	.byte	5,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	476
	.byte	3,8,2,35,0,12
	.byte	'SEL11',0,4
	.word	476
	.byte	5,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	476
	.byte	3,0,2,35,0,0,36
	.byte	'Ifx_GTM_MSCSET_CON2_Bits',0,18,242,26,3
	.word	197320
	.byte	11
	.byte	'_Ifx_GTM_MSCSET_CON3_Bits',0,18,245,26,16,4,12
	.byte	'SEL12',0,4
	.word	476
	.byte	5,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	476
	.byte	3,24,2,35,0,12
	.byte	'SEL13',0,4
	.word	476
	.byte	5,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	476
	.byte	3,16,2,35,0,12
	.byte	'SEL14',0,4
	.word	476
	.byte	5,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	476
	.byte	3,8,2,35,0,12
	.byte	'SEL15',0,4
	.word	476
	.byte	5,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	476
	.byte	3,0,2,35,0,0,36
	.byte	'Ifx_GTM_MSCSET_CON3_Bits',0,18,255,26,3
	.word	197544
	.byte	11
	.byte	'_Ifx_GTM_OCS_Bits',0,18,130,27,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'SUS',0,4
	.word	476
	.byte	4,4,2,35,0,12
	.byte	'SUS_P',0,4
	.word	476
	.byte	1,3,2,35,0,12
	.byte	'SUSSTA',0,4
	.word	476
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	476
	.byte	2,0,2,35,0,0,36
	.byte	'Ifx_GTM_OCS_Bits',0,18,137,27,3
	.word	197770
	.byte	11
	.byte	'_Ifx_GTM_ODA_Bits',0,18,140,27,16,4,12
	.byte	'DDREN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'DREN',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_GTM_ODA_Bits',0,18,145,27,3
	.word	197916
	.byte	11
	.byte	'_Ifx_GTM_OTBU0T_Bits',0,18,148,27,16,4,12
	.byte	'CV',0,4
	.word	476
	.byte	27,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	476
	.byte	1,4,2,35,0,12
	.byte	'CM',0,4
	.word	476
	.byte	2,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	476
	.byte	2,0,2,35,0,0,36
	.byte	'Ifx_GTM_OTBU0T_Bits',0,18,154,27,3
	.word	198022
	.byte	11
	.byte	'_Ifx_GTM_OTBU1T_Bits',0,18,157,27,16,4,12
	.byte	'CV',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	4,4,2,35,0,12
	.byte	'EN',0,4
	.word	476
	.byte	1,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	476
	.byte	3,0,2,35,0,0,36
	.byte	'Ifx_GTM_OTBU1T_Bits',0,18,163,27,3
	.word	198153
	.byte	11
	.byte	'_Ifx_GTM_OTBU2T_Bits',0,18,166,27,16,4,12
	.byte	'CV',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	4,4,2,35,0,12
	.byte	'EN',0,4
	.word	476
	.byte	1,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	476
	.byte	3,0,2,35,0,0,36
	.byte	'Ifx_GTM_OTBU2T_Bits',0,18,172,27,3
	.word	198284
	.byte	11
	.byte	'_Ifx_GTM_OTSC0_Bits',0,18,175,27,16,4,12
	.byte	'B0LMT',0,4
	.word	476
	.byte	3,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'B0LMI',0,4
	.word	476
	.byte	4,24,2,35,0,12
	.byte	'B0HMT',0,4
	.word	476
	.byte	3,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'B0HMI',0,4
	.word	476
	.byte	4,16,2,35,0,12
	.byte	'B1LMT',0,4
	.word	476
	.byte	3,13,2,35,0,12
	.byte	'reserved_19',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'B1LMI',0,4
	.word	476
	.byte	4,8,2,35,0,12
	.byte	'B1HMT',0,4
	.word	476
	.byte	3,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	476
	.byte	1,4,2,35,0,12
	.byte	'B1HMI',0,4
	.word	476
	.byte	4,0,2,35,0,0,36
	.byte	'Ifx_GTM_OTSC0_Bits',0,18,189,27,3
	.word	198415
	.byte	11
	.byte	'_Ifx_GTM_OTSC1_Bits',0,18,192,27,16,4,12
	.byte	'MCS',0,4
	.word	476
	.byte	4,28,2,35,0,12
	.byte	'MI',0,4
	.word	476
	.byte	4,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'MOE',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	476
	.byte	22,0,2,35,0,0,36
	.byte	'Ifx_GTM_OTSC1_Bits',0,18,199,27,3
	.word	198697
	.byte	11
	.byte	'_Ifx_GTM_OTSS_Bits',0,18,202,27,16,4,12
	.byte	'OTGB0',0,4
	.word	476
	.byte	4,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	476
	.byte	4,24,2,35,0,12
	.byte	'OTGB1',0,4
	.word	476
	.byte	4,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	476
	.byte	4,16,2,35,0,12
	.byte	'OTGB2',0,4
	.word	476
	.byte	4,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	476
	.byte	12,0,2,35,0,0,36
	.byte	'Ifx_GTM_OTSS_Bits',0,18,210,27,3
	.word	198841
	.byte	11
	.byte	'_Ifx_GTM_REV_Bits',0,18,213,27,16,4,12
	.byte	'STEP',0,4
	.word	476
	.byte	8,24,2,35,0,12
	.byte	'NO',0,4
	.word	476
	.byte	4,20,2,35,0,12
	.byte	'MINOR',0,4
	.word	476
	.byte	4,16,2,35,0,12
	.byte	'MAJOR',0,4
	.word	476
	.byte	4,12,2,35,0,12
	.byte	'DEV_CODE0',0,4
	.word	476
	.byte	4,8,2,35,0,12
	.byte	'DEV_CODE1',0,4
	.word	476
	.byte	4,4,2,35,0,12
	.byte	'DEV_CODE2',0,4
	.word	476
	.byte	4,0,2,35,0,0,36
	.byte	'Ifx_GTM_REV_Bits',0,18,222,27,3
	.word	199013
	.byte	11
	.byte	'_Ifx_GTM_RST_Bits',0,18,225,27,16,4,12
	.byte	'RST',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	476
	.byte	31,0,2,35,0,0,36
	.byte	'Ifx_GTM_RST_Bits',0,18,229,27,3
	.word	199191
	.byte	11
	.byte	'_Ifx_GTM_SPE_CMP_Bits',0,18,232,27,16,4,12
	.byte	'CMP',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_CMP_Bits',0,18,236,27,3
	.word	199279
	.byte	11
	.byte	'_Ifx_GTM_SPE_CNT_Bits',0,18,239,27,16,4,12
	.byte	'CNT',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_CNT_Bits',0,18,243,27,3
	.word	199376
	.byte	11
	.byte	'_Ifx_GTM_SPE_CTRL_STAT_Bits',0,18,246,27,16,4,12
	.byte	'SPE_EN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'SIE0',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'SIE1',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'SIE2',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'TRIG_SEL',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'TIM_SEL',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'FSOM',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'SPE_PAT_PTR',0,4
	.word	476
	.byte	3,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'AIP',0,4
	.word	476
	.byte	3,17,2,35,0,12
	.byte	'ADIR',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'PIP',0,4
	.word	476
	.byte	3,13,2,35,0,12
	.byte	'PDIR',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'NIP',0,4
	.word	476
	.byte	3,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'FSOL',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_CTRL_STAT_Bits',0,18,136,28,3
	.word	199473
	.byte	11
	.byte	'_Ifx_GTM_SPE_EIRQ_EN_Bits',0,18,139,28,16,4,12
	.byte	'SPE_NIPD_EIRQ_EN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'SPE_DCHG_EIRQ_EN',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'SPE_PERR_EIRQ_EN',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'SPE_BIS_EIRQ_EN',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'SPE_RCMP_EIRQ_EN',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	476
	.byte	27,0,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_EIRQ_EN_Bits',0,18,147,28,3
	.word	199827
	.byte	11
	.byte	'_Ifx_GTM_SPE_IRQ_EN_Bits',0,18,150,28,16,4,12
	.byte	'SPE_NIPD_IRQ_EN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'SPE_DCHG_IRQ_EN',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'SPE_PERR_IRQ_EN',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'SPE_BIS_IRQ_EN',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'SPE_RCMP_IRQ_EN',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	476
	.byte	27,0,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_IRQ_EN_Bits',0,18,158,28,3
	.word	200055
	.byte	11
	.byte	'_Ifx_GTM_SPE_IRQ_FORCINT_Bits',0,18,161,28,16,4,12
	.byte	'TRG_SPE_NIPD',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'TRG_SPE_DCHG',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'TRG_SPE_PERR',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'TRG_SPE_BIS',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'TRG_SPE_RCMP',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	476
	.byte	27,0,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_IRQ_FORCINT_Bits',0,18,169,28,3
	.word	200276
	.byte	11
	.byte	'_Ifx_GTM_SPE_IRQ_MODE_Bits',0,18,172,28,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_IRQ_MODE_Bits',0,18,176,28,3
	.word	200492
	.byte	11
	.byte	'_Ifx_GTM_SPE_IRQ_NOTIFY_Bits',0,18,179,28,16,4,12
	.byte	'SPE_NIPD',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'SPE_DCHG',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'SPE_PERR',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'SPE_BIS',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'SPE_RCMP',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	476
	.byte	27,0,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_IRQ_NOTIFY_Bits',0,18,187,28,3
	.word	200603
	.byte	11
	.byte	'_Ifx_GTM_SPE_OUT_CTRL_Bits',0,18,190,28,16,4,12
	.byte	'SPE_OUT_CTRL',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_OUT_CTRL_Bits',0,18,194,28,3
	.word	200797
	.byte	11
	.byte	'_Ifx_GTM_SPE_OUT_PAT_Bits',0,18,197,28,16,4,12
	.byte	'SPE_OUT_PAT',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_OUT_PAT_Bits',0,18,201,28,3
	.word	200913
	.byte	11
	.byte	'_Ifx_GTM_SPE_PAT_Bits',0,18,204,28,16,4,12
	.byte	'IP0_VAL',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'IP0_PAT',0,4
	.word	476
	.byte	3,28,2,35,0,12
	.byte	'IP1_VAL',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'IP1_PAT',0,4
	.word	476
	.byte	3,24,2,35,0,12
	.byte	'IP2_VAL',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'IP2_PAT',0,4
	.word	476
	.byte	3,20,2,35,0,12
	.byte	'IP3_VAL',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'IP3_PAT',0,4
	.word	476
	.byte	3,16,2,35,0,12
	.byte	'IP4_VAL',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'IP4_PAT',0,4
	.word	476
	.byte	3,12,2,35,0,12
	.byte	'IP5_VAL',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'IP5_PAT',0,4
	.word	476
	.byte	3,8,2,35,0,12
	.byte	'IP6_VAL',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'IP6_PAT',0,4
	.word	476
	.byte	3,4,2,35,0,12
	.byte	'IP7_VAL',0,4
	.word	476
	.byte	1,3,2,35,0,12
	.byte	'IP7_PAT',0,4
	.word	476
	.byte	3,0,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_PAT_Bits',0,18,222,28,3
	.word	201026
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH0_BASE_Bits',0,18,225,28,16,4,12
	.byte	'BASE',0,4
	.word	476
	.byte	27,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	476
	.byte	5,0,2,35,0,0,36
	.byte	'Ifx_GTM_TBU_CH0_BASE_Bits',0,18,229,28,3
	.word	201389
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH0_CTRL_Bits',0,18,232,28,16,4,12
	.byte	'LOW_RES',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'CH_CLK_SRC',0,4
	.word	476
	.byte	3,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_GTM_TBU_CH0_CTRL_Bits',0,18,237,28,3
	.word	201497
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH1_BASE_Bits',0,18,240,28,16,4,12
	.byte	'BASE',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_TBU_CH1_BASE_Bits',0,18,244,28,3
	.word	201629
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH1_CTRL_Bits',0,18,247,28,16,4,12
	.byte	'CH_MODE',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'CH_CLK_SRC',0,4
	.word	476
	.byte	3,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_GTM_TBU_CH1_CTRL_Bits',0,18,252,28,3
	.word	201737
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH2_BASE_Bits',0,18,255,28,16,4,12
	.byte	'BASE',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_TBU_CH2_BASE_Bits',0,18,131,29,3
	.word	201869
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH2_CTRL_Bits',0,18,134,29,16,4,12
	.byte	'CH_MODE',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'CH_CLK_SRC',0,4
	.word	476
	.byte	3,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_GTM_TBU_CH2_CTRL_Bits',0,18,139,29,3
	.word	201977
	.byte	11
	.byte	'_Ifx_GTM_TBU_CHEN_Bits',0,18,142,29,16,4,12
	.byte	'ENDIS_CH0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'ENDIS_CH1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'ENDIS_CH2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	476
	.byte	26,0,2,35,0,0,36
	.byte	'Ifx_GTM_TBU_CHEN_Bits',0,18,148,29,3
	.word	202109
	.byte	11
	.byte	'_Ifx_GTM_TIM_AUX_IN_SRC_Bits',0,18,151,29,16,4,12
	.byte	'SRC_CH0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'SRC_CH1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'SRC_CH2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'SRC_CH3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'SRC_CH4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'SRC_CH5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'SRC_CH6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'SRC_CH7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	476
	.byte	24,0,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_AUX_IN_SRC_Bits',0,18,162,29,3
	.word	202255
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_CNT_Bits',0,18,165,29,16,4,12
	.byte	'CNT',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_CNT_Bits',0,18,169,29,3
	.word	202502
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_CNTS_Bits',0,18,172,29,16,4,12
	.byte	'CNTS',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'ECNT',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_CNTS_Bits',0,18,176,29,3
	.word	202605
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_CTRL_Bits',0,18,179,29,16,4,12
	.byte	'TIM_EN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'TIM_MODE',0,4
	.word	476
	.byte	3,28,2,35,0,12
	.byte	'OSM',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'ARU_EN',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'CICTRL',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'TBU0_SEL',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'GPR0_SEL',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'GPR1_SEL',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'CNTS_SEL',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'DSL',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'ISL',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'ECNT_RESET',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'FLT_EN',0,4
	.word	476
	.byte	1,15,2,35,0,12
	.byte	'FLT_CNT_FRQ',0,4
	.word	476
	.byte	2,13,2,35,0,12
	.byte	'EXT_CAP_EN',0,4
	.word	476
	.byte	1,12,2,35,0,12
	.byte	'FLT_MODE_RE',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'FLT_CTR_RE',0,4
	.word	476
	.byte	1,10,2,35,0,12
	.byte	'FLT_MODE_FE',0,4
	.word	476
	.byte	1,9,2,35,0,12
	.byte	'FLT_CTR_FE',0,4
	.word	476
	.byte	1,8,2,35,0,12
	.byte	'CLK_SEL',0,4
	.word	476
	.byte	3,5,2,35,0,12
	.byte	'FR_ECNT_OFL',0,4
	.word	476
	.byte	1,4,2,35,0,12
	.byte	'EGPR0_SEL',0,4
	.word	476
	.byte	1,3,2,35,0,12
	.byte	'EGPR1_SEL',0,4
	.word	476
	.byte	1,2,2,35,0,12
	.byte	'TOCTRL',0,4
	.word	476
	.byte	2,0,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_CTRL_Bits',0,18,205,29,3
	.word	202704
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_ECNT_Bits',0,18,208,29,16,4,12
	.byte	'ECNT',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_ECNT_Bits',0,18,212,29,3
	.word	203247
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_ECTRL_Bits',0,18,215,29,16,4,12
	.byte	'EXT_CAP_SRC',0,4
	.word	476
	.byte	3,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	29,0,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_ECTRL_Bits',0,18,219,29,3
	.word	203353
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_EIRQ_EN_Bits',0,18,222,29,16,4,12
	.byte	'NEWVAL_EIRQ_EN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'ECNTOFL_EIRQ_EN',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'CNTOFL_EIRQ_EN',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'GPROFL_EIRQ_EN',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'TODET_EIRQ_EN',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'GLITCHDET_EIRQ_EN',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	476
	.byte	26,0,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_EIRQ_EN_Bits',0,18,231,29,3
	.word	203467
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_FLT_FE_Bits',0,18,234,29,16,4,12
	.byte	'FLT_FE',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_FLT_FE_Bits',0,18,238,29,3
	.word	203721
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_FLT_RE_Bits',0,18,241,29,16,4,12
	.byte	'FLT_RE',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_FLT_RE_Bits',0,18,245,29,3
	.word	203833
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_GPR0_Bits',0,18,248,29,16,4,12
	.byte	'GPR0',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'ECNT',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_GPR0_Bits',0,18,252,29,3
	.word	203945
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_GPR1_Bits',0,18,255,29,16,4,12
	.byte	'GPR1',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'ECNT',0,4
	.word	476
	.byte	8,0,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_GPR1_Bits',0,18,131,30,3
	.word	204044
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_IRQ_EN_Bits',0,18,134,30,16,4,12
	.byte	'NEWVAL_IRQ_EN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'ECNTOFL_IRQ_EN',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'CNTOFL_IRQ_EN',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'GPROFL_IRQ_EN',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'TODET_IRQ_EN',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'GLITCHDET_IRQ_EN',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	476
	.byte	26,0,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_IRQ_EN_Bits',0,18,143,30,3
	.word	204143
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_IRQ_FORCINT_Bits',0,18,146,30,16,4,12
	.byte	'TRG_NEWVAL',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'TRG_ECNTOFL',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'TRG_CNTOFL',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'TRG_GPROFL',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'TRG_TODET',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'TRG_GLITCHDET',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	476
	.byte	26,0,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_IRQ_FORCINT_Bits',0,18,155,30,3
	.word	204389
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_IRQ_MODE_Bits',0,18,158,30,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_IRQ_MODE_Bits',0,18,162,30,3
	.word	204627
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_IRQ_NOTIFY_Bits',0,18,165,30,16,4,12
	.byte	'NEWVAL',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'ECNTOFL',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'CNTOFL',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'GPROFL',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'TODET',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'GLITCHDET',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	476
	.byte	26,0,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_IRQ_NOTIFY_Bits',0,18,174,30,3
	.word	204744
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_TDUC_Bits',0,18,177,30,16,4,12
	.byte	'TO_CNT',0,4
	.word	476
	.byte	8,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	476
	.byte	24,0,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_TDUC_Bits',0,18,181,30,3
	.word	204956
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_TDUV_Bits',0,18,184,30,16,4,12
	.byte	'TOV',0,4
	.word	476
	.byte	8,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	476
	.byte	20,4,2,35,0,12
	.byte	'TCS',0,4
	.word	476
	.byte	3,1,2,35,0,12
	.byte	'reserved_31',0,4
	.word	476
	.byte	1,0,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_TDUV_Bits',0,18,190,30,3
	.word	205063
	.byte	11
	.byte	'_Ifx_GTM_TIM_IN_SRC_Bits',0,18,193,30,16,4,12
	.byte	'VAL_0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'MODE_0',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'VAL_1',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'MODE_1',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'VAL_2',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'MODE_2',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'VAL_3',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'MODE_3',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'VAL_4',0,4
	.word	476
	.byte	2,14,2,35,0,12
	.byte	'MODE_4',0,4
	.word	476
	.byte	2,12,2,35,0,12
	.byte	'VAL_5',0,4
	.word	476
	.byte	2,10,2,35,0,12
	.byte	'MODE_5',0,4
	.word	476
	.byte	2,8,2,35,0,12
	.byte	'VAL_6',0,4
	.word	476
	.byte	2,6,2,35,0,12
	.byte	'MODE_6',0,4
	.word	476
	.byte	2,4,2,35,0,12
	.byte	'VAL_7',0,4
	.word	476
	.byte	2,2,2,35,0,12
	.byte	'MODE_7',0,4
	.word	476
	.byte	2,0,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_IN_SRC_Bits',0,18,211,30,3
	.word	205205
	.byte	11
	.byte	'_Ifx_GTM_TIM_RST_Bits',0,18,214,30,16,4,12
	.byte	'RST_CH0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'RST_CH1',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'RST_CH2',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'RST_CH3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'RST_CH4',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'RST_CH5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'RST_CH6',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'RST_CH7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	476
	.byte	24,0,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_RST_Bits',0,18,225,30,3
	.word	205550
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_CM0_Bits',0,18,228,30,16,4,12
	.byte	'CM0',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_CM0_Bits',0,18,232,30,3
	.word	205783
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_CM1_Bits',0,18,235,30,16,4,12
	.byte	'CM1',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_CM1_Bits',0,18,239,30,3
	.word	205886
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_CN0_Bits',0,18,242,30,16,4,12
	.byte	'CN0',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_CN0_Bits',0,18,246,30,3
	.word	205989
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_CTRL_Bits',0,18,249,30,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	11,21,2,35,0,12
	.byte	'SL',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'CLK_SRC_SR',0,4
	.word	476
	.byte	3,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	476
	.byte	5,12,2,35,0,12
	.byte	'RST_CCU0',0,4
	.word	476
	.byte	1,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	476
	.byte	3,8,2,35,0,12
	.byte	'TRIGOUT',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	476
	.byte	1,6,2,35,0,12
	.byte	'OSM',0,4
	.word	476
	.byte	1,5,2,35,0,12
	.byte	'BITREV',0,4
	.word	476
	.byte	1,4,2,35,0,12
	.byte	'SPEM',0,4
	.word	476
	.byte	1,3,2,35,0,12
	.byte	'GCM',0,4
	.word	476
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	476
	.byte	2,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_CTRL_Bits',0,18,136,31,3
	.word	206092
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_IRQ_EN_Bits',0,18,139,31,16,4,12
	.byte	'CCU0TC_IRQ_EN',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'CCU1TC_IRQ_EN',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_IRQ_EN_Bits',0,18,144,31,3
	.word	206412
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_IRQ_FORCINT_Bits',0,18,147,31,16,4,12
	.byte	'TRG_CCU0TC0',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'TRG_CCU1TC0',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_IRQ_FORCINT_Bits',0,18,152,31,3
	.word	206555
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_IRQ_MODE_Bits',0,18,155,31,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_IRQ_MODE_Bits',0,18,159,31,3
	.word	206704
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_IRQ_NOTIFY_Bits',0,18,162,31,16,4,12
	.byte	'CCU0TC',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'CCU1TC',0,4
	.word	476
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_IRQ_NOTIFY_Bits',0,18,167,31,3
	.word	206821
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_SR0_Bits',0,18,170,31,16,4,12
	.byte	'SR0',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_SR0_Bits',0,18,174,31,3
	.word	206958
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_SR1_Bits',0,18,177,31,16,4,12
	.byte	'SR1',0,4
	.word	476
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_SR1_Bits',0,18,181,31,3
	.word	207061
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_STAT_Bits',0,18,184,31,16,4,12
	.byte	'OL',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	476
	.byte	31,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_STAT_Bits',0,18,188,31,3
	.word	207164
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC0_ACT_TB_Bits',0,18,191,31,16,4,12
	.byte	'ACT_TB',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'TB_TRIG',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'TBU_SEL',0,4
	.word	476
	.byte	2,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	476
	.byte	5,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC0_ACT_TB_Bits',0,18,197,31,3
	.word	207267
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC0_ENDIS_CTRL_Bits',0,18,200,31,16,4,12
	.byte	'ENDIS_CTRL0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'ENDIS_CTRL1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'ENDIS_CTRL2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'ENDIS_CTRL3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'ENDIS_CTRL4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'ENDIS_CTRL5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'ENDIS_CTRL6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'ENDIS_CTRL7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC0_ENDIS_CTRL_Bits',0,18,211,31,3
	.word	207421
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC0_ENDIS_STAT_Bits',0,18,214,31,16,4,12
	.byte	'ENDIS_STAT0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'ENDIS_STAT1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'ENDIS_STAT2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'ENDIS_STAT3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'ENDIS_STAT4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'ENDIS_STAT5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'ENDIS_STAT6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'ENDIS_STAT7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC0_ENDIS_STAT_Bits',0,18,225,31,3
	.word	207711
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC0_FUPD_CTRL_Bits',0,18,228,31,16,4,12
	.byte	'FUPD_CTRL0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'FUPD_CTRL1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'FUPD_CTRL2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'FUPD_CTRL3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'FUPD_CTRL4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'FUPD_CTRL5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'FUPD_CTRL6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'FUPD_CTRL7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'RSTCN0_CH0',0,4
	.word	476
	.byte	2,14,2,35,0,12
	.byte	'RSTCN0_CH1',0,4
	.word	476
	.byte	2,12,2,35,0,12
	.byte	'RSTCN0_CH2',0,4
	.word	476
	.byte	2,10,2,35,0,12
	.byte	'RSTCN0_CH3',0,4
	.word	476
	.byte	2,8,2,35,0,12
	.byte	'RSTCN0_CH4',0,4
	.word	476
	.byte	2,6,2,35,0,12
	.byte	'RSTCN0_CH5',0,4
	.word	476
	.byte	2,4,2,35,0,12
	.byte	'RSTCN0_CH6',0,4
	.word	476
	.byte	2,2,2,35,0,12
	.byte	'RSTCN0_CH7',0,4
	.word	476
	.byte	2,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC0_FUPD_CTRL_Bits',0,18,246,31,3
	.word	208001
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC0_GLB_CTRL_Bits',0,18,249,31,16,4,12
	.byte	'HOST_TRIG',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	476
	.byte	7,24,2,35,0,12
	.byte	'RST_CH0',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'RST_CH1',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'RST_CH2',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'RST_CH3',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'RST_CH4',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'RST_CH5',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'RST_CH6',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'RST_CH7',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'UPEN_CTRL0',0,4
	.word	476
	.byte	2,14,2,35,0,12
	.byte	'UPEN_CTRL1',0,4
	.word	476
	.byte	2,12,2,35,0,12
	.byte	'UPEN_CTRL2',0,4
	.word	476
	.byte	2,10,2,35,0,12
	.byte	'UPEN_CTRL3',0,4
	.word	476
	.byte	2,8,2,35,0,12
	.byte	'UPEN_CTRL4',0,4
	.word	476
	.byte	2,6,2,35,0,12
	.byte	'UPEN_CTRL5',0,4
	.word	476
	.byte	2,4,2,35,0,12
	.byte	'UPEN_CTRL6',0,4
	.word	476
	.byte	2,2,2,35,0,12
	.byte	'UPEN_CTRL7',0,4
	.word	476
	.byte	2,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC0_GLB_CTRL_Bits',0,18,141,32,3
	.word	208434
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC0_INT_TRIG_Bits',0,18,144,32,16,4,12
	.byte	'INT_TRIG0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'INT_TRIG1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'INT_TRIG2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'INT_TRIG3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'INT_TRIG4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'INT_TRIG5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'INT_TRIG6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'INT_TRIG7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC0_INT_TRIG_Bits',0,18,155,32,3
	.word	208884
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC0_OUTEN_CTRL_Bits',0,18,158,32,16,4,12
	.byte	'OUTEN_CTRL0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'OUTEN_CTRL1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'OUTEN_CTRL2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'OUTEN_CTRL3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'OUTEN_CTRL4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'OUTEN_CTRL5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'OUTEN_CTRL6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'OUTEN_CTRL7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC0_OUTEN_CTRL_Bits',0,18,169,32,3
	.word	209154
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC0_OUTEN_STAT_Bits',0,18,172,32,16,4,12
	.byte	'OUTEN_STAT0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'OUTEN_STAT1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'OUTEN_STAT2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'OUTEN_STAT3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'OUTEN_STAT4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'OUTEN_STAT5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'OUTEN_STAT6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'OUTEN_STAT7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC0_OUTEN_STAT_Bits',0,18,183,32,3
	.word	209444
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC1_ACT_TB_Bits',0,18,186,32,16,4,12
	.byte	'ACT_TB',0,4
	.word	476
	.byte	24,8,2,35,0,12
	.byte	'TB_TRIG',0,4
	.word	476
	.byte	1,7,2,35,0,12
	.byte	'TBU_SEL',0,4
	.word	476
	.byte	2,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	476
	.byte	5,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC1_ACT_TB_Bits',0,18,192,32,3
	.word	209734
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC1_ENDIS_CTRL_Bits',0,18,195,32,16,4,12
	.byte	'ENDIS_CTRL0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'ENDIS_CTRL1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'ENDIS_CTRL2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'ENDIS_CTRL3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'ENDIS_CTRL4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'ENDIS_CTRL5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'ENDIS_CTRL6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'ENDIS_CTRL7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC1_ENDIS_CTRL_Bits',0,18,206,32,3
	.word	209888
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC1_ENDIS_STAT_Bits',0,18,209,32,16,4,12
	.byte	'ENDIS_STAT0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'ENDIS_STAT1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'ENDIS_STAT2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'ENDIS_STAT3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'ENDIS_STAT4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'ENDIS_STAT5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'ENDIS_STAT6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'ENDIS_STAT7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC1_ENDIS_STAT_Bits',0,18,220,32,3
	.word	210178
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC1_FUPD_CTRL_Bits',0,18,223,32,16,4,12
	.byte	'FUPD_CTRL0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'FUPD_CTRL1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'FUPD_CTRL2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'FUPD_CTRL3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'FUPD_CTRL4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'FUPD_CTRL5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'FUPD_CTRL6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'FUPD_CTRL7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'RSTCN0_CH0',0,4
	.word	476
	.byte	2,14,2,35,0,12
	.byte	'RSTCN0_CH1',0,4
	.word	476
	.byte	2,12,2,35,0,12
	.byte	'RSTCN0_CH2',0,4
	.word	476
	.byte	2,10,2,35,0,12
	.byte	'RSTCN0_CH3',0,4
	.word	476
	.byte	2,8,2,35,0,12
	.byte	'RSTCN0_CH4',0,4
	.word	476
	.byte	2,6,2,35,0,12
	.byte	'RSTCN0_CH5',0,4
	.word	476
	.byte	2,4,2,35,0,12
	.byte	'RSTCN0_CH6',0,4
	.word	476
	.byte	2,2,2,35,0,12
	.byte	'RSTCN0_CH7',0,4
	.word	476
	.byte	2,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC1_FUPD_CTRL_Bits',0,18,241,32,3
	.word	210468
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC1_GLB_CTRL_Bits',0,18,244,32,16,4,12
	.byte	'HOST_TRIG',0,4
	.word	476
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	476
	.byte	7,24,2,35,0,12
	.byte	'RST_CH0',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'RST_CH1',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'RST_CH2',0,4
	.word	476
	.byte	1,21,2,35,0,12
	.byte	'RST_CH3',0,4
	.word	476
	.byte	1,20,2,35,0,12
	.byte	'RST_CH4',0,4
	.word	476
	.byte	1,19,2,35,0,12
	.byte	'RST_CH5',0,4
	.word	476
	.byte	1,18,2,35,0,12
	.byte	'RST_CH6',0,4
	.word	476
	.byte	1,17,2,35,0,12
	.byte	'RST_CH7',0,4
	.word	476
	.byte	1,16,2,35,0,12
	.byte	'UPEN_CTRL0',0,4
	.word	476
	.byte	2,14,2,35,0,12
	.byte	'UPEN_CTRL1',0,4
	.word	476
	.byte	2,12,2,35,0,12
	.byte	'UPEN_CTRL2',0,4
	.word	476
	.byte	2,10,2,35,0,12
	.byte	'UPEN_CTRL3',0,4
	.word	476
	.byte	2,8,2,35,0,12
	.byte	'UPEN_CTRL4',0,4
	.word	476
	.byte	2,6,2,35,0,12
	.byte	'UPEN_CTRL5',0,4
	.word	476
	.byte	2,4,2,35,0,12
	.byte	'UPEN_CTRL6',0,4
	.word	476
	.byte	2,2,2,35,0,12
	.byte	'UPEN_CTRL7',0,4
	.word	476
	.byte	2,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC1_GLB_CTRL_Bits',0,18,136,33,3
	.word	210901
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC1_INT_TRIG_Bits',0,18,139,33,16,4,12
	.byte	'INT_TRIG0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'INT_TRIG1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'INT_TRIG2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'INT_TRIG3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'INT_TRIG4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'INT_TRIG5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'INT_TRIG6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'INT_TRIG7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC1_INT_TRIG_Bits',0,18,150,33,3
	.word	211351
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC1_OUTEN_CTRL_Bits',0,18,153,33,16,4,12
	.byte	'OUTEN_CTRL0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'OUTEN_CTRL1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'OUTEN_CTRL2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'OUTEN_CTRL3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'OUTEN_CTRL4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'OUTEN_CTRL5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'OUTEN_CTRL6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'OUTEN_CTRL7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC1_OUTEN_CTRL_Bits',0,18,164,33,3
	.word	211621
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC1_OUTEN_STAT_Bits',0,18,167,33,16,4,12
	.byte	'OUTEN_STAT0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'OUTEN_STAT1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'OUTEN_STAT2',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'OUTEN_STAT3',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'OUTEN_STAT4',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'OUTEN_STAT5',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'OUTEN_STAT6',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'OUTEN_STAT7',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC1_OUTEN_STAT_Bits',0,18,178,33,3
	.word	211911
	.byte	11
	.byte	'_Ifx_GTM_TRIGOUT_Bits',0,18,181,33,16,4,12
	.byte	'INT0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'INT1',0,4
	.word	476
	.byte	2,28,2,35,0,12
	.byte	'TRIG0',0,4
	.word	476
	.byte	2,26,2,35,0,12
	.byte	'TRIG1',0,4
	.word	476
	.byte	2,24,2,35,0,12
	.byte	'TRIG2',0,4
	.word	476
	.byte	2,22,2,35,0,12
	.byte	'TRIG3',0,4
	.word	476
	.byte	2,20,2,35,0,12
	.byte	'TRIG4',0,4
	.word	476
	.byte	2,18,2,35,0,12
	.byte	'TRIG5',0,4
	.word	476
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	476
	.byte	16,0,2,35,0,0,36
	.byte	'Ifx_GTM_TRIGOUT_Bits',0,18,192,33,3
	.word	212201
	.byte	13,18,200,33,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	142086
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ACCEN0',0,18,205,33,3
	.word	212417
	.byte	13,18,208,33,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	142643
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ACCEN1',0,18,213,33,3
	.word	212481
	.byte	13,18,216,33,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	142720
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ADCTRIG0OUT0',0,18,221,33,3
	.word	212545
	.byte	13,18,224,33,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	142890
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ADCTRIG1OUT0',0,18,229,33,3
	.word	212615
	.byte	13,18,232,33,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	143060
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_AEI_ADDR_XPT',0,18,237,33,3
	.word	212685
	.byte	13,18,240,33,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	143188
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_AFD_CH_BUF_ACC',0,18,245,33,3
	.word	212755
	.byte	13,18,248,33,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	143298
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_ARU_ACCESS',0,18,253,33,3
	.word	212827
	.byte	13,18,128,34,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	143464
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_DATA_H',0,18,133,34,3
	.word	212899
	.byte	13,18,136,34,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	143568
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_DATA_L',0,18,141,34,3
	.word	212967
	.byte	13,18,144,34,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	143672
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_DBG_ACCESS0',0,18,149,34,3
	.word	213035
	.byte	13,18,152,34,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	143785
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_DBG_ACCESS1',0,18,157,34,3
	.word	213108
	.byte	13,18,160,34,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	143898
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_DBG_DATA0_H',0,18,165,34,3
	.word	213181
	.byte	13,18,168,34,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	144012
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_DBG_DATA0_L',0,18,173,34,3
	.word	213254
	.byte	13,18,176,34,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	144126
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_DBG_DATA1_H',0,18,181,34,3
	.word	213327
	.byte	13,18,184,34,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	144240
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_DBG_DATA1_L',0,18,189,34,3
	.word	213400
	.byte	13,18,192,34,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	144354
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_IRQ_EN',0,18,197,34,3
	.word	213473
	.byte	13,18,200,34,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	144523
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_IRQ_FORCINT',0,18,205,34,3
	.word	213541
	.byte	13,18,208,34,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	144692
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_IRQ_MODE',0,18,213,34,3
	.word	213614
	.byte	13,18,216,34,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	144803
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ARU_IRQ_NOTIFY',0,18,221,34,3
	.word	213684
	.byte	36
	.byte	'Ifx_GTM_ATOM_AGC_ACT_TB',0,18,229,34,3
	.word	30606
	.byte	36
	.byte	'Ifx_GTM_ATOM_AGC_ENDIS_CTRL',0,18,237,34,3
	.word	30162
	.byte	36
	.byte	'Ifx_GTM_ATOM_AGC_ENDIS_STAT',0,18,245,34,3
	.word	30450
	.byte	36
	.byte	'Ifx_GTM_ATOM_AGC_FUPD_CTRL',0,18,253,34,3
	.word	31614
	.byte	36
	.byte	'Ifx_GTM_ATOM_AGC_GLB_CTRL',0,18,133,35,3
	.word	29874
	.byte	36
	.byte	'Ifx_GTM_ATOM_AGC_INT_TRIG',0,18,141,35,3
	.word	31884
	.byte	36
	.byte	'Ifx_GTM_ATOM_AGC_OUTEN_CTRL',0,18,149,35,3
	.word	30894
	.byte	36
	.byte	'Ifx_GTM_ATOM_AGC_OUTEN_STAT',0,18,157,35,3
	.word	31182
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_CM0',0,18,165,35,3
	.word	28184
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_CM1',0,18,173,35,3
	.word	28295
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_CN0',0,18,181,35,3
	.word	28406
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_CTRL',0,18,189,35,3
	.word	26580
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_IRQ_EN',0,18,197,35,3
	.word	28909
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_IRQ_FORCINT',0,18,205,35,3
	.word	29056
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_IRQ_MODE',0,18,213,35,3
	.word	29176
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_IRQ_NOTIFY',0,18,221,35,3
	.word	28761
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_RDADDR',0,18,229,35,3
	.word	26167
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_SOMC',0,18,237,35,3
	.word	26958
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_SOMI',0,18,245,35,3
	.word	27163
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_SOMP',0,18,253,35,3
	.word	27512
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_SOMS',0,18,133,36,3
	.word	27774
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_SR0',0,18,141,36,3
	.word	27962
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_SR1',0,18,149,36,3
	.word	28073
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH_STAT',0,18,157,36,3
	.word	28623
	.byte	13,18,160,36,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	145862
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_EIRQ_EN',0,18,165,36,3
	.word	214539
	.byte	13,18,168,36,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	146205
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_IRQ_EN',0,18,173,36,3
	.word	214608
	.byte	13,18,176,36,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	146546
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_IRQ_FORCINT',0,18,181,36,3
	.word	214676
	.byte	13,18,184,36,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	146910
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_IRQ_MODE',0,18,189,36,3
	.word	214749
	.byte	13,18,192,36,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	147021
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_IRQ_NOTIFY',0,18,197,36,3
	.word	214819
	.byte	13,18,200,36,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	147331
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_RST',0,18,205,36,3
	.word	214891
	.byte	13,18,208,36,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	147427
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC0_ADDR',0,18,213,36,3
	.word	214956
	.byte	13,18,216,36,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	147579
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC0_DEST',0,18,221,36,3
	.word	215027
	.byte	13,18,224,36,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	148148
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC10_ADDR',0,18,229,36,3
	.word	215098
	.byte	13,18,232,36,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	148302
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC10_DEST',0,18,237,36,3
	.word	215170
	.byte	13,18,240,36,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	148873
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC11_ADDR',0,18,245,36,3
	.word	215242
	.byte	13,18,248,36,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	149027
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC11_DEST',0,18,253,36,3
	.word	215314
	.byte	13,18,128,37,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	149598
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC1_ADDR',0,18,133,37,3
	.word	215386
	.byte	13,18,136,37,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	149750
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC1_DEST',0,18,141,37,3
	.word	215457
	.byte	13,18,144,37,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	150319
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC2_ADDR',0,18,149,37,3
	.word	215528
	.byte	13,18,152,37,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	150471
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC2_DEST',0,18,157,37,3
	.word	215599
	.byte	13,18,160,37,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	151040
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC3_ADDR',0,18,165,37,3
	.word	215670
	.byte	13,18,168,37,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	151192
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC3_DEST',0,18,173,37,3
	.word	215741
	.byte	13,18,176,37,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	151761
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC4_ADDR',0,18,181,37,3
	.word	215812
	.byte	13,18,184,37,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	151913
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC4_DEST',0,18,189,37,3
	.word	215883
	.byte	13,18,192,37,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	152482
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC5_ADDR',0,18,197,37,3
	.word	215954
	.byte	13,18,200,37,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	152634
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC5_DEST',0,18,205,37,3
	.word	216025
	.byte	13,18,208,37,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	153203
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC6_ADDR',0,18,213,37,3
	.word	216096
	.byte	13,18,216,37,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	153355
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC6_DEST',0,18,221,37,3
	.word	216167
	.byte	13,18,224,37,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	153924
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC7_ADDR',0,18,229,37,3
	.word	216238
	.byte	13,18,232,37,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	154076
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC7_DEST',0,18,237,37,3
	.word	216309
	.byte	13,18,240,37,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	154645
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC8_ADDR',0,18,245,37,3
	.word	216380
	.byte	13,18,248,37,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	154797
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC8_DEST',0,18,253,37,3
	.word	216451
	.byte	13,18,128,38,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	155366
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC9_ADDR',0,18,133,38,3
	.word	216522
	.byte	13,18,136,38,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	155518
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRC_SRC9_DEST',0,18,141,38,3
	.word	216593
	.byte	13,18,144,38,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	156087
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRIDGE_MODE',0,18,149,38,3
	.word	216664
	.byte	13,18,152,38,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	156395
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRIDGE_PTR1',0,18,157,38,3
	.word	216733
	.byte	13,18,160,38,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	156597
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_BRIDGE_PTR2',0,18,165,38,3
	.word	216802
	.byte	13,18,168,38,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	156710
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_CLC',0,18,173,38,3
	.word	216871
	.byte	13,18,176,38,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	156853
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_CMP_EIRQ_EN',0,18,181,38,3
	.word	216932
	.byte	13,18,184,38,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	157547
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_CMP_EN',0,18,189,38,3
	.word	217001
	.byte	13,18,192,38,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	158111
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_CMP_IRQ_EN',0,18,197,38,3
	.word	217065
	.byte	13,18,200,38,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	158779
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_CMP_IRQ_FORCINT',0,18,205,38,3
	.word	217133
	.byte	13,18,208,38,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	159385
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_CMP_IRQ_MODE',0,18,213,38,3
	.word	217206
	.byte	13,18,216,38,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	159496
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_CMP_IRQ_NOTIFY',0,18,221,38,3
	.word	217276
	.byte	13,18,224,38,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	160004
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_CMU_CLK0_5_CTRL',0,18,229,38,3
	.word	217348
	.byte	13,18,232,38,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	160121
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_CMU_CLK_6_CTRL',0,18,237,38,3
	.word	217421
	.byte	13,18,240,38,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	160256
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_CMU_CLK_7_CTRL',0,18,245,38,3
	.word	217493
	.byte	13,18,248,38,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	160391
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_CMU_CLK_EN',0,18,253,38,3
	.word	217565
	.byte	13,18,128,39,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	160711
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_CMU_ECLK_DEN',0,18,133,39,3
	.word	217633
	.byte	13,18,136,39,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	160823
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_CMU_ECLK_NUM',0,18,141,39,3
	.word	217703
	.byte	13,18,144,39,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	160935
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_CMU_FXCLK_CTRL',0,18,149,39,3
	.word	217773
	.byte	13,18,152,39,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	161051
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_CMU_GCLK_DEN',0,18,157,39,3
	.word	217845
	.byte	13,18,160,39,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	161163
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_CMU_GCLK_NUM',0,18,165,39,3
	.word	217915
	.byte	13,18,168,39,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	161275
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_CTRL',0,18,173,39,3
	.word	217985
	.byte	13,18,176,39,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	161428
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DATAIN',0,18,181,39,3
	.word	218047
	.byte	13,18,184,39,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	161501
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_ACB',0,18,189,39,3
	.word	218111
	.byte	13,18,192,39,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	161721
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_ACT_STA',0,18,197,39,3
	.word	218177
	.byte	13,18,200,39,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	161831
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_ADD_IN_CAL1',0,18,205,39,3
	.word	218247
	.byte	13,18,208,39,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	161955
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_ADD_IN_CAL2',0,18,213,39,3
	.word	218321
	.byte	13,18,216,39,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	162079
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_ADD_IN_LD1',0,18,221,39,3
	.word	218395
	.byte	13,18,224,39,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	162200
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_ADD_IN_LD2',0,18,229,39,3
	.word	218468
	.byte	13,18,232,39,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	162321
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_ADT_S',0,18,237,39,3
	.word	218541
	.byte	13,18,240,39,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	162439
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_AOSV_2',0,18,245,39,3
	.word	218609
	.byte	13,18,248,39,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	162714
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_APS',0,18,253,39,3
	.word	218678
	.byte	13,18,128,40,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	162582
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_APS_1C3',0,18,133,40,3
	.word	218744
	.byte	13,18,136,40,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	162912
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_APS_SYNC',0,18,141,40,3
	.word	218814
	.byte	13,18,144,40,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	163230
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_APT',0,18,149,40,3
	.word	218885
	.byte	13,18,152,40,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	163100
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_APT_2C',0,18,157,40,3
	.word	218951
	.byte	13,18,160,40,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	163427
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_APT_SYNC',0,18,165,40,3
	.word	219020
	.byte	13,18,168,40,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	163612
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CDT_SX',0,18,173,40,3
	.word	219091
	.byte	13,18,176,40,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	163720
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CDT_SX_NOM',0,18,181,40,3
	.word	219160
	.byte	13,18,184,40,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	163840
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CDT_TX',0,18,189,40,3
	.word	219233
	.byte	13,18,192,40,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	163948
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CDT_TX_NOM',0,18,197,40,3
	.word	219302
	.byte	13,18,200,40,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	164068
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CNT_NUM1',0,18,205,40,3
	.word	219375
	.byte	13,18,208,40,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	164183
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CNT_NUM2',0,18,213,40,3
	.word	219446
	.byte	13,18,216,40,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	164298
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CRTL_1_SHADOW_STATE',0,18,221,40,3
	.word	219517
	.byte	13,18,224,40,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	164572
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CTRL_0',0,18,229,40,3
	.word	219599
	.byte	13,18,232,40,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	164804
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CTRL_0_SHADOW_STATE',0,18,237,40,3
	.word	219668
	.byte	13,18,240,40,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	165048
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CTRL_0_SHADOW_TRIGGER',0,18,245,40,3
	.word	219750
	.byte	13,18,248,40,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	165281
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CTRL_1',0,18,253,40,3
	.word	219834
	.byte	13,18,128,41,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	165708
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CTRL_1_SHADOW_TRIGGER',0,18,133,41,3
	.word	219903
	.byte	13,18,136,41,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	165942
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CTRL_2',0,18,141,41,3
	.word	219987
	.byte	13,18,144,41,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	166310
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CTRL_3',0,18,149,41,3
	.word	220056
	.byte	13,18,152,41,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	166690
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_CTRL_4',0,18,157,41,3
	.word	220125
	.byte	13,18,160,41,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	167074
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_DLA',0,18,165,41,3
	.word	220194
	.byte	13,18,168,41,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	167287
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_DT_S',0,18,173,41,3
	.word	220260
	.byte	13,18,176,41,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	167173
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_DT_S_ACT',0,18,181,41,3
	.word	220327
	.byte	13,18,184,41,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	167389
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_DT_T_ACT',0,18,189,41,3
	.word	220398
	.byte	13,18,192,41,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	167503
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_DTA',0,18,197,41,3
	.word	220469
	.byte	13,18,201,41,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	167602
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_EDT_S',0,18,206,41,3
	.word	220535
	.byte	13,18,210,41,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	167707
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_EDT_T',0,18,215,41,3
	.word	220603
	.byte	13,18,218,41,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	167812
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_EIRQ_EN',0,18,223,41,3
	.word	220671
	.byte	13,18,226,41,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	168543
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_FTV_S',0,18,231,41,3
	.word	220741
	.byte	13,18,234,41,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	168651
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_FTV_T',0,18,239,41,3
	.word	220809
	.byte	13,18,242,41,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	168761
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_ID_PMTR',0,18,247,41,3
	.word	220877
	.byte	13,18,250,41,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	168873
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_INC_CNT1',0,18,255,41,3
	.word	220947
	.byte	13,18,131,42,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	168987
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_INC_CNT2',0,18,136,42,3
	.word	221018
	.byte	13,18,139,42,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	169101
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_IRQ_EN',0,18,144,42,3
	.word	221089
	.byte	13,18,147,42,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	169805
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_IRQ_FORCINT',0,18,152,42,3
	.word	221158
	.byte	13,18,155,42,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	170456
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_IRQ_MODE',0,18,160,42,3
	.word	221232
	.byte	13,18,163,42,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	170569
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_IRQ_NOTIFY',0,18,168,42,3
	.word	221303
	.byte	13,18,172,42,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	171106
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_MEDT_S',0,18,177,42,3
	.word	221376
	.byte	13,18,181,42,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	171214
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_MEDT_T',0,18,186,42,3
	.word	221445
	.byte	13,18,189,42,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	171322
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_MLS1',0,18,194,42,3
	.word	221514
	.byte	13,18,197,42,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	171424
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_MLS2',0,18,202,42,3
	.word	221581
	.byte	13,18,206,42,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	171526
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_MPVAL1',0,18,211,42,3
	.word	221648
	.byte	13,18,215,42,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	171650
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_MPVAL2',0,18,220,42,3
	.word	221717
	.byte	13,18,223,42,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	171774
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_NA',0,18,228,42,3
	.word	221786
	.byte	13,18,231,42,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	171884
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_NMB_S',0,18,236,42,3
	.word	221851
	.byte	13,18,239,42,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	171989
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_NMB_S_TAR',0,18,244,42,3
	.word	221919
	.byte	13,18,247,42,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	172106
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_NMB_S_TAR_OLD',0,18,252,42,3
	.word	221991
	.byte	13,18,255,42,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	172235
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_NMB_T',0,18,132,43,3
	.word	222067
	.byte	13,18,135,43,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	172340
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_NMB_T_TAR',0,18,140,43,3
	.word	222135
	.byte	13,18,143,43,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	172457
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_NMB_T_TAR_OLD',0,18,148,43,3
	.word	222207
	.byte	13,18,151,43,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	172586
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_NTI_CNT',0,18,156,43,3
	.word	222283
	.byte	13,18,159,43,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	172697
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_NUSC',0,18,164,43,3
	.word	222353
	.byte	13,18,167,43,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	172915
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_NUTC',0,18,172,43,3
	.word	222420
	.byte	13,18,175,43,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	173156
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_OSW',0,18,180,43,3
	.word	222487
	.byte	13,18,183,43,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	173313
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_PDT_T',0,18,188,43,3
	.word	222553
	.byte	13,18,191,43,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	173429
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_PSA',0,18,196,43,3
	.word	222621
	.byte	13,18,199,43,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	173528
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_PSAC',0,18,204,43,3
	.word	222687
	.byte	13,18,207,43,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	173630
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_PSSC',0,18,212,43,3
	.word	222754
	.byte	13,18,215,43,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	173732
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_PSSM_0',0,18,220,43,3
	.word	222821
	.byte	13,18,223,43,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	173838
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_PSSM_1',0,18,228,43,3
	.word	222890
	.byte	13,18,231,43,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	173944
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_PSTC',0,18,236,43,3
	.word	222959
	.byte	13,18,239,43,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	174046
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_PSTM_0',0,18,244,43,3
	.word	223026
	.byte	13,18,247,43,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	174152
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_PSTM_1',0,18,252,43,3
	.word	223095
	.byte	13,18,255,43,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	174258
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_PVT',0,18,132,44,3
	.word	223164
	.byte	13,18,135,44,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	174357
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_RAM_INI',0,18,140,44,3
	.word	223230
	.byte	13,18,143,44,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	174546
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_RCDT_SX',0,18,148,44,3
	.word	223300
	.byte	13,18,152,44,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	174657
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_RCDT_SX_NOM',0,18,157,44,3
	.word	223370
	.byte	13,18,160,44,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	174780
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_RCDT_TX',0,18,165,44,3
	.word	223444
	.byte	13,18,169,44,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	174891
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_RCDT_TX_NOM',0,18,174,44,3
	.word	223514
	.byte	13,18,177,44,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	175131
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_RDT_S',0,18,182,44,3
	.word	223588
	.byte	13,18,185,44,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	175014
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_RDT_S_ACT',0,18,190,44,3
	.word	223656
	.byte	13,18,193,44,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	175236
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_RDT_T_ACT',0,18,198,44,3
	.word	223728
	.byte	13,18,201,44,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	175353
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_SLR',0,18,206,44,3
	.word	223800
	.byte	13,18,209,44,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	175451
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_STATUS',0,18,214,44,3
	.word	223866
	.byte	13,18,217,44,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	176032
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TBU_TS0_S',0,18,222,44,3
	.word	223935
	.byte	13,18,225,44,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	176149
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TBU_TS0_T',0,18,230,44,3
	.word	224007
	.byte	13,18,233,44,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	176266
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_THMA',0,18,238,44,3
	.word	224079
	.byte	13,18,241,44,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	176368
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_THMI',0,18,246,44,3
	.word	224146
	.byte	13,18,249,44,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	176470
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_THVAL',0,18,254,44,3
	.word	224213
	.byte	13,18,129,45,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	176575
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TLR',0,18,134,45,3
	.word	224281
	.byte	13,18,137,45,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	176673
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TOV',0,18,142,45,3
	.word	224347
	.byte	13,18,145,45,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	176785
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TOV_S',0,18,150,45,3
	.word	224413
	.byte	13,18,153,45,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	176901
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TS_S_0',0,18,158,45,3
	.word	224481
	.byte	13,18,161,45,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	177011
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TS_S_1',0,18,166,45,3
	.word	224550
	.byte	13,18,169,45,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	177121
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TS_T_0',0,18,174,45,3
	.word	224619
	.byte	13,18,177,45,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	177233
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TS_T_1',0,18,182,45,3
	.word	224688
	.byte	13,18,185,45,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	177345
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TSAC',0,18,190,45,3
	.word	224757
	.byte	13,18,193,45,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	177447
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DPLL_TSF_S',0,18,198,45,3
	.word	224824
	.byte	13,18,201,45,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	177552
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DXINCON',0,18,206,45,3
	.word	224892
	.byte	13,18,209,45,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	177900
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_DXOUTCON',0,18,214,45,3
	.word	224957
	.byte	13,18,217,45,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	178108
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_EIRQ_EN',0,18,222,45,3
	.word	225023
	.byte	13,18,225,45,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	178312
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_F2A_ENABLE',0,18,230,45,3
	.word	225088
	.byte	13,18,233,45,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	178552
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_F2A_RD_CH_ARU_RD_FIFO',0,18,238,45,3
	.word	225156
	.byte	13,18,241,45,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	178677
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_F2A_STR_CH_STR_CFG',0,18,246,45,3
	.word	225235
	.byte	13,18,249,45,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	178835
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_CTRL',0,18,254,45,3
	.word	225311
	.byte	13,18,129,46,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	178991
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_EIRQ_EN',0,18,134,46,3
	.word	225381
	.byte	13,18,137,46,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	179201
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_END_ADDR',0,18,142,46,3
	.word	225454
	.byte	13,18,145,46,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	179317
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_FILL_LEVEL',0,18,150,46,3
	.word	225528
	.byte	13,18,153,46,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	179438
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_IRQ_EN',0,18,158,46,3
	.word	225604
	.byte	13,18,161,46,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	179644
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_IRQ_FORCINT',0,18,166,46,3
	.word	225676
	.byte	13,18,169,46,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	179848
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_IRQ_MODE',0,18,174,46,3
	.word	225753
	.byte	13,18,177,46,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	180017
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_IRQ_NOTIFY',0,18,182,46,3
	.word	225827
	.byte	13,18,185,46,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	180203
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_LOWER_WM',0,18,190,46,3
	.word	225903
	.byte	13,18,193,46,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	180319
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_RD_PTR',0,18,198,46,3
	.word	225977
	.byte	13,18,201,46,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	180431
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_START_ADDR',0,18,206,46,3
	.word	226049
	.byte	13,18,209,46,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	180551
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_STATUS',0,18,214,46,3
	.word	226125
	.byte	13,18,217,46,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	180714
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_UPPER_WM',0,18,222,46,3
	.word	226197
	.byte	13,18,225,46,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	180830
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_FIFO_CH_WR_PTR',0,18,230,46,3
	.word	226271
	.byte	13,18,233,46,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	180942
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ICM_IRQG_0',0,18,238,46,3
	.word	226343
	.byte	13,18,241,46,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	181426
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ICM_IRQG_1',0,18,246,46,3
	.word	226411
	.byte	13,18,249,46,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	182167
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ICM_IRQG_2',0,18,254,46,3
	.word	226479
	.byte	13,18,129,47,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	182831
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ICM_IRQG_4',0,18,134,47,3
	.word	226547
	.byte	13,18,137,47,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	183495
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ICM_IRQG_6',0,18,142,47,3
	.word	226615
	.byte	13,18,145,47,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	184340
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ICM_IRQG_9',0,18,150,47,3
	.word	226683
	.byte	13,18,153,47,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	185205
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ICM_IRQG_CEI0',0,18,158,47,3
	.word	226751
	.byte	13,18,161,47,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	185506
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ICM_IRQG_CEI1',0,18,166,47,3
	.word	226822
	.byte	13,18,169,47,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	186200
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ICM_IRQG_CEI3',0,18,174,47,3
	.word	226893
	.byte	13,18,177,47,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	186894
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ICM_IRQG_MEI',0,18,182,47,3
	.word	226964
	.byte	13,18,185,47,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	187347
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_INOUTSEL_CAN_OUTSEL',0,18,190,47,3
	.word	227034
	.byte	13,18,193,47,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	187558
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_INOUTSEL_DSADC_INSEL',0,18,198,47,3
	.word	227111
	.byte	13,18,201,47,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	187787
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_INOUTSEL_DSADC_OUTSEL',0,18,206,47,3
	.word	227189
	.byte	13,18,209,47,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	187990
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_INOUTSEL_PSI5_OUTSEL0',0,18,214,47,3
	.word	227268
	.byte	13,18,217,47,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	188196
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_INOUTSEL_PSI5S_OUTSEL',0,18,222,47,3
	.word	227347
	.byte	13,18,225,47,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	188425
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_INOUTSEL_T_OUTSEL',0,18,230,47,3
	.word	227426
	.byte	13,18,233,47,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	188766
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_INOUTSEL_TIM_INSEL',0,18,238,47,3
	.word	227501
	.byte	13,18,241,47,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	188991
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_IRQ_EN',0,18,246,47,3
	.word	227577
	.byte	13,18,249,47,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	189189
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_IRQ_FORCINT',0,18,254,47,3
	.word	227641
	.byte	13,18,129,48,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	189385
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_IRQ_MODE',0,18,134,48,3
	.word	227710
	.byte	13,18,137,48,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	189488
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_IRQ_NOTIFY',0,18,142,48,3
	.word	227776
	.byte	13,18,145,48,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	189666
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_KRST0',0,18,150,48,3
	.word	227844
	.byte	13,18,153,48,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	189777
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_KRST1',0,18,158,48,3
	.word	227907
	.byte	13,18,161,48,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	189869
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_KRSTCLR',0,18,166,48,3
	.word	227970
	.byte	13,18,169,48,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	189965
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MAP_CTRL',0,18,174,48,3
	.word	228035
	.byte	13,18,177,48,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	190395
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCFG_CTRL',0,18,182,48,3
	.word	228101
	.byte	13,18,185,48,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	190528
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH0_CTRG',0,18,190,48,3
	.word	228168
	.byte	13,18,193,48,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	190882
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH0_STRG',0,18,198,48,3
	.word	228238
	.byte	13,18,201,48,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	191236
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_ACB',0,18,206,48,3
	.word	228308
	.byte	13,18,209,48,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	191403
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_CTRL',0,18,214,48,3
	.word	228376
	.byte	13,18,217,48,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	191683
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_EIRQ_EN',0,18,222,48,3
	.word	228445
	.byte	13,18,225,48,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	191855
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_IRQ_EN',0,18,230,48,3
	.word	228517
	.byte	13,18,233,48,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	192022
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_IRQ_FORCINT',0,18,238,48,3
	.word	228588
	.byte	13,18,241,48,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	192202
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_IRQ_MODE',0,18,246,48,3
	.word	228664
	.byte	13,18,249,48,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	192319
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_IRQ_NOTIFY',0,18,254,48,3
	.word	228737
	.byte	13,18,129,49,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	192485
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_PC',0,18,134,49,3
	.word	228812
	.byte	13,18,137,49,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	192585
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_R0',0,18,142,49,3
	.word	228879
	.byte	13,18,145,49,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	192687
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_R1',0,18,150,49,3
	.word	228946
	.byte	13,18,153,49,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	192789
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_R2',0,18,158,49,3
	.word	229013
	.byte	13,18,161,49,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	192891
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_R3',0,18,166,49,3
	.word	229080
	.byte	13,18,169,49,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	192993
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_R4',0,18,174,49,3
	.word	229147
	.byte	13,18,177,49,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	193095
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_R5',0,18,182,49,3
	.word	229214
	.byte	13,18,185,49,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	193197
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_R6',0,18,190,49,3
	.word	229281
	.byte	13,18,193,49,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	193299
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CH_R7',0,18,198,49,3
	.word	229348
	.byte	13,18,201,49,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	193401
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_CTRL',0,18,206,49,3
	.word	229415
	.byte	13,18,209,49,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	193565
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_ERR',0,18,214,49,3
	.word	229481
	.byte	13,18,217,49,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	193774
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCS_RST',0,18,222,49,3
	.word	229546
	.byte	13,18,225,49,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	194240
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCSINTCLR',0,18,230,49,3
	.word	229611
	.byte	13,18,233,49,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	194542
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MCSINTSTAT',0,18,238,49,3
	.word	229678
	.byte	13,18,241,49,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	194846
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MON_ACTIVITY_0',0,18,246,49,3
	.word	229746
	.byte	13,18,249,49,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	195398
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MON_STATUS',0,18,254,49,3
	.word	229818
	.byte	13,18,129,50,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	195881
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MSC0INLEXTCON',0,18,134,50,3
	.word	229886
	.byte	13,18,137,50,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	196214
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MSCIN_INHCON',0,18,142,50,3
	.word	229957
	.byte	13,18,145,50,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	196545
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MSCIN_INLCON',0,18,150,50,3
	.word	230027
	.byte	13,18,153,50,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	196876
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MSCSET_CON0',0,18,158,50,3
	.word	230097
	.byte	13,18,161,50,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	197098
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MSCSET_CON1',0,18,166,50,3
	.word	230166
	.byte	13,18,169,50,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	197320
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MSCSET_CON2',0,18,174,50,3
	.word	230235
	.byte	13,18,177,50,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	197544
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_MSCSET_CON3',0,18,182,50,3
	.word	230304
	.byte	13,18,185,50,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	197770
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_OCS',0,18,190,50,3
	.word	230373
	.byte	13,18,193,50,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	197916
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_ODA',0,18,198,50,3
	.word	230434
	.byte	13,18,201,50,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	198022
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_OTBU0T',0,18,206,50,3
	.word	230495
	.byte	13,18,209,50,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	198153
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_OTBU1T',0,18,214,50,3
	.word	230559
	.byte	13,18,217,50,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	198284
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_OTBU2T',0,18,222,50,3
	.word	230623
	.byte	13,18,225,50,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	198415
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_OTSC0',0,18,230,50,3
	.word	230687
	.byte	13,18,233,50,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	198697
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_OTSC1',0,18,238,50,3
	.word	230750
	.byte	13,18,241,50,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	198841
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_OTSS',0,18,246,50,3
	.word	230813
	.byte	13,18,249,50,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	199013
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_REV',0,18,254,50,3
	.word	230875
	.byte	13,18,129,51,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	199191
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_RST',0,18,134,51,3
	.word	230936
	.byte	13,18,137,51,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	199279
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_CMP',0,18,142,51,3
	.word	230997
	.byte	13,18,145,51,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	199376
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_CNT',0,18,150,51,3
	.word	231062
	.byte	13,18,153,51,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	199473
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_CTRL_STAT',0,18,158,51,3
	.word	231127
	.byte	13,18,161,51,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	199827
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_EIRQ_EN',0,18,166,51,3
	.word	231198
	.byte	13,18,169,51,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	200055
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_IRQ_EN',0,18,174,51,3
	.word	231267
	.byte	13,18,177,51,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	200276
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_IRQ_FORCINT',0,18,182,51,3
	.word	231335
	.byte	13,18,185,51,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	200492
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_IRQ_MODE',0,18,190,51,3
	.word	231408
	.byte	13,18,193,51,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	200603
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_IRQ_NOTIFY',0,18,198,51,3
	.word	231478
	.byte	13,18,201,51,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	200797
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_OUT_CTRL',0,18,206,51,3
	.word	231550
	.byte	13,18,209,51,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	200913
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_OUT_PAT',0,18,214,51,3
	.word	231620
	.byte	13,18,217,51,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	201026
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_SPE_PAT',0,18,222,51,3
	.word	231689
	.byte	13,18,225,51,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	201389
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TBU_CH0_BASE',0,18,230,51,3
	.word	231754
	.byte	13,18,233,51,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	201497
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TBU_CH0_CTRL',0,18,238,51,3
	.word	231824
	.byte	13,18,241,51,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	201629
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TBU_CH1_BASE',0,18,246,51,3
	.word	231894
	.byte	13,18,249,51,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	201737
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TBU_CH1_CTRL',0,18,254,51,3
	.word	231964
	.byte	13,18,129,52,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	201869
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TBU_CH2_BASE',0,18,134,52,3
	.word	232034
	.byte	13,18,137,52,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	201977
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TBU_CH2_CTRL',0,18,142,52,3
	.word	232104
	.byte	13,18,145,52,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	202109
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TBU_CHEN',0,18,150,52,3
	.word	232174
	.byte	13,18,153,52,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	202255
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_AUX_IN_SRC',0,18,158,52,3
	.word	232240
	.byte	13,18,161,52,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	202502
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_CNT',0,18,166,52,3
	.word	232312
	.byte	13,18,169,52,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	202605
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_CNTS',0,18,174,52,3
	.word	232380
	.byte	13,18,177,52,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	202704
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_CTRL',0,18,182,52,3
	.word	232449
	.byte	13,18,185,52,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	203247
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_ECNT',0,18,190,52,3
	.word	232518
	.byte	13,18,193,52,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	203353
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_ECTRL',0,18,198,52,3
	.word	232587
	.byte	13,18,201,52,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	203467
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_EIRQ_EN',0,18,206,52,3
	.word	232657
	.byte	13,18,209,52,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	203721
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_FLT_FE',0,18,214,52,3
	.word	232729
	.byte	13,18,217,52,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	203833
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_FLT_RE',0,18,222,52,3
	.word	232800
	.byte	13,18,225,52,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	203945
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_GPR0',0,18,230,52,3
	.word	232871
	.byte	13,18,233,52,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	204044
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_GPR1',0,18,238,52,3
	.word	232940
	.byte	13,18,241,52,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	204143
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_IRQ_EN',0,18,246,52,3
	.word	233009
	.byte	13,18,249,52,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	204389
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_IRQ_FORCINT',0,18,254,52,3
	.word	233080
	.byte	13,18,129,53,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	204627
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_IRQ_MODE',0,18,134,53,3
	.word	233156
	.byte	13,18,137,53,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	204744
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_IRQ_NOTIFY',0,18,142,53,3
	.word	233229
	.byte	13,18,145,53,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	204956
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_TDUC',0,18,150,53,3
	.word	233304
	.byte	13,18,153,53,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	205063
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_CH_TDUV',0,18,158,53,3
	.word	233373
	.byte	13,18,161,53,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	205205
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_IN_SRC',0,18,166,53,3
	.word	233442
	.byte	13,18,169,53,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	205550
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TIM_RST',0,18,174,53,3
	.word	233510
	.byte	13,18,177,53,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	205783
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_CM0',0,18,182,53,3
	.word	233575
	.byte	13,18,185,53,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	205886
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_CM1',0,18,190,53,3
	.word	233643
	.byte	13,18,193,53,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	205989
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_CN0',0,18,198,53,3
	.word	233711
	.byte	13,18,201,53,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	206092
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_CTRL',0,18,206,53,3
	.word	233779
	.byte	13,18,209,53,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	206412
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_IRQ_EN',0,18,214,53,3
	.word	233848
	.byte	13,18,217,53,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	206555
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_IRQ_FORCINT',0,18,222,53,3
	.word	233919
	.byte	13,18,225,53,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	206704
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_IRQ_MODE',0,18,230,53,3
	.word	233995
	.byte	13,18,233,53,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	206821
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_IRQ_NOTIFY',0,18,238,53,3
	.word	234068
	.byte	13,18,241,53,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	206958
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_SR0',0,18,246,53,3
	.word	234143
	.byte	13,18,249,53,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	207061
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_SR1',0,18,254,53,3
	.word	234211
	.byte	13,18,129,54,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	207164
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_CH_STAT',0,18,134,54,3
	.word	234279
	.byte	13,18,137,54,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	207267
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC0_ACT_TB',0,18,142,54,3
	.word	234348
	.byte	13,18,145,54,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	207421
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC0_ENDIS_CTRL',0,18,150,54,3
	.word	234421
	.byte	13,18,153,54,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	207711
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC0_ENDIS_STAT',0,18,158,54,3
	.word	234498
	.byte	13,18,161,54,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	208001
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC0_FUPD_CTRL',0,18,166,54,3
	.word	234575
	.byte	13,18,169,54,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	208434
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC0_GLB_CTRL',0,18,174,54,3
	.word	234651
	.byte	13,18,177,54,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	208884
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC0_INT_TRIG',0,18,182,54,3
	.word	234726
	.byte	13,18,185,54,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	209154
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC0_OUTEN_CTRL',0,18,190,54,3
	.word	234801
	.byte	13,18,193,54,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	209444
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC0_OUTEN_STAT',0,18,198,54,3
	.word	234878
	.byte	13,18,201,54,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	209734
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC1_ACT_TB',0,18,206,54,3
	.word	234955
	.byte	13,18,209,54,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	209888
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC1_ENDIS_CTRL',0,18,214,54,3
	.word	235028
	.byte	13,18,217,54,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	210178
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC1_ENDIS_STAT',0,18,222,54,3
	.word	235105
	.byte	13,18,225,54,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	210468
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC1_FUPD_CTRL',0,18,230,54,3
	.word	235182
	.byte	13,18,233,54,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	210901
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC1_GLB_CTRL',0,18,238,54,3
	.word	235258
	.byte	13,18,241,54,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	211351
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC1_INT_TRIG',0,18,246,54,3
	.word	235333
	.byte	13,18,249,54,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	211621
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC1_OUTEN_CTRL',0,18,254,54,3
	.word	235408
	.byte	13,18,129,55,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	211911
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TOM_TGC1_OUTEN_STAT',0,18,134,55,3
	.word	235485
	.byte	13,18,137,55,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	212201
	.byte	4,2,35,0,0,36
	.byte	'Ifx_GTM_TRIGOUT',0,18,142,55,3
	.word	235562
	.byte	11
	.byte	'_Ifx_GTM_AFD_CH',0,18,153,55,25,16,14
	.byte	'BUF_ACC',0
	.word	212755
	.byte	4,2,35,0,14
	.byte	'reserved_4',0
	.word	4785
	.byte	12,2,35,4,0,10
	.word	235627
	.byte	36
	.byte	'Ifx_GTM_AFD_CH',0,18,157,55,3
	.word	235687
	.byte	10
	.word	31933
	.byte	36
	.byte	'Ifx_GTM_ATOM_AGC',0,18,171,55,3
	.word	235716
	.byte	10
	.word	29225
	.byte	36
	.byte	'Ifx_GTM_ATOM_CH',0,18,197,55,3
	.word	235747
	.byte	11
	.byte	'_Ifx_GTM_CMU_CLK0_5',0,18,200,55,25,4,14
	.byte	'CTRL',0
	.word	217348
	.byte	4,2,35,0,0,10
	.word	235777
	.byte	36
	.byte	'Ifx_GTM_CMU_CLK0_5',0,18,203,55,3
	.word	235818
	.byte	11
	.byte	'_Ifx_GTM_CMU_CLK_6',0,18,206,55,25,4,14
	.byte	'CTRL',0
	.word	217421
	.byte	4,2,35,0,0,10
	.word	235851
	.byte	36
	.byte	'Ifx_GTM_CMU_CLK_6',0,18,209,55,3
	.word	235891
	.byte	11
	.byte	'_Ifx_GTM_CMU_CLK_7',0,18,212,55,25,4,14
	.byte	'CTRL',0
	.word	217493
	.byte	4,2,35,0,0,10
	.word	235923
	.byte	36
	.byte	'Ifx_GTM_CMU_CLK_7',0,18,215,55,3
	.word	235963
	.byte	11
	.byte	'_Ifx_GTM_CMU_ECLK',0,18,218,55,25,8,14
	.byte	'NUM',0
	.word	217703
	.byte	4,2,35,0,14
	.byte	'DEN',0
	.word	217633
	.byte	4,2,35,4,0,10
	.word	235995
	.byte	36
	.byte	'Ifx_GTM_CMU_ECLK',0,18,222,55,3
	.word	236046
	.byte	11
	.byte	'_Ifx_GTM_CMU_FXCLK',0,18,225,55,25,4,14
	.byte	'CTRL',0
	.word	217773
	.byte	4,2,35,0,0,10
	.word	236077
	.byte	36
	.byte	'Ifx_GTM_CMU_FXCLK',0,18,228,55,3
	.word	236117
	.byte	11
	.byte	'_Ifx_GTM_F2A_RD_CH',0,18,231,55,25,4,14
	.byte	'ARU_RD_FIFO',0
	.word	225156
	.byte	4,2,35,0,0,10
	.word	236149
	.byte	36
	.byte	'Ifx_GTM_F2A_RD_CH',0,18,234,55,3
	.word	236196
	.byte	11
	.byte	'_Ifx_GTM_F2A_STR_CH',0,18,237,55,25,4,14
	.byte	'STR_CFG',0
	.word	225235
	.byte	4,2,35,0,0,10
	.word	236228
	.byte	36
	.byte	'Ifx_GTM_F2A_STR_CH',0,18,240,55,3
	.word	236272
	.byte	11
	.byte	'_Ifx_GTM_FIFO_CH',0,18,243,55,25,64,14
	.byte	'CTRL',0
	.word	225311
	.byte	4,2,35,0,14
	.byte	'END_ADDR',0
	.word	225454
	.byte	4,2,35,4,14
	.byte	'START_ADDR',0
	.word	226049
	.byte	4,2,35,8,14
	.byte	'UPPER_WM',0
	.word	226197
	.byte	4,2,35,12,14
	.byte	'LOWER_WM',0
	.word	225903
	.byte	4,2,35,16,14
	.byte	'STATUS',0
	.word	226125
	.byte	4,2,35,20,14
	.byte	'FILL_LEVEL',0
	.word	225528
	.byte	4,2,35,24,14
	.byte	'WR_PTR',0
	.word	226271
	.byte	4,2,35,28,14
	.byte	'RD_PTR',0
	.word	225977
	.byte	4,2,35,32,14
	.byte	'IRQ_NOTIFY',0
	.word	225827
	.byte	4,2,35,36,14
	.byte	'IRQ_EN',0
	.word	225604
	.byte	4,2,35,40,14
	.byte	'IRQ_FORCINT',0
	.word	225676
	.byte	4,2,35,44,14
	.byte	'IRQ_MODE',0
	.word	225753
	.byte	4,2,35,48,14
	.byte	'EIRQ_EN',0
	.word	225381
	.byte	4,2,35,52,14
	.byte	'reserved_38',0
	.word	4445
	.byte	8,2,35,56,0,10
	.word	236305
	.byte	36
	.byte	'Ifx_GTM_FIFO_CH',0,18,132,56,3
	.word	236598
	.byte	11
	.byte	'_Ifx_GTM_INOUTSEL_CAN',0,18,135,56,25,4,14
	.byte	'OUTSEL',0
	.word	227034
	.byte	4,2,35,0,0,10
	.word	236628
	.byte	36
	.byte	'Ifx_GTM_INOUTSEL_CAN',0,18,138,56,3
	.word	236673
	.byte	15,12
	.word	227111
	.byte	16,2,0,11
	.byte	'_Ifx_GTM_INOUTSEL_DSADC',0,18,141,56,25,24,14
	.byte	'INSEL',0
	.word	236708
	.byte	12,2,35,0,14
	.byte	'OUTSEL00',0
	.word	227189
	.byte	4,2,35,12,14
	.byte	'reserved_10',0
	.word	2626
	.byte	4,2,35,16,14
	.byte	'OUTSEL10',0
	.word	227189
	.byte	4,2,35,20,0,10
	.word	236717
	.byte	36
	.byte	'Ifx_GTM_INOUTSEL_DSADC',0,18,147,56,3
	.word	236820
	.byte	11
	.byte	'_Ifx_GTM_INOUTSEL_PSI5',0,18,150,56,25,4,14
	.byte	'OUTSEL0',0
	.word	227268
	.byte	4,2,35,0,0,10
	.word	236857
	.byte	36
	.byte	'Ifx_GTM_INOUTSEL_PSI5',0,18,153,56,3
	.word	236904
	.byte	11
	.byte	'_Ifx_GTM_INOUTSEL_PSI5S',0,18,156,56,25,4,14
	.byte	'OUTSEL',0
	.word	227347
	.byte	4,2,35,0,0,10
	.word	236940
	.byte	36
	.byte	'Ifx_GTM_INOUTSEL_PSI5S',0,18,159,56,3
	.word	236987
	.byte	15,40
	.word	227426
	.byte	16,9,0,11
	.byte	'_Ifx_GTM_INOUTSEL_T',0,18,162,56,25,40,14
	.byte	'OUTSEL',0
	.word	237024
	.byte	40,2,35,0,0,10
	.word	237033
	.byte	36
	.byte	'Ifx_GTM_INOUTSEL_T',0,18,165,56,3
	.word	237076
	.byte	11
	.byte	'_Ifx_GTM_INOUTSEL_TIM',0,18,168,56,25,4,14
	.byte	'INSEL',0
	.word	227501
	.byte	4,2,35,0,0,10
	.word	237109
	.byte	36
	.byte	'Ifx_GTM_INOUTSEL_TIM',0,18,171,56,3
	.word	237153
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH',0,18,174,56,25,128,1,14
	.byte	'R0',0
	.word	228879
	.byte	4,2,35,0,14
	.byte	'R1',0
	.word	228946
	.byte	4,2,35,4,14
	.byte	'R2',0
	.word	229013
	.byte	4,2,35,8,14
	.byte	'R3',0
	.word	229080
	.byte	4,2,35,12,14
	.byte	'R4',0
	.word	229147
	.byte	4,2,35,16,14
	.byte	'R5',0
	.word	229214
	.byte	4,2,35,20,14
	.byte	'R6',0
	.word	229281
	.byte	4,2,35,24,14
	.byte	'R7',0
	.word	229348
	.byte	4,2,35,28,14
	.byte	'CTRL',0
	.word	228376
	.byte	4,2,35,32,14
	.byte	'ACB',0
	.word	228308
	.byte	4,2,35,36,14
	.byte	'reserved_28',0
	.word	3816
	.byte	24,2,35,40,14
	.byte	'PC',0
	.word	228812
	.byte	4,2,35,64,14
	.byte	'IRQ_NOTIFY',0
	.word	228737
	.byte	4,2,35,68,14
	.byte	'IRQ_EN',0
	.word	228517
	.byte	4,2,35,72,14
	.byte	'IRQ_FORCINT',0
	.word	228588
	.byte	4,2,35,76,14
	.byte	'IRQ_MODE',0
	.word	228664
	.byte	4,2,35,80,14
	.byte	'EIRQ_EN',0
	.word	228445
	.byte	4,2,35,84,14
	.byte	'reserved_58',0
	.word	43516
	.byte	40,2,35,88,0,10
	.word	237188
	.byte	36
	.byte	'Ifx_GTM_MCS_CH',0,18,194,56,3
	.word	237481
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH0',0,18,197,56,25,88,14
	.byte	'R0',0
	.word	228879
	.byte	4,2,35,0,14
	.byte	'R1',0
	.word	228946
	.byte	4,2,35,4,14
	.byte	'R2',0
	.word	229013
	.byte	4,2,35,8,14
	.byte	'R3',0
	.word	229080
	.byte	4,2,35,12,14
	.byte	'R4',0
	.word	229147
	.byte	4,2,35,16,14
	.byte	'R5',0
	.word	229214
	.byte	4,2,35,20,14
	.byte	'R6',0
	.word	229281
	.byte	4,2,35,24,14
	.byte	'R7',0
	.word	229348
	.byte	4,2,35,28,14
	.byte	'CTRL',0
	.word	228376
	.byte	4,2,35,32,14
	.byte	'ACB',0
	.word	228308
	.byte	4,2,35,36,14
	.byte	'CTRG',0
	.word	228168
	.byte	4,2,35,40,14
	.byte	'STRG',0
	.word	228238
	.byte	4,2,35,44,14
	.byte	'reserved_30',0
	.word	29216
	.byte	16,2,35,48,14
	.byte	'PC',0
	.word	228812
	.byte	4,2,35,64,14
	.byte	'IRQ_NOTIFY',0
	.word	228737
	.byte	4,2,35,68,14
	.byte	'IRQ_EN',0
	.word	228517
	.byte	4,2,35,72,14
	.byte	'IRQ_FORCINT',0
	.word	228588
	.byte	4,2,35,76,14
	.byte	'IRQ_MODE',0
	.word	228664
	.byte	4,2,35,80,14
	.byte	'EIRQ_EN',0
	.word	228445
	.byte	4,2,35,84,0,10
	.word	237510
	.byte	36
	.byte	'Ifx_GTM_MCS_CH0',0,18,218,56,3
	.word	237810
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH',0,18,221,56,25,120,14
	.byte	'GPR0',0
	.word	232871
	.byte	4,2,35,0,14
	.byte	'GPR1',0
	.word	232940
	.byte	4,2,35,4,14
	.byte	'CNT',0
	.word	232312
	.byte	4,2,35,8,14
	.byte	'ECNT',0
	.word	232518
	.byte	4,2,35,12,14
	.byte	'CNTS',0
	.word	232380
	.byte	4,2,35,16,14
	.byte	'TDUC',0
	.word	233304
	.byte	4,2,35,20,14
	.byte	'TDUV',0
	.word	233373
	.byte	4,2,35,24,14
	.byte	'FLT_RE',0
	.word	232800
	.byte	4,2,35,28,14
	.byte	'FLT_FE',0
	.word	232729
	.byte	4,2,35,32,14
	.byte	'CTRL',0
	.word	232449
	.byte	4,2,35,36,14
	.byte	'ECTRL',0
	.word	232587
	.byte	4,2,35,40,14
	.byte	'IRQ_NOTIFY',0
	.word	233229
	.byte	4,2,35,44,14
	.byte	'IRQ_EN',0
	.word	233009
	.byte	4,2,35,48,14
	.byte	'IRQ_FORCINT',0
	.word	233080
	.byte	4,2,35,52,14
	.byte	'IRQ_MODE',0
	.word	233156
	.byte	4,2,35,56,14
	.byte	'EIRQ_EN',0
	.word	232657
	.byte	4,2,35,60,14
	.byte	'reserved_40',0
	.word	85511
	.byte	56,2,35,64,0,10
	.word	237840
	.byte	36
	.byte	'Ifx_GTM_TIM_CH',0,18,240,56,3
	.word	238134
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH',0,18,243,56,25,48,14
	.byte	'CTRL',0
	.word	233779
	.byte	4,2,35,0,14
	.byte	'SR0',0
	.word	234143
	.byte	4,2,35,4,14
	.byte	'SR1',0
	.word	234211
	.byte	4,2,35,8,14
	.byte	'CM0',0
	.word	233575
	.byte	4,2,35,12,14
	.byte	'CM1',0
	.word	233643
	.byte	4,2,35,16,14
	.byte	'CN0',0
	.word	233711
	.byte	4,2,35,20,14
	.byte	'STAT',0
	.word	234279
	.byte	4,2,35,24,14
	.byte	'IRQ_NOTIFY',0
	.word	234068
	.byte	4,2,35,28,14
	.byte	'IRQ_EN',0
	.word	233848
	.byte	4,2,35,32,14
	.byte	'IRQ_FORCINT',0
	.word	233919
	.byte	4,2,35,36,14
	.byte	'IRQ_MODE',0
	.word	233995
	.byte	4,2,35,40,14
	.byte	'reserved_2C',0
	.word	2626
	.byte	4,2,35,44,0,10
	.word	238163
	.byte	36
	.byte	'Ifx_GTM_TOM_CH',0,18,129,57,3
	.word	238375
	.byte	15,128,1
	.word	235627
	.byte	16,7,0,10
	.word	238404
	.byte	11
	.byte	'_Ifx_GTM_AFD',0,18,142,57,25,128,1,14
	.byte	'CH',0
	.word	238414
	.byte	128,1,2,35,0,0,10
	.word	238419
	.byte	36
	.byte	'Ifx_GTM_AFD',0,18,145,57,3
	.word	238453
	.byte	11
	.byte	'_Ifx_GTM_ARU',0,18,148,57,25,52,14
	.byte	'ARU_ACCESS',0
	.word	212827
	.byte	4,2,35,0,14
	.byte	'DATA_H',0
	.word	212899
	.byte	4,2,35,4,14
	.byte	'DATA_L',0
	.word	212967
	.byte	4,2,35,8,14
	.byte	'DBG_ACCESS0',0
	.word	213035
	.byte	4,2,35,12,14
	.byte	'DBG_DATA0_H',0
	.word	213181
	.byte	4,2,35,16,14
	.byte	'DBG_DATA0_L',0
	.word	213254
	.byte	4,2,35,20,14
	.byte	'DBG_ACCESS1',0
	.word	213108
	.byte	4,2,35,24,14
	.byte	'DBG_DATA1_H',0
	.word	213327
	.byte	4,2,35,28,14
	.byte	'DBG_DATA1_L',0
	.word	213400
	.byte	4,2,35,32,14
	.byte	'IRQ_NOTIFY',0
	.word	213684
	.byte	4,2,35,36,14
	.byte	'IRQ_EN',0
	.word	213473
	.byte	4,2,35,40,14
	.byte	'IRQ_FORCINT',0
	.word	213541
	.byte	4,2,35,44,14
	.byte	'IRQ_MODE',0
	.word	213614
	.byte	4,2,35,48,0,10
	.word	238479
	.byte	36
	.byte	'Ifx_GTM_ARU',0,18,163,57,3
	.word	238752
	.byte	10
	.word	32190
	.byte	36
	.byte	'Ifx_GTM_ATOM',0,18,184,57,3
	.word	238778
	.byte	11
	.byte	'_Ifx_GTM_BRC',0,18,187,57,25,120,14
	.byte	'SRC0_ADDR',0
	.word	214956
	.byte	4,2,35,0,14
	.byte	'SRC0_DEST',0
	.word	215027
	.byte	4,2,35,4,14
	.byte	'SRC1_ADDR',0
	.word	215386
	.byte	4,2,35,8,14
	.byte	'SRC1_DEST',0
	.word	215457
	.byte	4,2,35,12,14
	.byte	'SRC2_ADDR',0
	.word	215528
	.byte	4,2,35,16,14
	.byte	'SRC2_DEST',0
	.word	215599
	.byte	4,2,35,20,14
	.byte	'SRC3_ADDR',0
	.word	215670
	.byte	4,2,35,24,14
	.byte	'SRC3_DEST',0
	.word	215741
	.byte	4,2,35,28,14
	.byte	'SRC4_ADDR',0
	.word	215812
	.byte	4,2,35,32,14
	.byte	'SRC4_DEST',0
	.word	215883
	.byte	4,2,35,36,14
	.byte	'SRC5_ADDR',0
	.word	215954
	.byte	4,2,35,40,14
	.byte	'SRC5_DEST',0
	.word	216025
	.byte	4,2,35,44,14
	.byte	'SRC6_ADDR',0
	.word	216096
	.byte	4,2,35,48,14
	.byte	'SRC6_DEST',0
	.word	216167
	.byte	4,2,35,52,14
	.byte	'SRC7_ADDR',0
	.word	216238
	.byte	4,2,35,56,14
	.byte	'SRC7_DEST',0
	.word	216309
	.byte	4,2,35,60,14
	.byte	'SRC8_ADDR',0
	.word	216380
	.byte	4,2,35,64,14
	.byte	'SRC8_DEST',0
	.word	216451
	.byte	4,2,35,68,14
	.byte	'SRC9_ADDR',0
	.word	216522
	.byte	4,2,35,72,14
	.byte	'SRC9_DEST',0
	.word	216593
	.byte	4,2,35,76,14
	.byte	'SRC10_ADDR',0
	.word	215098
	.byte	4,2,35,80,14
	.byte	'SRC10_DEST',0
	.word	215170
	.byte	4,2,35,84,14
	.byte	'SRC11_ADDR',0
	.word	215242
	.byte	4,2,35,88,14
	.byte	'SRC11_DEST',0
	.word	215314
	.byte	4,2,35,92,14
	.byte	'IRQ_NOTIFY',0
	.word	214819
	.byte	4,2,35,96,14
	.byte	'IRQ_EN',0
	.word	214608
	.byte	4,2,35,100,14
	.byte	'IRQ_FORCINT',0
	.word	214676
	.byte	4,2,35,104,14
	.byte	'IRQ_MODE',0
	.word	214749
	.byte	4,2,35,108,14
	.byte	'RST',0
	.word	214891
	.byte	4,2,35,112,14
	.byte	'EIRQ_EN',0
	.word	214539
	.byte	4,2,35,116,0,10
	.word	238805
	.byte	36
	.byte	'Ifx_GTM_BRC',0,18,219,57,3
	.word	239390
	.byte	11
	.byte	'_Ifx_GTM_BRIDGE',0,18,222,57,25,12,14
	.byte	'MODE',0
	.word	216664
	.byte	4,2,35,0,14
	.byte	'PTR1',0
	.word	216733
	.byte	4,2,35,4,14
	.byte	'PTR2',0
	.word	216802
	.byte	4,2,35,8,0,10
	.word	239416
	.byte	36
	.byte	'Ifx_GTM_BRIDGE',0,18,227,57,3
	.word	239481
	.byte	11
	.byte	'_Ifx_GTM_CMP',0,18,230,57,25,24,14
	.byte	'EN',0
	.word	217001
	.byte	4,2,35,0,14
	.byte	'IRQ_NOTIFY',0
	.word	217276
	.byte	4,2,35,4,14
	.byte	'IRQ_EN',0
	.word	217065
	.byte	4,2,35,8,14
	.byte	'IRQ_FORCINT',0
	.word	217133
	.byte	4,2,35,12,14
	.byte	'IRQ_MODE',0
	.word	217206
	.byte	4,2,35,16,14
	.byte	'EIRQ_EN',0
	.word	216932
	.byte	4,2,35,20,0,10
	.word	239510
	.byte	36
	.byte	'Ifx_GTM_CMP',0,18,238,57,3
	.word	239634
	.byte	15,24
	.word	235777
	.byte	16,5,0,10
	.word	239660
	.byte	10
	.word	235851
	.byte	10
	.word	235923
	.byte	15,24
	.word	235995
	.byte	16,2,0,10
	.word	239684
	.byte	10
	.word	236077
	.byte	11
	.byte	'_Ifx_GTM_CMU',0,18,241,57,25,72,14
	.byte	'CLK_EN',0
	.word	217565
	.byte	4,2,35,0,14
	.byte	'GCLK_NUM',0
	.word	217915
	.byte	4,2,35,4,14
	.byte	'GCLK_DEN',0
	.word	217845
	.byte	4,2,35,8,14
	.byte	'CLK0_5',0
	.word	239669
	.byte	24,2,35,12,14
	.byte	'CLK_6',0
	.word	239674
	.byte	4,2,35,36,14
	.byte	'CLK_7',0
	.word	239679
	.byte	4,2,35,40,14
	.byte	'ECLK',0
	.word	239693
	.byte	24,2,35,44,14
	.byte	'FXCLK',0
	.word	239698
	.byte	4,2,35,68,0,10
	.word	239703
	.byte	36
	.byte	'Ifx_GTM_CMU',0,18,251,57,3
	.word	239850
	.byte	15,44
	.word	628
	.byte	16,43,0,15,96
	.word	220877
	.byte	16,23,0,15,128,1
	.word	628
	.byte	16,127,0,15,96
	.word	222621
	.byte	16,23,0,15,96
	.word	220194
	.byte	16,23,0,15,96
	.word	221786
	.byte	16,23,0,15,96
	.word	220469
	.byte	16,23,0,15,96
	.word	222553
	.byte	16,23,0,15,128,2
	.word	223588
	.byte	16,63,0,15,128,2
	.word	224824
	.byte	16,63,0,15,128,2
	.word	218541
	.byte	16,63,0,15,128,2
	.word	220260
	.byte	16,63,0,15,128,8
	.word	628
	.byte	16,255,7,0,15,96
	.word	224757
	.byte	16,23,0,15,96
	.word	222687
	.byte	16,23,0,15,24
	.word	218111
	.byte	16,5,0,11
	.byte	'_Ifx_GTM_DPLL',0,18,254,57,25,152,30,14
	.byte	'CTRL_0',0
	.word	219599
	.byte	4,2,35,0,14
	.byte	'CTRL_1',0
	.word	219834
	.byte	4,2,35,4,14
	.byte	'CTRL_2',0
	.word	219987
	.byte	4,2,35,8,14
	.byte	'CTRL_3',0
	.word	220056
	.byte	4,2,35,12,14
	.byte	'CTRL_4',0
	.word	220125
	.byte	4,2,35,16,14
	.byte	'reserved_14',0
	.word	2626
	.byte	4,2,35,20,14
	.byte	'ACT_STA',0
	.word	218177
	.byte	4,2,35,24,14
	.byte	'OSW',0
	.word	222487
	.byte	4,2,35,28,14
	.byte	'AOSV_2',0
	.word	218609
	.byte	4,2,35,32,14
	.byte	'APT',0
	.word	218885
	.byte	4,2,35,36,14
	.byte	'APS',0
	.word	218678
	.byte	4,2,35,40,14
	.byte	'APT_2C',0
	.word	218951
	.byte	4,2,35,44,14
	.byte	'APS_1C3',0
	.word	218744
	.byte	4,2,35,48,14
	.byte	'NUTC',0
	.word	222420
	.byte	4,2,35,52,14
	.byte	'NUSC',0
	.word	222353
	.byte	4,2,35,56,14
	.byte	'NTI_CNT',0
	.word	222283
	.byte	4,2,35,60,14
	.byte	'IRQ_NOTIFY',0
	.word	221303
	.byte	4,2,35,64,14
	.byte	'IRQ_EN',0
	.word	221089
	.byte	4,2,35,68,14
	.byte	'IRQ_FORCINT',0
	.word	221158
	.byte	4,2,35,72,14
	.byte	'IRQ_MODE',0
	.word	221232
	.byte	4,2,35,76,14
	.byte	'EIRQ_EN',0
	.word	220671
	.byte	4,2,35,80,14
	.byte	'reserved_54',0
	.word	54018
	.byte	92,2,35,84,14
	.byte	'INC_CNT1',0
	.word	220947
	.byte	4,3,35,176,1,14
	.byte	'INC_CNT2',0
	.word	221018
	.byte	4,3,35,180,1,14
	.byte	'APT_SYNC',0
	.word	219020
	.byte	4,3,35,184,1,14
	.byte	'APS_SYNC',0
	.word	218814
	.byte	4,3,35,188,1,14
	.byte	'TBU_TS0_T',0
	.word	224007
	.byte	4,3,35,192,1,14
	.byte	'TBU_TS0_S',0
	.word	223935
	.byte	4,3,35,196,1,14
	.byte	'ADD_IN_LD1',0
	.word	218395
	.byte	4,3,35,200,1,14
	.byte	'ADD_IN_LD2',0
	.word	218468
	.byte	4,3,35,204,1,14
	.byte	'reserved_D0',0
	.word	239876
	.byte	44,3,35,208,1,14
	.byte	'STATUS',0
	.word	223866
	.byte	4,3,35,252,1,14
	.byte	'ID_PMTR',0
	.word	239885
	.byte	96,3,35,128,2,14
	.byte	'reserved_160',0
	.word	239894
	.byte	128,1,3,35,224,2,14
	.byte	'CTRL_0_SHADOW_TRIGGER',0
	.word	219750
	.byte	4,3,35,224,3,14
	.byte	'CTRL_0_SHADOW_STATE',0
	.word	219668
	.byte	4,3,35,228,3,14
	.byte	'CTRL_1_SHADOW_TRIGGER',0
	.word	219903
	.byte	4,3,35,232,3,14
	.byte	'CRTL_1_SHADOW_STATE',0
	.word	219517
	.byte	4,3,35,236,3,14
	.byte	'reserved_1F0',0
	.word	4785
	.byte	12,3,35,240,3,14
	.byte	'RAM_INI',0
	.word	223230
	.byte	4,3,35,252,3,14
	.byte	'PSA',0
	.word	239904
	.byte	96,3,35,128,4,14
	.byte	'reserved_260',0
	.word	31924
	.byte	32,3,35,224,4,14
	.byte	'DLA',0
	.word	239913
	.byte	96,3,35,128,5,14
	.byte	'reserved_2E0',0
	.word	31924
	.byte	32,3,35,224,5,14
	.byte	'NA',0
	.word	239922
	.byte	96,3,35,128,6,14
	.byte	'reserved_360',0
	.word	31924
	.byte	32,3,35,224,6,14
	.byte	'DTA',0
	.word	239931
	.byte	96,3,35,128,7,14
	.byte	'reserved_3E0',0
	.word	31924
	.byte	32,3,35,224,7,14
	.byte	'TS_T_0',0
	.word	224619
	.byte	4,3,35,128,8,14
	.byte	'TS_T_1',0
	.word	224688
	.byte	4,3,35,132,8,14
	.byte	'FTV_T',0
	.word	220809
	.byte	4,3,35,136,8,14
	.byte	'reserved_40C',0
	.word	2626
	.byte	4,3,35,140,8,14
	.byte	'TS_S_0',0
	.word	224481
	.byte	4,3,35,144,8,14
	.byte	'TS_S_1',0
	.word	224550
	.byte	4,3,35,148,8,14
	.byte	'FTV_S',0
	.word	220741
	.byte	4,3,35,152,8,14
	.byte	'reserved_41C',0
	.word	2626
	.byte	4,3,35,156,8,14
	.byte	'THMI',0
	.word	224146
	.byte	4,3,35,160,8,14
	.byte	'THMA',0
	.word	224079
	.byte	4,3,35,164,8,14
	.byte	'THVAL',0
	.word	224213
	.byte	4,3,35,168,8,14
	.byte	'reserved_42C',0
	.word	2626
	.byte	4,3,35,172,8,14
	.byte	'TOV',0
	.word	224347
	.byte	4,3,35,176,8,14
	.byte	'TOV_S',0
	.word	224413
	.byte	4,3,35,180,8,14
	.byte	'ADD_IN_CAL1',0
	.word	218247
	.byte	4,3,35,184,8,14
	.byte	'ADD_IN_CAL2',0
	.word	218321
	.byte	4,3,35,188,8,14
	.byte	'MPVAL1',0
	.word	221648
	.byte	4,3,35,192,8,14
	.byte	'MPVAL2',0
	.word	221717
	.byte	4,3,35,196,8,14
	.byte	'NMB_T_TAR',0
	.word	222135
	.byte	4,3,35,200,8,14
	.byte	'NMB_T_TAR_OLD',0
	.word	222207
	.byte	4,3,35,204,8,14
	.byte	'NMB_S_TAR',0
	.word	221919
	.byte	4,3,35,208,8,14
	.byte	'NMB_S_TAR_OLD',0
	.word	221991
	.byte	4,3,35,212,8,14
	.byte	'reserved_458',0
	.word	4445
	.byte	8,3,35,216,8,14
	.byte	'RCDT_TX',0
	.word	223444
	.byte	4,3,35,224,8,14
	.byte	'RCDT_SX',0
	.word	223300
	.byte	4,3,35,228,8,14
	.byte	'RCDT_TX_NOM',0
	.word	223514
	.byte	4,3,35,232,8,14
	.byte	'RCDT_SX_NOM',0
	.word	223370
	.byte	4,3,35,236,8,14
	.byte	'RDT_T_ACT',0
	.word	223728
	.byte	4,3,35,240,8,14
	.byte	'RDT_S_ACT',0
	.word	223656
	.byte	4,3,35,244,8,14
	.byte	'DT_T_ACT',0
	.word	220398
	.byte	4,3,35,248,8,14
	.byte	'DT_S_ACT',0
	.word	220327
	.byte	4,3,35,252,8,14
	.byte	'EDT_T',0
	.word	220603
	.byte	4,3,35,128,9,14
	.byte	'MEDT_T',0
	.word	221445
	.byte	4,3,35,132,9,14
	.byte	'EDT_S',0
	.word	220535
	.byte	4,3,35,136,9,14
	.byte	'MEDT_S',0
	.word	221376
	.byte	4,3,35,140,9,14
	.byte	'CDT_TX',0
	.word	219233
	.byte	4,3,35,144,9,14
	.byte	'CDT_SX',0
	.word	219091
	.byte	4,3,35,148,9,14
	.byte	'CDT_TX_NOM',0
	.word	219302
	.byte	4,3,35,152,9,14
	.byte	'CDT_SX_NOM',0
	.word	219160
	.byte	4,3,35,156,9,14
	.byte	'TLR',0
	.word	224281
	.byte	4,3,35,160,9,14
	.byte	'SLR',0
	.word	223800
	.byte	4,3,35,164,9,14
	.byte	'reserved_4A8',0
	.word	84769
	.byte	88,3,35,168,9,14
	.byte	'PDT_T',0
	.word	239940
	.byte	96,3,35,128,10,14
	.byte	'reserved_560',0
	.word	84787
	.byte	96,3,35,224,10,14
	.byte	'MLS1',0
	.word	221514
	.byte	4,3,35,192,11,14
	.byte	'MLS2',0
	.word	221581
	.byte	4,3,35,196,11,14
	.byte	'CNT_NUM1',0
	.word	219375
	.byte	4,3,35,200,11,14
	.byte	'CNT_NUM2',0
	.word	219446
	.byte	4,3,35,204,11,14
	.byte	'PVT',0
	.word	223164
	.byte	4,3,35,208,11,14
	.byte	'reserved_5D4',0
	.word	4785
	.byte	12,3,35,212,11,14
	.byte	'PSTC',0
	.word	222959
	.byte	4,3,35,224,11,14
	.byte	'PSSC',0
	.word	222754
	.byte	4,3,35,228,11,14
	.byte	'PSTM_0',0
	.word	223026
	.byte	4,3,35,232,11,14
	.byte	'PSTM_1',0
	.word	223095
	.byte	4,3,35,236,11,14
	.byte	'PSSM_0',0
	.word	222821
	.byte	4,3,35,240,11,14
	.byte	'PSSM_1',0
	.word	222890
	.byte	4,3,35,244,11,14
	.byte	'NMB_T',0
	.word	222067
	.byte	4,3,35,248,11,14
	.byte	'NMB_S',0
	.word	221851
	.byte	4,3,35,252,11,14
	.byte	'RDT_S',0
	.word	239949
	.byte	128,2,3,35,128,12,14
	.byte	'TSF_S',0
	.word	239959
	.byte	128,2,3,35,128,14,14
	.byte	'ADT_S',0
	.word	239969
	.byte	128,2,3,35,128,16,14
	.byte	'DT_S',0
	.word	239979
	.byte	128,2,3,35,128,18,14
	.byte	'reserved_A00',0
	.word	239989
	.byte	128,8,3,35,128,20,14
	.byte	'TSAC',0
	.word	240000
	.byte	96,3,35,128,28,14
	.byte	'reserved_E60',0
	.word	31924
	.byte	32,3,35,224,28,14
	.byte	'PSAC',0
	.word	240009
	.byte	96,3,35,128,29,14
	.byte	'reserved_EE0',0
	.word	31924
	.byte	32,3,35,224,29,14
	.byte	'ACB',0
	.word	240018
	.byte	24,3,35,128,30,0,10
	.word	240027
	.byte	36
	.byte	'Ifx_GTM_DPLL',0,18,244,58,3
	.word	242204
	.byte	15,32
	.word	236149
	.byte	16,7,0,10
	.word	242231
	.byte	15,32
	.word	236228
	.byte	16,7,0,10
	.word	242245
	.byte	11
	.byte	'_Ifx_GTM_F2A',0,18,247,58,25,68,14
	.byte	'RD_CH',0
	.word	242240
	.byte	32,2,35,0,14
	.byte	'STR_CH',0
	.word	242254
	.byte	32,2,35,32,14
	.byte	'ENABLE',0
	.word	225088
	.byte	4,2,35,64,0,10
	.word	242259
	.byte	36
	.byte	'Ifx_GTM_F2A',0,18,252,58,3
	.word	242326
	.byte	15,128,4
	.word	236305
	.byte	16,7,0,10
	.word	242352
	.byte	11
	.byte	'_Ifx_GTM_FIFO',0,18,255,58,25,128,4,14
	.byte	'CH',0
	.word	242362
	.byte	128,4,2,35,0,0,10
	.word	242367
	.byte	36
	.byte	'Ifx_GTM_FIFO',0,18,130,59,3
	.word	242402
	.byte	11
	.byte	'_Ifx_GTM_ICM',0,18,133,59,25,68,14
	.byte	'IRQG_0',0
	.word	226343
	.byte	4,2,35,0,14
	.byte	'IRQG_1',0
	.word	226411
	.byte	4,2,35,4,14
	.byte	'IRQG_2',0
	.word	226479
	.byte	4,2,35,8,14
	.byte	'reserved_C',0
	.word	2626
	.byte	4,2,35,12,14
	.byte	'IRQG_4',0
	.word	226547
	.byte	4,2,35,16,14
	.byte	'reserved_14',0
	.word	2626
	.byte	4,2,35,20,14
	.byte	'IRQG_6',0
	.word	226615
	.byte	4,2,35,24,14
	.byte	'reserved_1C',0
	.word	4445
	.byte	8,2,35,28,14
	.byte	'IRQG_9',0
	.word	226683
	.byte	4,2,35,36,14
	.byte	'reserved_28',0
	.word	4445
	.byte	8,2,35,40,14
	.byte	'IRQG_MEI',0
	.word	226964
	.byte	4,2,35,48,14
	.byte	'IRQG_CEI0',0
	.word	226751
	.byte	4,2,35,52,14
	.byte	'IRQG_CEI1',0
	.word	226822
	.byte	4,2,35,56,14
	.byte	'reserved_3C',0
	.word	2626
	.byte	4,2,35,60,14
	.byte	'IRQG_CEI3',0
	.word	226893
	.byte	4,2,35,64,0,10
	.word	242429
	.byte	36
	.byte	'Ifx_GTM_ICM',0,18,150,59,3
	.word	242724
	.byte	15,12
	.word	237109
	.byte	16,2,0,10
	.word	242750
	.byte	10
	.word	237033
	.byte	10
	.word	236717
	.byte	10
	.word	236628
	.byte	10
	.word	236857
	.byte	10
	.word	236940
	.byte	11
	.byte	'_Ifx_GTM_INOUTSEL',0,18,153,59,25,156,1,14
	.byte	'TIM',0
	.word	242759
	.byte	12,2,35,0,14
	.byte	'reserved_C',0
	.word	113660
	.byte	20,2,35,12,14
	.byte	'T',0
	.word	242764
	.byte	40,2,35,32,14
	.byte	'reserved_48',0
	.word	48567
	.byte	36,2,35,72,14
	.byte	'DSADC',0
	.word	242769
	.byte	24,2,35,108,14
	.byte	'reserved_84',0
	.word	4785
	.byte	12,3,35,132,1,14
	.byte	'CAN',0
	.word	242774
	.byte	4,3,35,144,1,14
	.byte	'PSI5',0
	.word	242779
	.byte	4,3,35,148,1,14
	.byte	'PSI5S',0
	.word	242784
	.byte	4,3,35,152,1,0,10
	.word	242789
	.byte	36
	.byte	'Ifx_GTM_INOUTSEL',0,18,164,59,3
	.word	242962
	.byte	10
	.word	237510
	.byte	10
	.word	237188
	.byte	10
	.word	237188
	.byte	10
	.word	237188
	.byte	10
	.word	237188
	.byte	10
	.word	237188
	.byte	10
	.word	237188
	.byte	10
	.word	237188
	.byte	15,128,24
	.word	628
	.byte	16,255,23,0,11
	.byte	'_Ifx_GTM_MCS',0,18,167,59,25,128,32,14
	.byte	'CH0',0
	.word	242993
	.byte	88,2,35,0,14
	.byte	'reserved_58',0
	.word	51612
	.byte	28,2,35,88,14
	.byte	'CTRL',0
	.word	229415
	.byte	4,2,35,116,14
	.byte	'RST',0
	.word	229546
	.byte	4,2,35,120,14
	.byte	'ERR',0
	.word	229481
	.byte	4,2,35,124,14
	.byte	'CH1',0
	.word	242998
	.byte	128,1,3,35,128,1,14
	.byte	'CH2',0
	.word	243003
	.byte	128,1,3,35,128,2,14
	.byte	'CH3',0
	.word	243008
	.byte	128,1,3,35,128,3,14
	.byte	'CH4',0
	.word	243013
	.byte	128,1,3,35,128,4,14
	.byte	'CH5',0
	.word	243018
	.byte	128,1,3,35,128,5,14
	.byte	'CH6',0
	.word	243023
	.byte	128,1,3,35,128,6,14
	.byte	'CH7',0
	.word	243028
	.byte	128,1,3,35,128,7,14
	.byte	'reserved_400',0
	.word	243033
	.byte	128,24,3,35,128,8,0,10
	.word	243044
	.byte	36
	.byte	'Ifx_GTM_MCS',0,18,182,59,3
	.word	243268
	.byte	11
	.byte	'_Ifx_GTM_MON',0,18,185,59,25,8,14
	.byte	'STATUS',0
	.word	229818
	.byte	4,2,35,0,14
	.byte	'ACTIVITY_0',0
	.word	229746
	.byte	4,2,35,4,0,10
	.word	243294
	.byte	36
	.byte	'Ifx_GTM_MON',0,18,189,59,3
	.word	243350
	.byte	11
	.byte	'_Ifx_GTM_MSCIN',0,18,192,59,25,8,14
	.byte	'INLCON',0
	.word	230027
	.byte	4,2,35,0,14
	.byte	'INHCON',0
	.word	229957
	.byte	4,2,35,4,0,10
	.word	243376
	.byte	36
	.byte	'Ifx_GTM_MSCIN',0,18,196,59,3
	.word	243430
	.byte	11
	.byte	'_Ifx_GTM_MSCSET',0,18,199,59,25,16,14
	.byte	'CON0',0
	.word	230097
	.byte	4,2,35,0,14
	.byte	'CON1',0
	.word	230166
	.byte	4,2,35,4,14
	.byte	'CON2',0
	.word	230235
	.byte	4,2,35,8,14
	.byte	'CON3',0
	.word	230304
	.byte	4,2,35,12,0,10
	.word	243458
	.byte	36
	.byte	'Ifx_GTM_MSCSET',0,18,205,59,3
	.word	243537
	.byte	15,32
	.word	231620
	.byte	16,7,0,11
	.byte	'_Ifx_GTM_SPE',0,18,208,59,25,128,1,14
	.byte	'CTRL_STAT',0
	.word	231127
	.byte	4,2,35,0,14
	.byte	'PAT',0
	.word	231689
	.byte	4,2,35,4,14
	.byte	'OUT_PAT',0
	.word	243566
	.byte	32,2,35,8,14
	.byte	'OUT_CTRL',0
	.word	231550
	.byte	4,2,35,40,14
	.byte	'IRQ_NOTIFY',0
	.word	231478
	.byte	4,2,35,44,14
	.byte	'IRQ_EN',0
	.word	231267
	.byte	4,2,35,48,14
	.byte	'IRQ_FORCINT',0
	.word	231335
	.byte	4,2,35,52,14
	.byte	'IRQ_MODE',0
	.word	231408
	.byte	4,2,35,56,14
	.byte	'EIRQ_EN',0
	.word	231198
	.byte	4,2,35,60,14
	.byte	'CNT',0
	.word	231062
	.byte	4,2,35,64,14
	.byte	'CMP',0
	.word	230997
	.byte	4,2,35,68,14
	.byte	'reserved_48',0
	.word	85511
	.byte	56,2,35,72,0,10
	.word	243575
	.byte	36
	.byte	'Ifx_GTM_SPE',0,18,222,59,3
	.word	243802
	.byte	11
	.byte	'_Ifx_GTM_TBU',0,18,225,59,25,28,14
	.byte	'CHEN',0
	.word	232174
	.byte	4,2,35,0,14
	.byte	'CH0_CTRL',0
	.word	231824
	.byte	4,2,35,4,14
	.byte	'CH0_BASE',0
	.word	231754
	.byte	4,2,35,8,14
	.byte	'CH1_CTRL',0
	.word	231964
	.byte	4,2,35,12,14
	.byte	'CH1_BASE',0
	.word	231894
	.byte	4,2,35,16,14
	.byte	'CH2_CTRL',0
	.word	232104
	.byte	4,2,35,20,14
	.byte	'CH2_BASE',0
	.word	232034
	.byte	4,2,35,24,0,10
	.word	243828
	.byte	36
	.byte	'Ifx_GTM_TBU',0,18,234,59,3
	.word	243970
	.byte	10
	.word	237840
	.byte	10
	.word	237840
	.byte	10
	.word	237840
	.byte	10
	.word	237840
	.byte	10
	.word	237840
	.byte	10
	.word	237840
	.byte	10
	.word	237840
	.byte	10
	.word	237840
	.byte	15,136,8
	.word	628
	.byte	16,135,8,0,11
	.byte	'_Ifx_GTM_TIM',0,18,237,59,25,128,16,14
	.byte	'CH0',0
	.word	243996
	.byte	120,2,35,0,14
	.byte	'IN_SRC',0
	.word	233442
	.byte	4,2,35,120,14
	.byte	'RST',0
	.word	233510
	.byte	4,2,35,124,14
	.byte	'CH1',0
	.word	244001
	.byte	120,3,35,128,1,14
	.byte	'reserved_F8',0
	.word	4445
	.byte	8,3,35,248,1,14
	.byte	'CH2',0
	.word	244006
	.byte	120,3,35,128,2,14
	.byte	'reserved_178',0
	.word	4445
	.byte	8,3,35,248,2,14
	.byte	'CH3',0
	.word	244011
	.byte	120,3,35,128,3,14
	.byte	'reserved_1F8',0
	.word	4445
	.byte	8,3,35,248,3,14
	.byte	'CH4',0
	.word	244016
	.byte	120,3,35,128,4,14
	.byte	'reserved_278',0
	.word	4445
	.byte	8,3,35,248,4,14
	.byte	'CH5',0
	.word	244021
	.byte	120,3,35,128,5,14
	.byte	'reserved_2F8',0
	.word	4445
	.byte	8,3,35,248,5,14
	.byte	'CH6',0
	.word	244026
	.byte	120,3,35,128,6,14
	.byte	'reserved_378',0
	.word	4445
	.byte	8,3,35,248,6,14
	.byte	'CH7',0
	.word	244031
	.byte	120,3,35,128,7,14
	.byte	'reserved_3F8',0
	.word	244036
	.byte	136,8,3,35,248,7,0,10
	.word	244047
	.byte	36
	.byte	'Ifx_GTM_TIM',0,18,128,60,3
	.word	244369
	.byte	10
	.word	238163
	.byte	10
	.word	238163
	.byte	10
	.word	238163
	.byte	10
	.word	238163
	.byte	10
	.word	238163
	.byte	10
	.word	238163
	.byte	10
	.word	238163
	.byte	10
	.word	238163
	.byte	10
	.word	238163
	.byte	10
	.word	238163
	.byte	10
	.word	238163
	.byte	10
	.word	238163
	.byte	10
	.word	238163
	.byte	10
	.word	238163
	.byte	10
	.word	238163
	.byte	10
	.word	238163
	.byte	15,144,8
	.word	628
	.byte	16,143,8,0,11
	.byte	'_Ifx_GTM_TOM',0,18,131,60,25,128,16,14
	.byte	'CH0',0
	.word	244395
	.byte	48,2,35,0,14
	.byte	'TGC0_GLB_CTRL',0
	.word	234651
	.byte	4,2,35,48,14
	.byte	'TGC0_ACT_TB',0
	.word	234348
	.byte	4,2,35,52,14
	.byte	'TGC0_FUPD_CTRL',0
	.word	234575
	.byte	4,2,35,56,14
	.byte	'TGC0_INT_TRIG',0
	.word	234726
	.byte	4,2,35,60,14
	.byte	'CH1',0
	.word	244400
	.byte	48,2,35,64,14
	.byte	'TGC0_ENDIS_CTRL',0
	.word	234421
	.byte	4,2,35,112,14
	.byte	'TGC0_ENDIS_STAT',0
	.word	234498
	.byte	4,2,35,116,14
	.byte	'TGC0_OUTEN_CTRL',0
	.word	234801
	.byte	4,2,35,120,14
	.byte	'TGC0_OUTEN_STAT',0
	.word	234878
	.byte	4,2,35,124,14
	.byte	'CH2',0
	.word	244405
	.byte	48,3,35,128,1,14
	.byte	'reserved_B0',0
	.word	29216
	.byte	16,3,35,176,1,14
	.byte	'CH3',0
	.word	244410
	.byte	48,3,35,192,1,14
	.byte	'reserved_F0',0
	.word	29216
	.byte	16,3,35,240,1,14
	.byte	'CH4',0
	.word	244415
	.byte	48,3,35,128,2,14
	.byte	'reserved_130',0
	.word	29216
	.byte	16,3,35,176,2,14
	.byte	'CH5',0
	.word	244420
	.byte	48,3,35,192,2,14
	.byte	'reserved_170',0
	.word	29216
	.byte	16,3,35,240,2,14
	.byte	'CH6',0
	.word	244425
	.byte	48,3,35,128,3,14
	.byte	'reserved_1B0',0
	.word	29216
	.byte	16,3,35,176,3,14
	.byte	'CH7',0
	.word	244430
	.byte	48,3,35,192,3,14
	.byte	'reserved_1F0',0
	.word	29216
	.byte	16,3,35,240,3,14
	.byte	'CH8',0
	.word	244435
	.byte	48,3,35,128,4,14
	.byte	'TGC1_GLB_CTRL',0
	.word	235258
	.byte	4,3,35,176,4,14
	.byte	'TGC1_ACT_TB',0
	.word	234955
	.byte	4,3,35,180,4,14
	.byte	'TGC1_FUPD_CTRL',0
	.word	235182
	.byte	4,3,35,184,4,14
	.byte	'TGC1_INT_TRIG',0
	.word	235333
	.byte	4,3,35,188,4,14
	.byte	'CH9',0
	.word	244440
	.byte	48,3,35,192,4,14
	.byte	'TGC1_ENDIS_CTRL',0
	.word	235028
	.byte	4,3,35,240,4,14
	.byte	'TGC1_ENDIS_STAT',0
	.word	235105
	.byte	4,3,35,244,4,14
	.byte	'TGC1_OUTEN_CTRL',0
	.word	235408
	.byte	4,3,35,248,4,14
	.byte	'TGC1_OUTEN_STAT',0
	.word	235485
	.byte	4,3,35,252,4,14
	.byte	'CH10',0
	.word	244445
	.byte	48,3,35,128,5,14
	.byte	'reserved_2B0',0
	.word	29216
	.byte	16,3,35,176,5,14
	.byte	'CH11',0
	.word	244450
	.byte	48,3,35,192,5,14
	.byte	'reserved_2F0',0
	.word	29216
	.byte	16,3,35,240,5,14
	.byte	'CH12',0
	.word	244455
	.byte	48,3,35,128,6,14
	.byte	'reserved_330',0
	.word	29216
	.byte	16,3,35,176,6,14
	.byte	'CH13',0
	.word	244460
	.byte	48,3,35,192,6,14
	.byte	'reserved_370',0
	.word	29216
	.byte	16,3,35,240,6,14
	.byte	'CH14',0
	.word	244465
	.byte	48,3,35,128,7,14
	.byte	'reserved_3B0',0
	.word	29216
	.byte	16,3,35,176,7,14
	.byte	'CH15',0
	.word	244470
	.byte	48,3,35,192,7,14
	.byte	'reserved_3F0',0
	.word	244475
	.byte	144,8,3,35,240,7,0,10
	.word	244486
	.byte	36
	.byte	'Ifx_GTM_TOM',0,18,177,60,3
	.word	245400
	.byte	10
	.word	239416
	.byte	15,12
	.word	232240
	.byte	16,2,0,10
	.word	243828
	.byte	15,100
	.word	628
	.byte	16,99,0,10
	.word	243294
	.byte	10
	.word	239510
	.byte	15,104
	.word	628
	.byte	16,103,0,10
	.word	238479
	.byte	10
	.word	239703
	.byte	15,184,1
	.word	628
	.byte	16,183,1,0,10
	.word	238805
	.byte	15,136,3
	.word	628
	.byte	16,135,3,0,10
	.word	242429
	.byte	15,128,2
	.word	243575
	.byte	16,1,0,10
	.word	245515
	.byte	15,128,12
	.word	628
	.byte	16,255,11,0,15,60
	.word	628
	.byte	16,59,0,15,188,1
	.word	628
	.byte	16,187,1,0,15,128,48
	.word	244047
	.byte	16,2,0,10
	.word	245561
	.byte	15,128,176,1
	.word	628
	.byte	16,255,175,1,0,15,128,32
	.word	244486
	.byte	16,1,0,10
	.word	245589
	.byte	15,128,128,1
	.word	628
	.byte	16,255,127,0,15,128,64
	.word	32190
	.byte	16,3,0,10
	.word	245616
	.byte	15,128,160,2
	.word	628
	.byte	16,255,159,2,0,10
	.word	242259
	.byte	10
	.word	238419
	.byte	15,128,6
	.word	628
	.byte	16,255,5,0,10
	.word	242367
	.byte	15,128,244,3
	.word	628
	.byte	16,255,243,3,0,10
	.word	240027
	.byte	15,232,225,1
	.word	628
	.byte	16,231,225,1,0,15,128,96
	.word	243044
	.byte	16,2,0,10
	.word	245701
	.byte	15,128,154,27
	.word	628
	.byte	16,255,153,27,0,10
	.word	242789
	.byte	15,12
	.word	235562
	.byte	16,2,0,15,12
	.word	218047
	.byte	16,2,0,15,64
	.word	243458
	.byte	16,3,0,10
	.word	245752
	.byte	15,16
	.word	243376
	.byte	16,1,0,10
	.word	245766
	.byte	11
	.byte	'_Ifx_GTM',0,18,190,60,25,128,128,40,14
	.byte	'REV',0
	.word	230875
	.byte	4,2,35,0,14
	.byte	'RST',0
	.word	230936
	.byte	4,2,35,4,14
	.byte	'CTRL',0
	.word	217985
	.byte	4,2,35,8,14
	.byte	'AEI_ADDR_XPT',0
	.word	212685
	.byte	4,2,35,12,14
	.byte	'IRQ_NOTIFY',0
	.word	227776
	.byte	4,2,35,16,14
	.byte	'IRQ_EN',0
	.word	227577
	.byte	4,2,35,20,14
	.byte	'IRQ_FORCINT',0
	.word	227641
	.byte	4,2,35,24,14
	.byte	'IRQ_MODE',0
	.word	227710
	.byte	4,2,35,28,14
	.byte	'EIRQ_EN',0
	.word	225023
	.byte	4,2,35,32,14
	.byte	'reserved_24',0
	.word	4785
	.byte	12,2,35,36,14
	.byte	'BRIDGE',0
	.word	245426
	.byte	12,2,35,48,14
	.byte	'reserved_3C',0
	.word	2626
	.byte	4,2,35,60,14
	.byte	'TIM_AUX_IN_SRC',0
	.word	245431
	.byte	12,2,35,64,14
	.byte	'reserved_4C',0
	.word	81274
	.byte	180,1,2,35,76,14
	.byte	'TBU',0
	.word	245440
	.byte	28,3,35,128,2,14
	.byte	'reserved_11C',0
	.word	245445
	.byte	100,3,35,156,2,14
	.byte	'MON',0
	.word	245454
	.byte	8,3,35,128,3,14
	.byte	'reserved_188',0
	.word	55224
	.byte	120,3,35,136,3,14
	.byte	'CMP',0
	.word	245459
	.byte	24,3,35,128,4,14
	.byte	'reserved_218',0
	.word	245464
	.byte	104,3,35,152,4,14
	.byte	'ARU',0
	.word	245473
	.byte	52,3,35,128,5,14
	.byte	'reserved_2B4',0
	.word	8102
	.byte	76,3,35,180,5,14
	.byte	'CMU',0
	.word	245478
	.byte	72,3,35,128,6,14
	.byte	'reserved_348',0
	.word	245483
	.byte	184,1,3,35,200,6,14
	.byte	'BRC',0
	.word	245494
	.byte	120,3,35,128,8,14
	.byte	'reserved_478',0
	.word	245499
	.byte	136,3,3,35,248,8,14
	.byte	'ICM',0
	.word	245510
	.byte	68,3,35,128,12,14
	.byte	'reserved_644',0
	.word	81089
	.byte	188,3,3,35,196,12,14
	.byte	'SPE',0
	.word	245525
	.byte	128,2,3,35,128,16,14
	.byte	'reserved_900',0
	.word	245530
	.byte	128,12,3,35,128,18,14
	.byte	'MAP_CTRL',0
	.word	228035
	.byte	4,3,35,128,30,14
	.byte	'reserved_F04',0
	.word	245541
	.byte	60,3,35,132,30,14
	.byte	'MCFG_CTRL',0
	.word	228101
	.byte	4,3,35,192,30,14
	.byte	'reserved_F44',0
	.word	245550
	.byte	188,1,3,35,196,30,14
	.byte	'TIM',0
	.word	245571
	.byte	128,48,3,35,128,32,14
	.byte	'reserved_2800',0
	.word	245576
	.byte	128,176,1,3,35,128,80,14
	.byte	'TOM',0
	.word	245599
	.byte	128,32,4,35,128,128,2,14
	.byte	'reserved_9000',0
	.word	245604
	.byte	128,128,1,4,35,128,160,2,14
	.byte	'ATOM',0
	.word	245626
	.byte	128,64,4,35,128,160,3,14
	.byte	'reserved_F000',0
	.word	245631
	.byte	128,160,2,4,35,128,224,3,14
	.byte	'F2A0',0
	.word	245644
	.byte	68,4,35,128,128,6,14
	.byte	'reserved_18044',0
	.word	245541
	.byte	60,4,35,196,128,6,14
	.byte	'AFD0',0
	.word	245649
	.byte	128,1,4,35,128,129,6,14
	.byte	'reserved_18100',0
	.word	245654
	.byte	128,6,4,35,128,130,6,14
	.byte	'FIFO0',0
	.word	245665
	.byte	128,4,4,35,128,136,6,14
	.byte	'reserved_18600',0
	.word	245670
	.byte	128,244,3,4,35,128,140,6,14
	.byte	'DPLL',0
	.word	245683
	.byte	152,30,4,35,128,128,10,14
	.byte	'reserved_28F18',0
	.word	245688
	.byte	232,225,1,4,35,152,158,10,14
	.byte	'MCS',0
	.word	245711
	.byte	128,96,4,35,128,128,12,14
	.byte	'reserved_33000',0
	.word	245716
	.byte	128,154,27,4,35,128,224,12,14
	.byte	'CLC',0
	.word	216871
	.byte	4,4,35,128,250,39,14
	.byte	'reserved_9FD04',0
	.word	4785
	.byte	12,4,35,132,250,39,14
	.byte	'INOUTSEL',0
	.word	245729
	.byte	156,1,4,35,144,250,39,14
	.byte	'reserved_9FDAC',0
	.word	2626
	.byte	4,4,35,172,251,39,14
	.byte	'ADCTRIG0OUT0',0
	.word	212545
	.byte	4,4,35,176,251,39,14
	.byte	'reserved_9FDB4',0
	.word	2626
	.byte	4,4,35,180,251,39,14
	.byte	'ADCTRIG1OUT0',0
	.word	212615
	.byte	4,4,35,184,251,39,14
	.byte	'reserved_9FDBC',0
	.word	4445
	.byte	8,4,35,188,251,39,14
	.byte	'OTBU0T',0
	.word	230495
	.byte	4,4,35,196,251,39,14
	.byte	'OTBU1T',0
	.word	230559
	.byte	4,4,35,200,251,39,14
	.byte	'OTBU2T',0
	.word	230623
	.byte	4,4,35,204,251,39,14
	.byte	'OTSS',0
	.word	230813
	.byte	4,4,35,208,251,39,14
	.byte	'OTSC0',0
	.word	230687
	.byte	4,4,35,212,251,39,14
	.byte	'OTSC1',0
	.word	230750
	.byte	4,4,35,216,251,39,14
	.byte	'ODA',0
	.word	230434
	.byte	4,4,35,220,251,39,14
	.byte	'reserved_9FDE0',0
	.word	4445
	.byte	8,4,35,224,251,39,14
	.byte	'OCS',0
	.word	230373
	.byte	4,4,35,232,251,39,14
	.byte	'KRSTCLR',0
	.word	227970
	.byte	4,4,35,236,251,39,14
	.byte	'KRST1',0
	.word	227907
	.byte	4,4,35,240,251,39,14
	.byte	'KRST0',0
	.word	227844
	.byte	4,4,35,244,251,39,14
	.byte	'ACCEN1',0
	.word	212481
	.byte	4,4,35,248,251,39,14
	.byte	'ACCEN0',0
	.word	212417
	.byte	4,4,35,252,251,39,14
	.byte	'DXOUTCON',0
	.word	224957
	.byte	4,4,35,128,252,39,14
	.byte	'TRIGOUT0',0
	.word	245734
	.byte	12,4,35,132,252,39,14
	.byte	'reserved_9FE10',0
	.word	22855
	.byte	52,4,35,144,252,39,14
	.byte	'TRIGOUT1',0
	.word	245734
	.byte	12,4,35,196,252,39,14
	.byte	'reserved_9FE50',0
	.word	31924
	.byte	32,4,35,208,252,39,14
	.byte	'MCSINTSTAT',0
	.word	229678
	.byte	4,4,35,240,252,39,14
	.byte	'MCSINTCLR',0
	.word	229611
	.byte	4,4,35,244,252,39,14
	.byte	'reserved_9FE78',0
	.word	3816
	.byte	24,4,35,248,252,39,14
	.byte	'DXINCON',0
	.word	224892
	.byte	4,4,35,144,253,39,14
	.byte	'DATAIN0',0
	.word	245743
	.byte	12,4,35,148,253,39,14
	.byte	'reserved_9FEA0',0
	.word	22855
	.byte	52,4,35,160,253,39,14
	.byte	'DATAIN1',0
	.word	245743
	.byte	12,4,35,212,253,39,14
	.byte	'reserved_9FEE0',0
	.word	31924
	.byte	32,4,35,224,253,39,14
	.byte	'MSCSET_1S',0
	.word	245761
	.byte	64,4,35,128,254,39,14
	.byte	'reserved_9FF40',0
	.word	31924
	.byte	32,4,35,192,254,39,14
	.byte	'MSCIN',0
	.word	245775
	.byte	16,4,35,224,254,39,14
	.byte	'MSC0INLEXTCON',0
	.word	229886
	.byte	4,4,35,240,254,39,14
	.byte	'reserved_9FF74',0
	.word	55929
	.byte	140,1,4,35,244,254,39,0,10
	.word	245780
	.byte	36
	.byte	'Ifx_GTM',0,18,154,61,3
	.word	247635
	.byte	10
	.word	238163
	.byte	11
	.byte	'IfxGtm_Tom_TGC',0,19,197,2,8,80,14
	.byte	'GLB_CTRL',0
	.word	234651
	.byte	4,2,35,0,14
	.byte	'ACT_TB',0
	.word	234348
	.byte	4,2,35,4,14
	.byte	'FUPD_CTRL',0
	.word	234575
	.byte	4,2,35,8,14
	.byte	'INT_TRIG',0
	.word	234726
	.byte	4,2,35,12,14
	.byte	'xxxCH1',0
	.word	247657
	.byte	48,2,35,16,14
	.byte	'ENDIS_CTRL',0
	.word	234421
	.byte	4,2,35,64,14
	.byte	'ENDIS_STAT',0
	.word	234498
	.byte	4,2,35,68,14
	.byte	'OUTEN_CTRL',0
	.word	234801
	.byte	4,2,35,72,14
	.byte	'OUTEN_STAT',0
	.word	234878
	.byte	4,2,35,76,0,10
	.word	247662
	.byte	36
	.byte	'Ifx_GTM_TOM_TGC',0,19,202,1,40
	.word	247851
	.byte	17,19,212,1,9,1,18
	.byte	'IfxGtm_Atom_0',0,0,18
	.byte	'IfxGtm_Atom_1',0,1,18
	.byte	'IfxGtm_Atom_2',0,2,18
	.byte	'IfxGtm_Atom_3',0,3,0,36
	.byte	'IfxGtm_Atom',0,19,218,1,3
	.word	247881
	.byte	36
	.byte	'IfxGtm_Atom_Ch',0,19,233,1,3
	.word	32507
	.byte	17,19,255,1,9,1,18
	.byte	'IfxGtm_Tim_0',0,0,18
	.byte	'IfxGtm_Tim_1',0,1,18
	.byte	'IfxGtm_Tim_2',0,2,0,36
	.byte	'IfxGtm_Tim',0,19,132,2,3
	.word	247997
	.byte	17,19,136,2,9,1,18
	.byte	'IfxGtm_Tim_Ch_0',0,0,18
	.byte	'IfxGtm_Tim_Ch_1',0,1,18
	.byte	'IfxGtm_Tim_Ch_2',0,2,18
	.byte	'IfxGtm_Tim_Ch_3',0,3,18
	.byte	'IfxGtm_Tim_Ch_4',0,4,18
	.byte	'IfxGtm_Tim_Ch_5',0,5,18
	.byte	'IfxGtm_Tim_Ch_6',0,6,18
	.byte	'IfxGtm_Tim_Ch_7',0,7,0,36
	.byte	'IfxGtm_Tim_Ch',0,19,146,2,3
	.word	248069
	.byte	17,19,150,2,9,1,18
	.byte	'IfxGtm_Tom_0',0,0,18
	.byte	'IfxGtm_Tom_1',0,1,0,36
	.byte	'IfxGtm_Tom',0,19,154,2,3
	.word	248243
	.byte	17,19,158,2,9,1,18
	.byte	'IfxGtm_Tom_Ch_none',0,127,18
	.byte	'IfxGtm_Tom_Ch_0',0,0,18
	.byte	'IfxGtm_Tom_Ch_1',0,1,18
	.byte	'IfxGtm_Tom_Ch_2',0,2,18
	.byte	'IfxGtm_Tom_Ch_3',0,3,18
	.byte	'IfxGtm_Tom_Ch_4',0,4,18
	.byte	'IfxGtm_Tom_Ch_5',0,5,18
	.byte	'IfxGtm_Tom_Ch_6',0,6,18
	.byte	'IfxGtm_Tom_Ch_7',0,7,18
	.byte	'IfxGtm_Tom_Ch_8',0,8,18
	.byte	'IfxGtm_Tom_Ch_9',0,9,18
	.byte	'IfxGtm_Tom_Ch_10',0,10,18
	.byte	'IfxGtm_Tom_Ch_11',0,11,18
	.byte	'IfxGtm_Tom_Ch_12',0,12,18
	.byte	'IfxGtm_Tom_Ch_13',0,13,18
	.byte	'IfxGtm_Tom_Ch_14',0,14,18
	.byte	'IfxGtm_Tom_Ch_15',0,15,0,36
	.byte	'IfxGtm_Tom_Ch',0,19,177,2,3
	.word	248300
	.byte	17,49,77,9,1,18
	.byte	'IfxGtm_SuspendMode_none',0,0,18
	.byte	'IfxGtm_SuspendMode_hard',0,1,18
	.byte	'IfxGtm_SuspendMode_soft',0,2,0,36
	.byte	'IfxGtm_SuspendMode',0,49,82,3
	.word	248645
	.byte	17,50,69,9,1,18
	.byte	'IfxGtm_Tbu_Ts_0',0,0,18
	.byte	'IfxGtm_Tbu_Ts_1',0,1,18
	.byte	'IfxGtm_Tbu_Ts_2',0,2,0,36
	.byte	'IfxGtm_Tbu_Ts',0,50,74,3
	.word	248756
	.byte	17,51,62,9,1,18
	.byte	'IfxGtm_ChXSel_a',0,0,18
	.byte	'IfxGtm_ChXSel_b',0,1,18
	.byte	'IfxGtm_ChXSel_c',0,2,18
	.byte	'IfxGtm_ChXSel_d',0,3,18
	.byte	'IfxGtm_ChXSel_e',0,4,18
	.byte	'IfxGtm_ChXSel_f',0,5,18
	.byte	'IfxGtm_ChXSel_g',0,6,18
	.byte	'IfxGtm_ChXSel_h',0,7,18
	.byte	'IfxGtm_ChXSel_i',0,8,18
	.byte	'IfxGtm_ChXSel_j',0,9,18
	.byte	'IfxGtm_ChXSel_k',0,10,18
	.byte	'IfxGtm_ChXSel_l',0,11,18
	.byte	'IfxGtm_ChXSel_m',0,12,18
	.byte	'IfxGtm_ChXSel_n',0,13,18
	.byte	'IfxGtm_ChXSel_o',0,14,18
	.byte	'IfxGtm_ChXSel_p',0,15,0,36
	.byte	'IfxGtm_ChXSel',0,51,83,3
	.word	248838
	.byte	17,51,86,9,1,18
	.byte	'IfxGtm_ToutSel_a',0,0,18
	.byte	'IfxGtm_ToutSel_b',0,1,18
	.byte	'IfxGtm_ToutSel_c',0,2,18
	.byte	'IfxGtm_ToutSel_d',0,3,18
	.byte	'IfxGtm_ToutSel_e',0,4,0,36
	.byte	'IfxGtm_ToutSel',0,51,93,3
	.word	249154
	.byte	21,51,105,15,20,14
	.byte	'atom',0
	.word	247881
	.byte	1,2,35,0,14
	.byte	'channel',0
	.word	32507
	.byte	1,2,35,1,14
	.byte	'toutSel',0
	.word	249154
	.byte	1,2,35,2,14
	.byte	'toutn',0
	.word	10509
	.byte	4,2,35,4,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,8,14
	.byte	'select',0
	.word	9653
	.byte	1,2,35,16,0,22
	.word	249278
	.byte	36
	.byte	'IfxGtm_Atom_ToutMap',0,51,113,3
	.word	249376
	.byte	21,51,119,15,20,14
	.byte	'tom',0
	.word	248243
	.byte	1,2,35,0,14
	.byte	'channel',0
	.word	248300
	.byte	1,2,35,1,14
	.byte	'toutSel',0
	.word	249154
	.byte	1,2,35,2,14
	.byte	'toutn',0
	.word	10509
	.byte	4,2,35,4,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,8,14
	.byte	'select',0
	.word	9653
	.byte	1,2,35,16,0,22
	.word	249409
	.byte	36
	.byte	'IfxGtm_Tom_ToutMap',0,51,127,3
	.word	249506
	.byte	36
	.byte	'ATOM_PIN_enum',0,28,71,2
	.word	60145
	.byte	21,52,59,15,16,14
	.byte	'module',0
	.word	39298
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	65213
	.byte	1,2,35,12,0,22
	.word	249560
	.byte	36
	.byte	'IfxAsclin_Cts_In',0,52,64,3
	.word	249611
	.byte	21,52,67,15,16,14
	.byte	'module',0
	.word	39298
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	65213
	.byte	1,2,35,12,0,22
	.word	249641
	.byte	36
	.byte	'IfxAsclin_Rx_In',0,52,72,3
	.word	249692
	.byte	21,52,75,15,16,14
	.byte	'module',0
	.word	39298
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	9653
	.byte	1,2,35,12,0,22
	.word	249721
	.byte	36
	.byte	'IfxAsclin_Rts_Out',0,52,80,3
	.word	249772
	.byte	21,52,83,15,16,14
	.byte	'module',0
	.word	39298
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	9653
	.byte	1,2,35,12,0,22
	.word	249803
	.byte	36
	.byte	'IfxAsclin_Sclk_Out',0,52,88,3
	.word	249854
	.byte	21,52,91,15,16,14
	.byte	'module',0
	.word	39298
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	9653
	.byte	1,2,35,12,0,22
	.word	249886
	.byte	36
	.byte	'IfxAsclin_Slso_Out',0,52,96,3
	.word	249937
	.byte	21,52,99,15,16,14
	.byte	'module',0
	.word	39298
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	9653
	.byte	1,2,35,12,0,22
	.word	249969
	.byte	36
	.byte	'IfxAsclin_Tx_Out',0,52,104,3
	.word	250020
	.byte	17,20,82,9,1,18
	.byte	'IfxAsclin_Checksum_classic',0,0,18
	.byte	'IfxAsclin_Checksum_enhanced',0,1,0,36
	.byte	'IfxAsclin_Checksum',0,20,86,3
	.word	250050
	.byte	17,20,91,9,1,18
	.byte	'IfxAsclin_ChecksumInjection_notWritten',0,0,18
	.byte	'IfxAsclin_ChecksumInjection_written',0,1,0,36
	.byte	'IfxAsclin_ChecksumInjection',0,20,95,3
	.word	250142
	.byte	17,20,101,9,1,18
	.byte	'IfxAsclin_ClockPolarity_idleLow',0,0,18
	.byte	'IfxAsclin_ClockPolarity_idleHigh',0,1,0,36
	.byte	'IfxAsclin_ClockPolarity',0,20,105,3
	.word	250263
	.byte	17,20,110,9,1,18
	.byte	'IfxAsclin_ClockSource_noClock',0,0,18
	.byte	'IfxAsclin_ClockSource_kernelClock',0,1,18
	.byte	'IfxAsclin_ClockSource_oscillatorClock',0,2,18
	.byte	'IfxAsclin_ClockSource_flexRayClock',0,4,18
	.byte	'IfxAsclin_ClockSource_ascFastClock',0,8,18
	.byte	'IfxAsclin_ClockSource_ascSlowClock',0,16,0,36
	.byte	'IfxAsclin_ClockSource',0,20,118,3
	.word	250370
	.byte	36
	.byte	'IfxAsclin_CtsInputSelect',0,20,129,1,3
	.word	39365
	.byte	17,20,134,1,9,1,18
	.byte	'IfxAsclin_DataLength_1',0,0,18
	.byte	'IfxAsclin_DataLength_2',0,1,18
	.byte	'IfxAsclin_DataLength_3',0,2,18
	.byte	'IfxAsclin_DataLength_4',0,3,18
	.byte	'IfxAsclin_DataLength_5',0,4,18
	.byte	'IfxAsclin_DataLength_6',0,5,18
	.byte	'IfxAsclin_DataLength_7',0,6,18
	.byte	'IfxAsclin_DataLength_8',0,7,18
	.byte	'IfxAsclin_DataLength_9',0,8,18
	.byte	'IfxAsclin_DataLength_10',0,9,18
	.byte	'IfxAsclin_DataLength_11',0,10,18
	.byte	'IfxAsclin_DataLength_12',0,11,18
	.byte	'IfxAsclin_DataLength_13',0,12,18
	.byte	'IfxAsclin_DataLength_14',0,13,18
	.byte	'IfxAsclin_DataLength_15',0,14,18
	.byte	'IfxAsclin_DataLength_16',0,15,0,36
	.byte	'IfxAsclin_DataLength',0,20,152,1,3
	.word	250659
	.byte	17,20,157,1,9,1,18
	.byte	'IfxAsclin_FrameMode_initialise',0,0,18
	.byte	'IfxAsclin_FrameMode_asc',0,1,18
	.byte	'IfxAsclin_FrameMode_spi',0,2,18
	.byte	'IfxAsclin_FrameMode_lin',0,3,0,36
	.byte	'IfxAsclin_FrameMode',0,20,163,1,3
	.word	251103
	.byte	17,20,168,1,9,1,18
	.byte	'IfxAsclin_HeaderResponseSelect_headerAndResponse',0,0,18
	.byte	'IfxAsclin_HeaderResponseSelect_headerOnly',0,1,0,36
	.byte	'IfxAsclin_HeaderResponseSelect',0,20,172,1,3
	.word	251250
	.byte	17,20,179,1,9,1,18
	.byte	'IfxAsclin_IdleDelay_0',0,0,18
	.byte	'IfxAsclin_IdleDelay_1',0,1,18
	.byte	'IfxAsclin_IdleDelay_2',0,2,18
	.byte	'IfxAsclin_IdleDelay_3',0,3,18
	.byte	'IfxAsclin_IdleDelay_4',0,4,18
	.byte	'IfxAsclin_IdleDelay_5',0,5,18
	.byte	'IfxAsclin_IdleDelay_6',0,6,18
	.byte	'IfxAsclin_IdleDelay_7',0,7,0,36
	.byte	'IfxAsclin_IdleDelay',0,20,189,1,3
	.word	251392
	.byte	17,20,195,1,9,1,18
	.byte	'IfxAsclin_LeadDelay_0',0,0,18
	.byte	'IfxAsclin_LeadDelay_1',0,1,18
	.byte	'IfxAsclin_LeadDelay_2',0,2,18
	.byte	'IfxAsclin_LeadDelay_3',0,3,18
	.byte	'IfxAsclin_LeadDelay_4',0,4,18
	.byte	'IfxAsclin_LeadDelay_5',0,5,18
	.byte	'IfxAsclin_LeadDelay_6',0,6,18
	.byte	'IfxAsclin_LeadDelay_7',0,7,0,36
	.byte	'IfxAsclin_LeadDelay',0,20,205,1,3
	.word	251620
	.byte	17,20,210,1,9,1,18
	.byte	'IfxAsclin_LinMode_slave',0,0,18
	.byte	'IfxAsclin_LinMode_master',0,1,0,36
	.byte	'IfxAsclin_LinMode',0,20,214,1,3
	.word	251848
	.byte	17,20,219,1,9,1,18
	.byte	'IfxAsclin_LinResponseTimeoutMode_frameTimeout',0,0,18
	.byte	'IfxAsclin_LinResponseTimeoutMode_responseTimeout',0,1,0,36
	.byte	'IfxAsclin_LinResponseTimeoutMode',0,20,223,1,3
	.word	251935
	.byte	17,20,228,1,9,1,18
	.byte	'IfxAsclin_OversamplingFactor_4',0,3,18
	.byte	'IfxAsclin_OversamplingFactor_5',0,4,18
	.byte	'IfxAsclin_OversamplingFactor_6',0,5,18
	.byte	'IfxAsclin_OversamplingFactor_7',0,6,18
	.byte	'IfxAsclin_OversamplingFactor_8',0,7,18
	.byte	'IfxAsclin_OversamplingFactor_9',0,8,18
	.byte	'IfxAsclin_OversamplingFactor_10',0,9,18
	.byte	'IfxAsclin_OversamplingFactor_11',0,10,18
	.byte	'IfxAsclin_OversamplingFactor_12',0,11,18
	.byte	'IfxAsclin_OversamplingFactor_13',0,12,18
	.byte	'IfxAsclin_OversamplingFactor_14',0,13,18
	.byte	'IfxAsclin_OversamplingFactor_15',0,14,18
	.byte	'IfxAsclin_OversamplingFactor_16',0,15,0,36
	.byte	'IfxAsclin_OversamplingFactor',0,20,243,1,3
	.word	252083
	.byte	17,20,248,1,9,1,18
	.byte	'IfxAsclin_ParityType_even',0,0,18
	.byte	'IfxAsclin_ParityType_odd',0,1,0,36
	.byte	'IfxAsclin_ParityType',0,20,252,1,3
	.word	252564
	.byte	17,20,129,2,9,1,18
	.byte	'IfxAsclin_ReceiveBufferMode_rxFifo',0,0,18
	.byte	'IfxAsclin_ReceiveBufferMode_rxBuffer',0,1,0,36
	.byte	'IfxAsclin_ReceiveBufferMode',0,20,133,2,3
	.word	252656
	.byte	17,20,138,2,9,1,18
	.byte	'IfxAsclin_RtsCtsPolarity_activeHigh',0,0,18
	.byte	'IfxAsclin_RtsCtsPolarity_activeLow',0,1,0,36
	.byte	'IfxAsclin_RtsCtsPolarity',0,20,142,2,3
	.word	252776
	.byte	17,20,147,2,9,1,18
	.byte	'IfxAsclin_RxFifoInterruptLevel_1',0,0,18
	.byte	'IfxAsclin_RxFifoInterruptLevel_2',0,1,18
	.byte	'IfxAsclin_RxFifoInterruptLevel_3',0,2,18
	.byte	'IfxAsclin_RxFifoInterruptLevel_4',0,3,18
	.byte	'IfxAsclin_RxFifoInterruptLevel_5',0,4,18
	.byte	'IfxAsclin_RxFifoInterruptLevel_6',0,5,18
	.byte	'IfxAsclin_RxFifoInterruptLevel_7',0,6,18
	.byte	'IfxAsclin_RxFifoInterruptLevel_8',0,7,18
	.byte	'IfxAsclin_RxFifoInterruptLevel_9',0,8,18
	.byte	'IfxAsclin_RxFifoInterruptLevel_10',0,9,18
	.byte	'IfxAsclin_RxFifoInterruptLevel_11',0,10,18
	.byte	'IfxAsclin_RxFifoInterruptLevel_12',0,11,18
	.byte	'IfxAsclin_RxFifoInterruptLevel_13',0,12,18
	.byte	'IfxAsclin_RxFifoInterruptLevel_14',0,13,18
	.byte	'IfxAsclin_RxFifoInterruptLevel_15',0,14,18
	.byte	'IfxAsclin_RxFifoInterruptLevel_16',0,15,0,36
	.byte	'IfxAsclin_RxFifoInterruptLevel',0,20,165,2,3
	.word	252892
	.byte	17,20,170,2,9,1,18
	.byte	'IfxAsclin_RxFifoOutletWidth_0',0,0,18
	.byte	'IfxAsclin_RxFifoOutletWidth_1',0,1,18
	.byte	'IfxAsclin_RxFifoOutletWidth_2',0,2,18
	.byte	'IfxAsclin_RxFifoOutletWidth_3',0,3,0,36
	.byte	'IfxAsclin_RxFifoOutletWidth',0,20,176,2,3
	.word	253506
	.byte	36
	.byte	'IfxAsclin_RxInputSelect',0,20,191,2,3
	.word	39549
	.byte	17,20,196,2,9,1,18
	.byte	'IfxAsclin_SamplePointPosition_1',0,1,18
	.byte	'IfxAsclin_SamplePointPosition_2',0,2,18
	.byte	'IfxAsclin_SamplePointPosition_3',0,3,18
	.byte	'IfxAsclin_SamplePointPosition_4',0,4,18
	.byte	'IfxAsclin_SamplePointPosition_5',0,5,18
	.byte	'IfxAsclin_SamplePointPosition_6',0,6,18
	.byte	'IfxAsclin_SamplePointPosition_7',0,7,18
	.byte	'IfxAsclin_SamplePointPosition_8',0,8,18
	.byte	'IfxAsclin_SamplePointPosition_9',0,9,18
	.byte	'IfxAsclin_SamplePointPosition_10',0,10,18
	.byte	'IfxAsclin_SamplePointPosition_11',0,11,18
	.byte	'IfxAsclin_SamplePointPosition_12',0,12,18
	.byte	'IfxAsclin_SamplePointPosition_13',0,13,18
	.byte	'IfxAsclin_SamplePointPosition_14',0,14,18
	.byte	'IfxAsclin_SamplePointPosition_15',0,15,0,36
	.byte	'IfxAsclin_SamplePointPosition',0,20,213,2,3
	.word	253711
	.byte	17,20,218,2,9,1,18
	.byte	'IfxAsclin_SamplesPerBit_one',0,0,18
	.byte	'IfxAsclin_SamplesPerBit_three',0,1,0,36
	.byte	'IfxAsclin_SamplesPerBit',0,20,222,2,3
	.word	254273
	.byte	17,20,228,2,9,1,18
	.byte	'IfxAsclin_ShiftDirection_lsbFirst',0,0,18
	.byte	'IfxAsclin_ShiftDirection_msbFirst',0,1,0,36
	.byte	'IfxAsclin_ShiftDirection',0,20,232,2,3
	.word	254375
	.byte	17,20,238,2,9,1,18
	.byte	'IfxAsclin_SlavePolarity_idleLow',0,0,18
	.byte	'IfxAsclin_SlavePolarity_idlehigh',0,1,0,36
	.byte	'IfxAsclin_SlavePolarity',0,20,242,2,3
	.word	254488
	.byte	17,20,247,2,9,1,18
	.byte	'IfxAsclin_SleepMode_enable',0,0,18
	.byte	'IfxAsclin_SleepMode_disable',0,1,0,36
	.byte	'IfxAsclin_SleepMode',0,20,251,2,3
	.word	254597
	.byte	17,20,136,3,9,1,18
	.byte	'IfxAsclin_StopBit_0',0,0,18
	.byte	'IfxAsclin_StopBit_1',0,1,18
	.byte	'IfxAsclin_StopBit_2',0,2,18
	.byte	'IfxAsclin_StopBit_3',0,3,18
	.byte	'IfxAsclin_StopBit_4',0,4,18
	.byte	'IfxAsclin_StopBit_5',0,5,18
	.byte	'IfxAsclin_StopBit_6',0,6,18
	.byte	'IfxAsclin_StopBit_7',0,7,0,36
	.byte	'IfxAsclin_StopBit',0,20,146,3,3
	.word	254692
	.byte	17,20,150,3,9,1,18
	.byte	'IfxAsclin_SuspendMode_none',0,0,18
	.byte	'IfxAsclin_SuspendMode_hard',0,1,18
	.byte	'IfxAsclin_SuspendMode_soft',0,2,0,36
	.byte	'IfxAsclin_SuspendMode',0,20,155,3,3
	.word	254902
	.byte	17,20,160,3,9,1,18
	.byte	'IfxAsclin_TxFifoInletWidth_0',0,0,18
	.byte	'IfxAsclin_TxFifoInletWidth_1',0,1,18
	.byte	'IfxAsclin_TxFifoInletWidth_2',0,2,18
	.byte	'IfxAsclin_TxFifoInletWidth_3',0,3,0,36
	.byte	'IfxAsclin_TxFifoInletWidth',0,20,166,3,3
	.word	255027
	.byte	17,20,171,3,9,1,18
	.byte	'IfxAsclin_TxFifoInterruptLevel_0',0,0,18
	.byte	'IfxAsclin_TxFifoInterruptLevel_1',0,1,18
	.byte	'IfxAsclin_TxFifoInterruptLevel_2',0,2,18
	.byte	'IfxAsclin_TxFifoInterruptLevel_3',0,3,18
	.byte	'IfxAsclin_TxFifoInterruptLevel_4',0,4,18
	.byte	'IfxAsclin_TxFifoInterruptLevel_5',0,5,18
	.byte	'IfxAsclin_TxFifoInterruptLevel_6',0,6,18
	.byte	'IfxAsclin_TxFifoInterruptLevel_7',0,7,18
	.byte	'IfxAsclin_TxFifoInterruptLevel_8',0,8,18
	.byte	'IfxAsclin_TxFifoInterruptLevel_9',0,9,18
	.byte	'IfxAsclin_TxFifoInterruptLevel_10',0,10,18
	.byte	'IfxAsclin_TxFifoInterruptLevel_11',0,11,18
	.byte	'IfxAsclin_TxFifoInterruptLevel_12',0,12,18
	.byte	'IfxAsclin_TxFifoInterruptLevel_13',0,13,18
	.byte	'IfxAsclin_TxFifoInterruptLevel_14',0,14,18
	.byte	'IfxAsclin_TxFifoInterruptLevel_15',0,15,0,36
	.byte	'IfxAsclin_TxFifoInterruptLevel',0,20,189,3,3
	.word	255194
	.byte	36
	.byte	'Ifx_Fifo_Shared',0,22,66,3
	.word	39866
	.byte	36
	.byte	'Ifx_Fifo',0,22,83,3
	.word	39957
	.byte	36
	.byte	'IfxStdIf_InterfaceDriver',0,53,118,15
	.word	383
	.byte	3
	.word	39841
	.byte	40
	.word	628
	.byte	1,1,24
	.word	383
	.byte	24
	.word	383
	.byte	24
	.word	255881
	.byte	24
	.word	14797
	.byte	0,3
	.word	255886
	.byte	36
	.byte	'IfxStdIf_DPipe_Write',0,54,92,19
	.word	255914
	.byte	36
	.byte	'IfxStdIf_DPipe_Read',0,54,107,19
	.word	255914
	.byte	40
	.word	39854
	.byte	1,1,24
	.word	383
	.byte	0,3
	.word	255976
	.byte	36
	.byte	'IfxStdIf_DPipe_GetReadCount',0,54,115,18
	.word	255989
	.byte	10
	.word	628
	.byte	3
	.word	256030
	.byte	40
	.word	256035
	.byte	1,1,24
	.word	383
	.byte	0,3
	.word	256040
	.byte	36
	.byte	'IfxStdIf_DPipe_GetReadEvent',0,54,123,36
	.word	256053
	.byte	36
	.byte	'IfxStdIf_DPipe_GetWriteCount',0,54,147,1,18
	.word	255989
	.byte	3
	.word	256040
	.byte	36
	.byte	'IfxStdIf_DPipe_GetWriteEvent',0,54,155,1,37
	.word	256132
	.byte	40
	.word	628
	.byte	1,1,24
	.word	383
	.byte	24
	.word	39841
	.byte	24
	.word	14797
	.byte	0,3
	.word	256175
	.byte	36
	.byte	'IfxStdIf_DPipe_CanReadCount',0,54,166,1,19
	.word	256198
	.byte	36
	.byte	'IfxStdIf_DPipe_CanWriteCount',0,54,177,1,19
	.word	256198
	.byte	40
	.word	628
	.byte	1,1,24
	.word	383
	.byte	24
	.word	14797
	.byte	0,3
	.word	256278
	.byte	36
	.byte	'IfxStdIf_DPipe_FlushTx',0,54,186,1,19
	.word	256296
	.byte	39,1,1,24
	.word	383
	.byte	0,3
	.word	256333
	.byte	36
	.byte	'IfxStdIf_DPipe_ClearTx',0,54,200,1,16
	.word	256342
	.byte	36
	.byte	'IfxStdIf_DPipe_ClearRx',0,54,193,1,16
	.word	256342
	.byte	36
	.byte	'IfxStdIf_DPipe_OnReceive',0,54,208,1,16
	.word	256342
	.byte	36
	.byte	'IfxStdIf_DPipe_OnTransmit',0,54,215,1,16
	.word	256342
	.byte	36
	.byte	'IfxStdIf_DPipe_OnError',0,54,222,1,16
	.word	256342
	.byte	40
	.word	10509
	.byte	1,1,24
	.word	383
	.byte	0,3
	.word	256512
	.byte	36
	.byte	'IfxStdIf_DPipe_GetSendCount',0,54,131,1,18
	.word	256525
	.byte	40
	.word	14797
	.byte	1,1,24
	.word	383
	.byte	0,3
	.word	256567
	.byte	36
	.byte	'IfxStdIf_DPipe_GetTxTimeStamp',0,54,139,1,24
	.word	256580
	.byte	36
	.byte	'IfxStdIf_DPipe_ResetSendCount',0,54,229,1,16
	.word	256342
	.byte	11
	.byte	'IfxStdIf_DPipe_',0,54,233,1,8,76,14
	.byte	'driver',0
	.word	255848
	.byte	4,2,35,0,14
	.byte	'txDisabled',0
	.word	628
	.byte	1,2,35,4,14
	.byte	'write',0
	.word	255919
	.byte	4,2,35,8,14
	.byte	'read',0
	.word	255948
	.byte	4,2,35,12,14
	.byte	'getReadCount',0
	.word	255994
	.byte	4,2,35,16,14
	.byte	'getReadEvent',0
	.word	256058
	.byte	4,2,35,20,14
	.byte	'getWriteCount',0
	.word	256094
	.byte	4,2,35,24,14
	.byte	'getWriteEvent',0
	.word	256137
	.byte	4,2,35,28,14
	.byte	'canReadCount',0
	.word	256203
	.byte	4,2,35,32,14
	.byte	'canWriteCount',0
	.word	256240
	.byte	4,2,35,36,14
	.byte	'flushTx',0
	.word	256301
	.byte	4,2,35,40,14
	.byte	'clearTx',0
	.word	256347
	.byte	4,2,35,44,14
	.byte	'clearRx',0
	.word	256379
	.byte	4,2,35,48,14
	.byte	'onReceive',0
	.word	256411
	.byte	4,2,35,52,14
	.byte	'onTransmit',0
	.word	256445
	.byte	4,2,35,56,14
	.byte	'onError',0
	.word	256480
	.byte	4,2,35,60,14
	.byte	'getSendCount',0
	.word	256530
	.byte	4,2,35,64,14
	.byte	'getTxTimeStamp',0
	.word	256585
	.byte	4,2,35,68,14
	.byte	'resetSendCount',0
	.word	256624
	.byte	4,2,35,72,0,36
	.byte	'IfxStdIf_DPipe',0,54,71,32
	.word	256663
	.byte	3
	.word	263
	.byte	3
	.word	255886
	.byte	3
	.word	255886
	.byte	3
	.word	255976
	.byte	3
	.word	256040
	.byte	3
	.word	255976
	.byte	3
	.word	256040
	.byte	3
	.word	256175
	.byte	3
	.word	256175
	.byte	3
	.word	256278
	.byte	3
	.word	256333
	.byte	3
	.word	256333
	.byte	3
	.word	256333
	.byte	3
	.word	256333
	.byte	3
	.word	256333
	.byte	3
	.word	256512
	.byte	3
	.word	256567
	.byte	3
	.word	256333
	.byte	10
	.word	628
	.byte	3
	.word	257176
	.byte	36
	.byte	'IfxStdIf_DPipe_WriteEvent',0,54,73,32
	.word	257181
	.byte	36
	.byte	'IfxStdIf_DPipe_ReadEvent',0,54,74,32
	.word	257181
	.byte	36
	.byte	'IfxAsclin_Asc_ErrorFlags',0,29,131,2,3
	.word	63499
	.byte	21,29,137,2,9,8,14
	.byte	'baudrate',0
	.word	177
	.byte	4,2,35,0,14
	.byte	'prescaler',0
	.word	645
	.byte	2,2,35,4,14
	.byte	'oversampling',0
	.word	252083
	.byte	1,2,35,6,0,36
	.byte	'IfxAsclin_Asc_BaudRate',0,29,142,2,3
	.word	257287
	.byte	21,29,146,2,9,2,14
	.byte	'medianFilter',0
	.word	254273
	.byte	1,2,35,0,14
	.byte	'samplePointPosition',0
	.word	253711
	.byte	1,2,35,1,0,36
	.byte	'IfxAsclin_Asc_BitTimingControl',0,29,150,2,3
	.word	257385
	.byte	21,29,154,2,9,6,14
	.byte	'inWidth',0
	.word	255027
	.byte	1,2,35,0,14
	.byte	'outWidth',0
	.word	253506
	.byte	1,2,35,1,14
	.byte	'txFifoInterruptLevel',0
	.word	255194
	.byte	1,2,35,2,14
	.byte	'rxFifoInterruptLevel',0
	.word	252892
	.byte	1,2,35,3,14
	.byte	'buffMode',0
	.word	252656
	.byte	1,2,35,4,0,36
	.byte	'IfxAsclin_Asc_FifoControl',0,29,161,2,3
	.word	257483
	.byte	21,29,165,2,9,8,14
	.byte	'idleDelay',0
	.word	251392
	.byte	1,2,35,0,14
	.byte	'stopBit',0
	.word	254692
	.byte	1,2,35,1,14
	.byte	'frameMode',0
	.word	251103
	.byte	1,2,35,2,14
	.byte	'shiftDir',0
	.word	254375
	.byte	1,2,35,3,14
	.byte	'parityType',0
	.word	252564
	.byte	1,2,35,4,14
	.byte	'dataLength',0
	.word	250659
	.byte	1,2,35,5,14
	.byte	'parityBit',0
	.word	628
	.byte	1,2,35,6,0,36
	.byte	'IfxAsclin_Asc_FrameControl',0,29,174,2,3
	.word	257638
	.byte	21,29,178,2,9,8,14
	.byte	'txPriority',0
	.word	645
	.byte	2,2,35,0,14
	.byte	'rxPriority',0
	.word	645
	.byte	2,2,35,2,14
	.byte	'erPriority',0
	.word	645
	.byte	2,2,35,4,14
	.byte	'typeOfService',0
	.word	130340
	.byte	1,2,35,6,0,36
	.byte	'IfxAsclin_Asc_InterruptConfig',0,29,184,2,3
	.word	257813
	.byte	22
	.word	249560
	.byte	3
	.word	257942
	.byte	22
	.word	249641
	.byte	3
	.word	257952
	.byte	22
	.word	249721
	.byte	3
	.word	257962
	.byte	22
	.word	249969
	.byte	3
	.word	257972
	.byte	21,29,188,2,9,32,14
	.byte	'cts',0
	.word	257947
	.byte	4,2,35,0,14
	.byte	'ctsMode',0
	.word	9378
	.byte	1,2,35,4,14
	.byte	'rx',0
	.word	257957
	.byte	4,2,35,8,14
	.byte	'rxMode',0
	.word	9378
	.byte	1,2,35,12,14
	.byte	'rts',0
	.word	257967
	.byte	4,2,35,16,14
	.byte	'rtsMode',0
	.word	9583
	.byte	1,2,35,20,14
	.byte	'tx',0
	.word	257977
	.byte	4,2,35,24,14
	.byte	'txMode',0
	.word	9583
	.byte	1,2,35,28,14
	.byte	'pinDriver',0
	.word	128755
	.byte	1,2,35,29,0,36
	.byte	'IfxAsclin_Asc_Pins',0,29,199,2,3
	.word	257982
	.byte	36
	.byte	'IfxAsclin_Asc_ErrorFlagsUnion',0,29,209,2,3
	.word	63630
	.byte	36
	.byte	'IfxAsclin_Asc',0,29,226,2,3
	.word	63747
	.byte	38
	.byte	'uart0_handle',0,55,82,22
	.word	63747
	.byte	1,1,38
	.byte	'uart1_handle',0,55,83,22
	.word	63747
	.byte	1,1,38
	.byte	'uart2_handle',0,55,84,22
	.word	63747
	.byte	1,1,38
	.byte	'uart3_handle',0,55,85,22
	.word	63747
	.byte	1,1,17,56,105,9,1,18
	.byte	'IfxDma_ChannelId_none',0,127,18
	.byte	'IfxDma_ChannelId_0',0,0,18
	.byte	'IfxDma_ChannelId_1',0,1,18
	.byte	'IfxDma_ChannelId_2',0,2,18
	.byte	'IfxDma_ChannelId_3',0,3,18
	.byte	'IfxDma_ChannelId_4',0,4,18
	.byte	'IfxDma_ChannelId_5',0,5,18
	.byte	'IfxDma_ChannelId_6',0,6,18
	.byte	'IfxDma_ChannelId_7',0,7,18
	.byte	'IfxDma_ChannelId_8',0,8,18
	.byte	'IfxDma_ChannelId_9',0,9,18
	.byte	'IfxDma_ChannelId_10',0,10,18
	.byte	'IfxDma_ChannelId_11',0,11,18
	.byte	'IfxDma_ChannelId_12',0,12,18
	.byte	'IfxDma_ChannelId_13',0,13,18
	.byte	'IfxDma_ChannelId_14',0,14,18
	.byte	'IfxDma_ChannelId_15',0,15,18
	.byte	'IfxDma_ChannelId_16',0,16,18
	.byte	'IfxDma_ChannelId_17',0,17,18
	.byte	'IfxDma_ChannelId_18',0,18,18
	.byte	'IfxDma_ChannelId_19',0,19,18
	.byte	'IfxDma_ChannelId_20',0,20,18
	.byte	'IfxDma_ChannelId_21',0,21,18
	.byte	'IfxDma_ChannelId_22',0,22,18
	.byte	'IfxDma_ChannelId_23',0,23,18
	.byte	'IfxDma_ChannelId_24',0,24,18
	.byte	'IfxDma_ChannelId_25',0,25,18
	.byte	'IfxDma_ChannelId_26',0,26,18
	.byte	'IfxDma_ChannelId_27',0,27,18
	.byte	'IfxDma_ChannelId_28',0,28,18
	.byte	'IfxDma_ChannelId_29',0,29,18
	.byte	'IfxDma_ChannelId_30',0,30,18
	.byte	'IfxDma_ChannelId_31',0,31,18
	.byte	'IfxDma_ChannelId_32',0,32,18
	.byte	'IfxDma_ChannelId_33',0,33,18
	.byte	'IfxDma_ChannelId_34',0,34,18
	.byte	'IfxDma_ChannelId_35',0,35,18
	.byte	'IfxDma_ChannelId_36',0,36,18
	.byte	'IfxDma_ChannelId_37',0,37,18
	.byte	'IfxDma_ChannelId_38',0,38,18
	.byte	'IfxDma_ChannelId_39',0,39,18
	.byte	'IfxDma_ChannelId_40',0,40,18
	.byte	'IfxDma_ChannelId_41',0,41,18
	.byte	'IfxDma_ChannelId_42',0,42,18
	.byte	'IfxDma_ChannelId_43',0,43,18
	.byte	'IfxDma_ChannelId_44',0,44,18
	.byte	'IfxDma_ChannelId_45',0,45,18
	.byte	'IfxDma_ChannelId_46',0,46,18
	.byte	'IfxDma_ChannelId_47',0,47,0,36
	.byte	'IfxDma_ChannelId',0,56,156,1,3
	.word	258306
	.byte	11
	.byte	'_Ifx_DMA_ACCEN00_Bits',0,57,45,16,4,12
	.byte	'EN0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'EN16',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'EN17',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'EN18',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'EN19',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'EN20',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'EN21',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'EN22',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'EN23',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'EN24',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'EN25',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'EN26',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'EN27',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'EN28',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'EN29',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'EN30',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'EN31',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_DMA_ACCEN00_Bits',0,57,79,3
	.word	259408
	.byte	11
	.byte	'_Ifx_DMA_ACCEN01_Bits',0,57,82,16,4,12
	.byte	'reserved_0',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_DMA_ACCEN01_Bits',0,57,85,3
	.word	259967
	.byte	11
	.byte	'_Ifx_DMA_ACCEN10_Bits',0,57,88,16,4,12
	.byte	'EN0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'EN16',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'EN17',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'EN18',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'EN19',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'EN20',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'EN21',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'EN22',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'EN23',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'EN24',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'EN25',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'EN26',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'EN27',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'EN28',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'EN29',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'EN30',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'EN31',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_DMA_ACCEN10_Bits',0,57,122,3
	.word	260046
	.byte	11
	.byte	'_Ifx_DMA_ACCEN11_Bits',0,57,125,16,4,12
	.byte	'reserved_0',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_DMA_ACCEN11_Bits',0,57,128,1,3
	.word	260605
	.byte	11
	.byte	'_Ifx_DMA_ACCEN20_Bits',0,57,131,1,16,4,12
	.byte	'EN0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'EN16',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'EN17',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'EN18',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'EN19',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'EN20',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'EN21',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'EN22',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'EN23',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'EN24',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'EN25',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'EN26',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'EN27',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'EN28',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'EN29',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'EN30',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'EN31',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_DMA_ACCEN20_Bits',0,57,165,1,3
	.word	260685
	.byte	11
	.byte	'_Ifx_DMA_ACCEN21_Bits',0,57,168,1,16,4,12
	.byte	'reserved_0',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_DMA_ACCEN21_Bits',0,57,171,1,3
	.word	261246
	.byte	11
	.byte	'_Ifx_DMA_ACCEN30_Bits',0,57,174,1,16,4,12
	.byte	'EN0',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	628
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	628
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	628
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	628
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	628
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	628
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'EN16',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'EN17',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'EN18',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'EN19',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'EN20',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'EN21',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'EN22',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'EN23',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'EN24',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'EN25',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'EN26',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'EN27',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'EN28',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'EN29',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'EN30',0,1
	.word	628
	.byte	1,1,2,35,3,12
	.byte	'EN31',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_DMA_ACCEN30_Bits',0,57,208,1,3
	.word	261327
	.byte	11
	.byte	'_Ifx_DMA_ACCEN31_Bits',0,57,211,1,16,4,12
	.byte	'reserved_0',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_DMA_ACCEN31_Bits',0,57,214,1,3
	.word	261888
	.byte	11
	.byte	'_Ifx_DMA_BLK_CLRE_Bits',0,57,217,1,16,4,12
	.byte	'reserved_0',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'CSER',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'CDER',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'reserved_18',0,1
	.word	628
	.byte	2,4,2,35,2,12
	.byte	'CSPBER',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'CSRIER',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'reserved_22',0,1
	.word	628
	.byte	2,0,2,35,2,12
	.byte	'CRAMER',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'CSLLER',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'CDLLER',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'reserved_27',0,1
	.word	628
	.byte	5,0,2,35,3,0,36
	.byte	'Ifx_DMA_BLK_CLRE_Bits',0,57,230,1,3
	.word	261969
	.byte	11
	.byte	'_Ifx_DMA_BLK_EER_Bits',0,57,233,1,16,4,12
	.byte	'reserved_0',0,2
	.word	645
	.byte	16,0,2,35,0,12
	.byte	'ESER',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'EDER',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'reserved_18',0,1
	.word	628
	.byte	6,0,2,35,2,12
	.byte	'ERER',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'reserved_25',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'ELER',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'reserved_27',0,1
	.word	628
	.byte	5,0,2,35,3,0,36
	.byte	'Ifx_DMA_BLK_EER_Bits',0,57,243,1,3
	.word	262243
	.byte	11
	.byte	'_Ifx_DMA_BLK_ERRSR_Bits',0,57,246,1,16,4,12
	.byte	'LEC',0,1
	.word	628
	.byte	7,1,2,35,0,12
	.byte	'reserved_7',0,2
	.word	645
	.byte	9,0,2,35,0,12
	.byte	'SER',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'DER',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'reserved_18',0,1
	.word	628
	.byte	2,4,2,35,2,12
	.byte	'SPBER',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'SRIER',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'reserved_22',0,1
	.word	628
	.byte	2,0,2,35,2,12
	.byte	'RAMER',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'SLLER',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'DLLER',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'reserved_27',0,1
	.word	628
	.byte	5,0,2,35,3,0,36
	.byte	'Ifx_DMA_BLK_ERRSR_Bits',0,57,132,2,3
	.word	262457
	.byte	11
	.byte	'_Ifx_DMA_BLK_ME_ADICR_Bits',0,57,135,2,16,4,12
	.byte	'SMF',0,1
	.word	628
	.byte	3,5,2,35,0,12
	.byte	'INCS',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'DMF',0,1
	.word	628
	.byte	3,1,2,35,0,12
	.byte	'INCD',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'CBLS',0,1
	.word	628
	.byte	4,4,2,35,1,12
	.byte	'CBLD',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'SHCT',0,1
	.word	628
	.byte	4,4,2,35,2,12
	.byte	'SCBE',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'DCBE',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'STAMP',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'ETRL',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'WRPSE',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'WRPDE',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'INTCT',0,1
	.word	628
	.byte	2,4,2,35,3,12
	.byte	'IRDV',0,1
	.word	628
	.byte	4,0,2,35,3,0,36
	.byte	'Ifx_DMA_BLK_ME_ADICR_Bits',0,57,152,2,3
	.word	262741
	.byte	11
	.byte	'_Ifx_DMA_BLK_ME_CHCR_Bits',0,57,155,2,16,4,12
	.byte	'TREL',0,2
	.word	645
	.byte	14,2,2,35,0,12
	.byte	'reserved_14',0,1
	.word	628
	.byte	2,0,2,35,1,12
	.byte	'BLKM',0,1
	.word	628
	.byte	3,5,2,35,2,12
	.byte	'RROAT',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'CHMODE',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'CHDW',0,1
	.word	628
	.byte	3,0,2,35,2,12
	.byte	'PATSEL',0,1
	.word	628
	.byte	3,5,2,35,3,12
	.byte	'reserved_27',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'PRSEL',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'DMAPRIO',0,1
	.word	628
	.byte	2,0,2,35,3,0,36
	.byte	'Ifx_DMA_BLK_ME_CHCR_Bits',0,57,168,2,3
	.word	263052
	.byte	11
	.byte	'_Ifx_DMA_BLK_ME_CHSR_Bits',0,57,171,2,16,4,12
	.byte	'TCOUNT',0,2
	.word	645
	.byte	14,2,2,35,0,12
	.byte	'reserved_14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'LXO',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'WRPS',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'WRPD',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'ICH',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'IPM',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'reserved_20',0,1
	.word	628
	.byte	2,2,2,35,2,12
	.byte	'BUFFER',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'FROZEN',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	628
	.byte	8,0,2,35,3,0,36
	.byte	'Ifx_DMA_BLK_ME_CHSR_Bits',0,57,184,2,3
	.word	263325
	.byte	11
	.byte	'_Ifx_DMA_BLK_ME_DADR_Bits',0,57,187,2,16,4,12
	.byte	'DADR',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_DADR_Bits',0,57,190,2,3
	.word	263592
	.byte	11
	.byte	'_Ifx_DMA_BLK_ME_R0_Bits',0,57,193,2,16,4,12
	.byte	'RD00',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'RD01',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'RD02',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'RD03',0,1
	.word	628
	.byte	8,0,2,35,3,0,36
	.byte	'Ifx_DMA_BLK_ME_R0_Bits',0,57,199,2,3
	.word	263675
	.byte	11
	.byte	'_Ifx_DMA_BLK_ME_R1_Bits',0,57,202,2,16,4,12
	.byte	'RD10',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'RD11',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'RD12',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'RD13',0,1
	.word	628
	.byte	8,0,2,35,3,0,36
	.byte	'Ifx_DMA_BLK_ME_R1_Bits',0,57,208,2,3
	.word	263802
	.byte	11
	.byte	'_Ifx_DMA_BLK_ME_R2_Bits',0,57,211,2,16,4,12
	.byte	'RD20',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'RD21',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'RD22',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'RD23',0,1
	.word	628
	.byte	8,0,2,35,3,0,36
	.byte	'Ifx_DMA_BLK_ME_R2_Bits',0,57,217,2,3
	.word	263929
	.byte	11
	.byte	'_Ifx_DMA_BLK_ME_R3_Bits',0,57,220,2,16,4,12
	.byte	'RD30',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'RD31',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'RD32',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'RD33',0,1
	.word	628
	.byte	8,0,2,35,3,0,36
	.byte	'Ifx_DMA_BLK_ME_R3_Bits',0,57,226,2,3
	.word	264056
	.byte	11
	.byte	'_Ifx_DMA_BLK_ME_R4_Bits',0,57,229,2,16,4,12
	.byte	'RD40',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'RD41',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'RD42',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'RD43',0,1
	.word	628
	.byte	8,0,2,35,3,0,36
	.byte	'Ifx_DMA_BLK_ME_R4_Bits',0,57,235,2,3
	.word	264183
	.byte	11
	.byte	'_Ifx_DMA_BLK_ME_R5_Bits',0,57,238,2,16,4,12
	.byte	'RD50',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'RD51',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'RD52',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'RD53',0,1
	.word	628
	.byte	8,0,2,35,3,0,36
	.byte	'Ifx_DMA_BLK_ME_R5_Bits',0,57,244,2,3
	.word	264310
	.byte	11
	.byte	'_Ifx_DMA_BLK_ME_R6_Bits',0,57,247,2,16,4,12
	.byte	'RD60',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'RD61',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'RD62',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'RD63',0,1
	.word	628
	.byte	8,0,2,35,3,0,36
	.byte	'Ifx_DMA_BLK_ME_R6_Bits',0,57,253,2,3
	.word	264437
	.byte	11
	.byte	'_Ifx_DMA_BLK_ME_R7_Bits',0,57,128,3,16,4,12
	.byte	'RD70',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'RD71',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'RD72',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'RD73',0,1
	.word	628
	.byte	8,0,2,35,3,0,36
	.byte	'Ifx_DMA_BLK_ME_R7_Bits',0,57,134,3,3
	.word	264564
	.byte	11
	.byte	'_Ifx_DMA_BLK_ME_RDCRC_Bits',0,57,137,3,16,4,12
	.byte	'RDCRC',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_RDCRC_Bits',0,57,140,3,3
	.word	264691
	.byte	11
	.byte	'_Ifx_DMA_BLK_ME_SADR_Bits',0,57,143,3,16,4,12
	.byte	'SADR',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_SADR_Bits',0,57,146,3,3
	.word	264777
	.byte	11
	.byte	'_Ifx_DMA_BLK_ME_SDCRC_Bits',0,57,149,3,16,4,12
	.byte	'SDCRC',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_SDCRC_Bits',0,57,152,3,3
	.word	264860
	.byte	11
	.byte	'_Ifx_DMA_BLK_ME_SHADR_Bits',0,57,155,3,16,4,12
	.byte	'SHADR',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_SHADR_Bits',0,57,158,3,3
	.word	264946
	.byte	11
	.byte	'_Ifx_DMA_BLK_ME_SR_Bits',0,57,161,3,16,4,12
	.byte	'RS',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	628
	.byte	3,4,2,35,0,12
	.byte	'WS',0,1
	.word	628
	.byte	1,3,2,35,0,12
	.byte	'reserved_5',0,2
	.word	645
	.byte	11,0,2,35,0,12
	.byte	'CH',0,1
	.word	628
	.byte	7,1,2,35,2,12
	.byte	'reserved_23',0,2
	.word	645
	.byte	9,0,2,35,2,0,36
	.byte	'Ifx_DMA_BLK_ME_SR_Bits',0,57,169,3,3
	.word	265032
	.byte	11
	.byte	'_Ifx_DMA_CH_ADICR_Bits',0,57,172,3,16,4,12
	.byte	'SMF',0,1
	.word	628
	.byte	3,5,2,35,0,12
	.byte	'INCS',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'DMF',0,1
	.word	628
	.byte	3,1,2,35,0,12
	.byte	'INCD',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'CBLS',0,1
	.word	628
	.byte	4,4,2,35,1,12
	.byte	'CBLD',0,1
	.word	628
	.byte	4,0,2,35,1,12
	.byte	'SHCT',0,1
	.word	628
	.byte	4,4,2,35,2,12
	.byte	'SCBE',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'DCBE',0,1
	.word	628
	.byte	1,2,2,35,2,12
	.byte	'STAMP',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'ETRL',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'WRPSE',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'WRPDE',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'INTCT',0,1
	.word	628
	.byte	2,4,2,35,3,12
	.byte	'IRDV',0,1
	.word	628
	.byte	4,0,2,35,3,0,36
	.byte	'Ifx_DMA_CH_ADICR_Bits',0,57,189,3,3
	.word	265204
	.byte	11
	.byte	'_Ifx_DMA_CH_CHCFGR_Bits',0,57,192,3,16,4,12
	.byte	'TREL',0,2
	.word	645
	.byte	14,2,2,35,0,12
	.byte	'reserved_14',0,1
	.word	628
	.byte	2,0,2,35,1,12
	.byte	'BLKM',0,1
	.word	628
	.byte	3,5,2,35,2,12
	.byte	'RROAT',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'CHMODE',0,1
	.word	628
	.byte	1,3,2,35,2,12
	.byte	'CHDW',0,1
	.word	628
	.byte	3,0,2,35,2,12
	.byte	'PATSEL',0,1
	.word	628
	.byte	3,5,2,35,3,12
	.byte	'reserved_27',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'PRSEL',0,1
	.word	628
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	628
	.byte	1,2,2,35,3,12
	.byte	'DMAPRIO',0,1
	.word	628
	.byte	2,0,2,35,3,0,36
	.byte	'Ifx_DMA_CH_CHCFGR_Bits',0,57,205,3,3
	.word	265507
	.byte	11
	.byte	'_Ifx_DMA_CH_CHCSR_Bits',0,57,208,3,16,4,12
	.byte	'TCOUNT',0,2
	.word	645
	.byte	14,2,2,35,0,12
	.byte	'reserved_14',0,1
	.word	628
	.byte	1,1,2,35,1,12
	.byte	'LXO',0,1
	.word	628
	.byte	1,0,2,35,1,12
	.byte	'WRPS',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'WRPD',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'ICH',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'IPM',0,1
	.word	628
	.byte	1,4,2,35,2,12
	.byte	'reserved_20',0,1
	.word	628
	.byte	2,2,2,35,2,12
	.byte	'BUFFER',0,1
	.word	628
	.byte	1,1,2,35,2,12
	.byte	'FROZEN',0,1
	.word	628
	.byte	1,0,2,35,2,12
	.byte	'SWB',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'CWRP',0,1
	.word	628
	.byte	1,6,2,35,3,12
	.byte	'CICH',0,1
	.word	628
	.byte	1,5,2,35,3,12
	.byte	'SIT',0,1
	.word	628
	.byte	1,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	628
	.byte	3,1,2,35,3,12
	.byte	'SCH',0,1
	.word	628
	.byte	1,0,2,35,3,0,36
	.byte	'Ifx_DMA_CH_CHCSR_Bits',0,57,226,3,3
	.word	265776
	.byte	11
	.byte	'_Ifx_DMA_CH_DADR_Bits',0,57,229,3,16,4,12
	.byte	'DADR',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_DMA_CH_DADR_Bits',0,57,232,3,3
	.word	266114
	.byte	11
	.byte	'_Ifx_DMA_CH_RDCRCR_Bits',0,57,235,3,16,4,12
	.byte	'RDCRC',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_DMA_CH_RDCRCR_Bits',0,57,238,3,3
	.word	266189
	.byte	11
	.byte	'_Ifx_DMA_CH_SADR_Bits',0,57,241,3,16,4,12
	.byte	'SADR',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_DMA_CH_SADR_Bits',0,57,244,3,3
	.word	266269
	.byte	11
	.byte	'_Ifx_DMA_CH_SDCRCR_Bits',0,57,247,3,16,4,12
	.byte	'SDCRC',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_DMA_CH_SDCRCR_Bits',0,57,250,3,3
	.word	266344
	.byte	11
	.byte	'_Ifx_DMA_CH_SHADR_Bits',0,57,253,3,16,4,12
	.byte	'SHADR',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_DMA_CH_SHADR_Bits',0,57,128,4,3
	.word	266424
	.byte	11
	.byte	'_Ifx_DMA_CLC_Bits',0,57,131,4,16,4,12
	.byte	'DISR',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'DISS',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'EDIS',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	279
	.byte	28,0,2,35,0,0,36
	.byte	'Ifx_DMA_CLC_Bits',0,57,138,4,3
	.word	266502
	.byte	11
	.byte	'_Ifx_DMA_ERRINTR_Bits',0,57,141,4,16,4,12
	.byte	'SIT',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,4
	.word	279
	.byte	31,0,2,35,0,0,36
	.byte	'Ifx_DMA_ERRINTR_Bits',0,57,145,4,3
	.word	266645
	.byte	11
	.byte	'_Ifx_DMA_HRR_Bits',0,57,148,4,16,4,12
	.byte	'HRP',0,1
	.word	628
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	279
	.byte	30,0,2,35,0,0,36
	.byte	'Ifx_DMA_HRR_Bits',0,57,152,4,3
	.word	266741
	.byte	11
	.byte	'_Ifx_DMA_ID_Bits',0,57,155,4,16,4,12
	.byte	'MODREV',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'MODTYPE',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'MODNUMBER',0,2
	.word	645
	.byte	16,0,2,35,2,0,36
	.byte	'Ifx_DMA_ID_Bits',0,57,160,4,3
	.word	266829
	.byte	11
	.byte	'_Ifx_DMA_MEMCON_Bits',0,57,163,4,16,4,12
	.byte	'reserved_0',0,4
	.word	476
	.byte	2,30,2,35,0,12
	.byte	'INTERR',0,4
	.word	476
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	476
	.byte	1,28,2,35,0,12
	.byte	'RMWERR',0,4
	.word	476
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	476
	.byte	1,26,2,35,0,12
	.byte	'DATAERR',0,4
	.word	476
	.byte	1,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	476
	.byte	1,24,2,35,0,12
	.byte	'PMIC',0,4
	.word	476
	.byte	1,23,2,35,0,12
	.byte	'ERRDIS',0,4
	.word	476
	.byte	1,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	476
	.byte	22,0,2,35,0,0,36
	.byte	'Ifx_DMA_MEMCON_Bits',0,57,175,4,3
	.word	266936
	.byte	11
	.byte	'_Ifx_DMA_MODE_Bits',0,57,178,4,16,4,12
	.byte	'MODE',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,4
	.word	279
	.byte	31,0,2,35,0,0,36
	.byte	'Ifx_DMA_MODE_Bits',0,57,182,4,3
	.word	267193
	.byte	11
	.byte	'_Ifx_DMA_OTSS_Bits',0,57,185,4,16,4,12
	.byte	'TGS',0,1
	.word	628
	.byte	4,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	628
	.byte	3,1,2,35,0,12
	.byte	'BS',0,1
	.word	628
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	279
	.byte	24,0,2,35,0,0,36
	.byte	'Ifx_DMA_OTSS_Bits',0,57,191,4,3
	.word	267284
	.byte	11
	.byte	'_Ifx_DMA_PRR0_Bits',0,57,194,4,16,4,12
	.byte	'PAT00',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'PAT01',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'PAT02',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'PAT03',0,1
	.word	628
	.byte	8,0,2,35,3,0,36
	.byte	'Ifx_DMA_PRR0_Bits',0,57,200,4,3
	.word	267410
	.byte	11
	.byte	'_Ifx_DMA_PRR1_Bits',0,57,203,4,16,4,12
	.byte	'PAT10',0,1
	.word	628
	.byte	8,0,2,35,0,12
	.byte	'PAT11',0,1
	.word	628
	.byte	8,0,2,35,1,12
	.byte	'PAT12',0,1
	.word	628
	.byte	8,0,2,35,2,12
	.byte	'PAT13',0,1
	.word	628
	.byte	8,0,2,35,3,0,36
	.byte	'Ifx_DMA_PRR1_Bits',0,57,209,4,3
	.word	267531
	.byte	11
	.byte	'_Ifx_DMA_SUSACR_Bits',0,57,212,4,16,4,12
	.byte	'SUSAC',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,4
	.word	279
	.byte	31,0,2,35,0,0,36
	.byte	'Ifx_DMA_SUSACR_Bits',0,57,216,4,3
	.word	267652
	.byte	11
	.byte	'_Ifx_DMA_SUSENR_Bits',0,57,219,4,16,4,12
	.byte	'SUSEN',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,4
	.word	279
	.byte	31,0,2,35,0,0,36
	.byte	'Ifx_DMA_SUSENR_Bits',0,57,223,4,3
	.word	267748
	.byte	11
	.byte	'_Ifx_DMA_TIME_Bits',0,57,226,4,16,4,12
	.byte	'COUNT',0,4
	.word	279
	.byte	32,0,2,35,0,0,36
	.byte	'Ifx_DMA_TIME_Bits',0,57,229,4,3
	.word	267844
	.byte	11
	.byte	'_Ifx_DMA_TSR_Bits',0,57,232,4,16,4,12
	.byte	'RST',0,1
	.word	628
	.byte	1,7,2,35,0,12
	.byte	'HTRE',0,1
	.word	628
	.byte	1,6,2,35,0,12
	.byte	'TRL',0,1
	.word	628
	.byte	1,5,2,35,0,12
	.byte	'CH',0,1
	.word	628
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	628
	.byte	4,0,2,35,0,12
	.byte	'HLTREQ',0,1
	.word	628
	.byte	1,7,2,35,1,12
	.byte	'HLTACK',0,1
	.word	628
	.byte	1,6,2,35,1,12
	.byte	'reserved_10',0,1
	.word	628
	.byte	6,0,2,35,1,12
	.byte	'ECH',0,1
	.word	628
	.byte	1,7,2,35,2,12
	.byte	'DCH',0,1
	.word	628
	.byte	1,6,2,35,2,12
	.byte	'CTL',0,1
	.word	628
	.byte	1,5,2,35,2,12
	.byte	'reserved_19',0,1
	.word	628
	.byte	5,0,2,35,2,12
	.byte	'HLTCLR',0,1
	.word	628
	.byte	1,7,2,35,3,12
	.byte	'reserved_25',0,1
	.word	628
	.byte	7,0,2,35,3,0,36
	.byte	'Ifx_DMA_TSR_Bits',0,57,248,4,3
	.word	267914
	.byte	13,57,128,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	259408
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_ACCEN00',0,57,133,5,3
	.word	268215
	.byte	13,57,136,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	259967
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_ACCEN01',0,57,141,5,3
	.word	268280
	.byte	13,57,144,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	260046
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_ACCEN10',0,57,149,5,3
	.word	268345
	.byte	13,57,152,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	260605
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_ACCEN11',0,57,157,5,3
	.word	268410
	.byte	13,57,160,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	260685
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_ACCEN20',0,57,165,5,3
	.word	268475
	.byte	13,57,168,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	261246
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_ACCEN21',0,57,173,5,3
	.word	268540
	.byte	13,57,176,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	261327
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_ACCEN30',0,57,181,5,3
	.word	268605
	.byte	13,57,184,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	261888
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_ACCEN31',0,57,189,5,3
	.word	268670
	.byte	13,57,192,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	261969
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_CLRE',0,57,197,5,3
	.word	268735
	.byte	13,57,200,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	262243
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_EER',0,57,205,5,3
	.word	268801
	.byte	13,57,208,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	262457
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ERRSR',0,57,213,5,3
	.word	268866
	.byte	13,57,216,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	262741
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_ADICR',0,57,221,5,3
	.word	268933
	.byte	13,57,224,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	263052
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_CHCR',0,57,229,5,3
	.word	269003
	.byte	13,57,232,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	263325
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_CHSR',0,57,237,5,3
	.word	269072
	.byte	13,57,240,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	263592
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_DADR',0,57,245,5,3
	.word	269141
	.byte	13,57,248,5,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	263675
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_R0',0,57,253,5,3
	.word	269210
	.byte	13,57,128,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	263802
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_R1',0,57,133,6,3
	.word	269277
	.byte	13,57,136,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	263929
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_R2',0,57,141,6,3
	.word	269344
	.byte	13,57,144,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	264056
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_R3',0,57,149,6,3
	.word	269411
	.byte	13,57,152,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	264183
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_R4',0,57,157,6,3
	.word	269478
	.byte	13,57,160,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	264310
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_R5',0,57,165,6,3
	.word	269545
	.byte	13,57,168,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	264437
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_R6',0,57,173,6,3
	.word	269612
	.byte	13,57,176,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	264564
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_R7',0,57,181,6,3
	.word	269679
	.byte	13,57,184,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	264691
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_RDCRC',0,57,189,6,3
	.word	269746
	.byte	13,57,192,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	264777
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_SADR',0,57,197,6,3
	.word	269816
	.byte	13,57,200,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	264860
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_SDCRC',0,57,205,6,3
	.word	269885
	.byte	13,57,208,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	264946
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_SHADR',0,57,213,6,3
	.word	269955
	.byte	13,57,216,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	265032
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_BLK_ME_SR',0,57,221,6,3
	.word	270025
	.byte	13,57,224,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	265204
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_CH_ADICR',0,57,229,6,3
	.word	270092
	.byte	13,57,232,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	265507
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_CH_CHCFGR',0,57,237,6,3
	.word	270158
	.byte	13,57,240,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	265776
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_CH_CHCSR',0,57,245,6,3
	.word	270225
	.byte	13,57,248,6,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	266114
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_CH_DADR',0,57,253,6,3
	.word	270291
	.byte	13,57,128,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	266189
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_CH_RDCRCR',0,57,133,7,3
	.word	270356
	.byte	13,57,136,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	266269
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_CH_SADR',0,57,141,7,3
	.word	270423
	.byte	13,57,144,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	266344
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_CH_SDCRCR',0,57,149,7,3
	.word	270488
	.byte	13,57,152,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	266424
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_CH_SHADR',0,57,157,7,3
	.word	270555
	.byte	13,57,160,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	266502
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_CLC',0,57,165,7,3
	.word	270621
	.byte	13,57,168,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	266645
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_ERRINTR',0,57,173,7,3
	.word	270682
	.byte	13,57,176,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	266741
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_HRR',0,57,181,7,3
	.word	270747
	.byte	13,57,184,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	266829
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_ID',0,57,189,7,3
	.word	270808
	.byte	13,57,192,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	266936
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_MEMCON',0,57,197,7,3
	.word	270868
	.byte	13,57,200,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	267193
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_MODE',0,57,205,7,3
	.word	270932
	.byte	13,57,208,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	267284
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_OTSS',0,57,213,7,3
	.word	270994
	.byte	13,57,216,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	267410
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_PRR0',0,57,221,7,3
	.word	271056
	.byte	13,57,224,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	267531
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_PRR1',0,57,229,7,3
	.word	271118
	.byte	13,57,232,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	267652
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_SUSACR',0,57,237,7,3
	.word	271180
	.byte	13,57,240,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	267748
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_SUSENR',0,57,245,7,3
	.word	271244
	.byte	13,57,248,7,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	267844
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_TIME',0,57,253,7,3
	.word	271308
	.byte	13,57,128,8,9,4,14
	.byte	'U',0
	.word	279
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	469
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	267914
	.byte	4,2,35,0,0,36
	.byte	'Ifx_DMA_TSR',0,57,133,8,3
	.word	271370
	.byte	11
	.byte	'_Ifx_DMA_BLK_ME',0,57,144,8,25,112,14
	.byte	'SR',0
	.word	270025
	.byte	4,2,35,0,14
	.byte	'reserved_4',0
	.word	4785
	.byte	12,2,35,4,14
	.byte	'R0',0
	.word	269210
	.byte	4,2,35,16,14
	.byte	'R1',0
	.word	269277
	.byte	4,2,35,20,14
	.byte	'R2',0
	.word	269344
	.byte	4,2,35,24,14
	.byte	'R3',0
	.word	269411
	.byte	4,2,35,28,14
	.byte	'R4',0
	.word	269478
	.byte	4,2,35,32,14
	.byte	'R5',0
	.word	269545
	.byte	4,2,35,36,14
	.byte	'R6',0
	.word	269612
	.byte	4,2,35,40,14
	.byte	'R7',0
	.word	269679
	.byte	4,2,35,44,14
	.byte	'reserved_30',0
	.word	31924
	.byte	32,2,35,48,14
	.byte	'RDCRC',0
	.word	269746
	.byte	4,2,35,80,14
	.byte	'SDCRC',0
	.word	269885
	.byte	4,2,35,84,14
	.byte	'SADR',0
	.word	269816
	.byte	4,2,35,88,14
	.byte	'DADR',0
	.word	269141
	.byte	4,2,35,92,14
	.byte	'ADICR',0
	.word	268933
	.byte	4,2,35,96,14
	.byte	'CHCR',0
	.word	269003
	.byte	4,2,35,100,14
	.byte	'SHADR',0
	.word	269955
	.byte	4,2,35,104,14
	.byte	'CHSR',0
	.word	269072
	.byte	4,2,35,108,0,10
	.word	271431
	.byte	36
	.byte	'Ifx_DMA_BLK_ME',0,57,165,8,3
	.word	271719
	.byte	10
	.word	271431
	.byte	11
	.byte	'_Ifx_DMA_BLK',0,57,178,8,25,128,1,14
	.byte	'EER',0
	.word	268801
	.byte	4,2,35,0,14
	.byte	'ERRSR',0
	.word	268866
	.byte	4,2,35,4,14
	.byte	'CLRE',0
	.word	268735
	.byte	4,2,35,8,14
	.byte	'reserved_C',0
	.word	2626
	.byte	4,2,35,12,14
	.byte	'ME',0
	.word	271748
	.byte	112,2,35,16,0,10
	.word	271753
	.byte	36
	.byte	'Ifx_DMA_BLK',0,57,185,8,3
	.word	271848
	.byte	11
	.byte	'_Ifx_DMA_CH',0,57,188,8,25,32,14
	.byte	'RDCRCR',0
	.word	270356
	.byte	4,2,35,0,14
	.byte	'SDCRCR',0
	.word	270488
	.byte	4,2,35,4,14
	.byte	'SADR',0
	.word	270423
	.byte	4,2,35,8,14
	.byte	'DADR',0
	.word	270291
	.byte	4,2,35,12,14
	.byte	'ADICR',0
	.word	270092
	.byte	4,2,35,16,14
	.byte	'CHCFGR',0
	.word	270158
	.byte	4,2,35,20,14
	.byte	'SHADR',0
	.word	270555
	.byte	4,2,35,24,14
	.byte	'CHCSR',0
	.word	270225
	.byte	4,2,35,28,0,10
	.word	271874
	.byte	36
	.byte	'Ifx_DMA_CH',0,57,198,8,3
	.word	272014
	.byte	10
	.word	271753
	.byte	10
	.word	271753
	.byte	15,236,1
	.word	628
	.byte	16,235,1,0,15,16
	.word	270932
	.byte	16,3,0,15,240,9
	.word	628
	.byte	16,239,9,0,15,192,1
	.word	270747
	.byte	16,47,0,15,192,1
	.word	271244
	.byte	16,47,0,15,192,1
	.word	271180
	.byte	16,47,0,15,192,1
	.word	271370
	.byte	16,47,0,15,128,12
	.word	271874
	.byte	16,47,0,10
	.word	272120
	.byte	15,128,52
	.word	628
	.byte	16,255,51,0,11
	.byte	'_Ifx_DMA',0,57,211,8,25,128,128,1,14
	.byte	'CLC',0
	.word	270621
	.byte	4,2,35,0,14
	.byte	'reserved_4',0
	.word	2626
	.byte	4,2,35,4,14
	.byte	'ID',0
	.word	270808
	.byte	4,2,35,8,14
	.byte	'reserved_C',0
	.word	113660
	.byte	20,2,35,12,14
	.byte	'MEMCON',0
	.word	270868
	.byte	4,2,35,32,14
	.byte	'reserved_24',0
	.word	51612
	.byte	28,2,35,36,14
	.byte	'ACCEN00',0
	.word	268215
	.byte	4,2,35,64,14
	.byte	'ACCEN01',0
	.word	268280
	.byte	4,2,35,68,14
	.byte	'ACCEN10',0
	.word	268345
	.byte	4,2,35,72,14
	.byte	'ACCEN11',0
	.word	268410
	.byte	4,2,35,76,14
	.byte	'ACCEN20',0
	.word	268475
	.byte	4,2,35,80,14
	.byte	'ACCEN21',0
	.word	268540
	.byte	4,2,35,84,14
	.byte	'ACCEN30',0
	.word	268605
	.byte	4,2,35,88,14
	.byte	'ACCEN31',0
	.word	268670
	.byte	4,2,35,92,14
	.byte	'reserved_60',0
	.word	50137
	.byte	192,1,2,35,96,14
	.byte	'BLK0',0
	.word	272039
	.byte	128,1,3,35,160,2,14
	.byte	'reserved_1A0',0
	.word	81148
	.byte	128,31,3,35,160,3,14
	.byte	'BLK1',0
	.word	272044
	.byte	128,1,3,35,160,34,14
	.byte	'reserved_11A0',0
	.word	84787
	.byte	96,3,35,160,35,14
	.byte	'OTSS',0
	.word	270994
	.byte	4,3,35,128,36,14
	.byte	'ERRINTR',0
	.word	270682
	.byte	4,3,35,132,36,14
	.byte	'PRR0',0
	.word	271056
	.byte	4,3,35,136,36,14
	.byte	'PRR1',0
	.word	271118
	.byte	4,3,35,140,36,14
	.byte	'TIME',0
	.word	271308
	.byte	4,3,35,144,36,14
	.byte	'reserved_1214',0
	.word	272049
	.byte	236,1,3,35,148,36,14
	.byte	'MODE',0
	.word	272060
	.byte	16,3,35,128,38,14
	.byte	'reserved_1310',0
	.word	272069
	.byte	240,9,3,35,144,38,14
	.byte	'HRR',0
	.word	272080
	.byte	192,1,3,35,128,48,14
	.byte	'reserved_18C0',0
	.word	84854
	.byte	192,2,3,35,192,49,14
	.byte	'SUSENR',0
	.word	272090
	.byte	192,1,3,35,128,52,14
	.byte	'reserved_1AC0',0
	.word	84854
	.byte	192,2,3,35,192,53,14
	.byte	'SUSACR',0
	.word	272100
	.byte	192,1,3,35,128,56,14
	.byte	'reserved_1CC0',0
	.word	84854
	.byte	192,2,3,35,192,57,14
	.byte	'TSR',0
	.word	272110
	.byte	192,1,3,35,128,60,14
	.byte	'reserved_1EC0',0
	.word	84854
	.byte	192,2,3,35,192,61,14
	.byte	'CH',0
	.word	272130
	.byte	128,12,3,35,128,64,14
	.byte	'reserved_2600',0
	.word	272135
	.byte	128,52,3,35,128,76,0,10
	.word	272146
	.byte	36
	.byte	'Ifx_DMA',0,57,250,8,3
	.word	272852
	.byte	17,58,104,9,1,18
	.byte	'IfxDma_ChannelIncrementCircular_none',0,0,18
	.byte	'IfxDma_ChannelIncrementCircular_2',0,1,18
	.byte	'IfxDma_ChannelIncrementCircular_4',0,2,18
	.byte	'IfxDma_ChannelIncrementCircular_8',0,3,18
	.byte	'IfxDma_ChannelIncrementCircular_16',0,4,18
	.byte	'IfxDma_ChannelIncrementCircular_32',0,5,18
	.byte	'IfxDma_ChannelIncrementCircular_64',0,6,18
	.byte	'IfxDma_ChannelIncrementCircular_128',0,7,18
	.byte	'IfxDma_ChannelIncrementCircular_256',0,8,18
	.byte	'IfxDma_ChannelIncrementCircular_512',0,9,18
	.byte	'IfxDma_ChannelIncrementCircular_1024',0,10,18
	.byte	'IfxDma_ChannelIncrementCircular_2048',0,11,18
	.byte	'IfxDma_ChannelIncrementCircular_4096',0,12,18
	.byte	'IfxDma_ChannelIncrementCircular_8192',0,13,18
	.byte	'IfxDma_ChannelIncrementCircular_16384',0,14,18
	.byte	'IfxDma_ChannelIncrementCircular_32768',0,15,0,36
	.byte	'IfxDma_ChannelIncrementCircular',0,58,122,3
	.word	272874
	.byte	17,58,127,9,1,18
	.byte	'IfxDma_ChannelIncrementDirection_negative',0,0,18
	.byte	'IfxDma_ChannelIncrementDirection_positive',0,1,0,36
	.byte	'IfxDma_ChannelIncrementDirection',0,58,131,1,3
	.word	273528
	.byte	17,58,136,1,9,1,18
	.byte	'IfxDma_ChannelIncrementStep_1',0,0,18
	.byte	'IfxDma_ChannelIncrementStep_2',0,1,18
	.byte	'IfxDma_ChannelIncrementStep_4',0,2,18
	.byte	'IfxDma_ChannelIncrementStep_8',0,3,18
	.byte	'IfxDma_ChannelIncrementStep_16',0,4,18
	.byte	'IfxDma_ChannelIncrementStep_32',0,5,18
	.byte	'IfxDma_ChannelIncrementStep_64',0,6,18
	.byte	'IfxDma_ChannelIncrementStep_128',0,7,0,36
	.byte	'IfxDma_ChannelIncrementStep',0,58,146,1,3
	.word	273664
	.byte	17,58,160,1,9,1,18
	.byte	'IfxDma_ChannelMove_1',0,0,18
	.byte	'IfxDma_ChannelMove_2',0,1,18
	.byte	'IfxDma_ChannelMove_4',0,2,18
	.byte	'IfxDma_ChannelMove_8',0,3,18
	.byte	'IfxDma_ChannelMove_16',0,4,18
	.byte	'IfxDma_ChannelMove_3',0,5,18
	.byte	'IfxDma_ChannelMove_5',0,6,18
	.byte	'IfxDma_ChannelMove_9',0,7,0,36
	.byte	'IfxDma_ChannelMove',0,58,170,1,3
	.word	273969
	.byte	17,58,175,1,9,1,18
	.byte	'IfxDma_ChannelMoveSize_8bit',0,0,18
	.byte	'IfxDma_ChannelMoveSize_16bit',0,1,18
	.byte	'IfxDma_ChannelMoveSize_32bit',0,2,18
	.byte	'IfxDma_ChannelMoveSize_64bit',0,3,18
	.byte	'IfxDma_ChannelMoveSize_128bit',0,4,18
	.byte	'IfxDma_ChannelMoveSize_256bit',0,5,0,36
	.byte	'IfxDma_ChannelMoveSize',0,58,183,1,3
	.word	274189
	.byte	17,58,239,1,9,1,18
	.byte	'IfxDma_ChannelShadow_none',0,0,18
	.byte	'IfxDma_ChannelShadow_src',0,1,18
	.byte	'IfxDma_ChannelShadow_dst',0,2,18
	.byte	'IfxDma_ChannelShadow_srcDirectWrite',0,5,18
	.byte	'IfxDma_ChannelShadow_dstDirectWrite',0,6,18
	.byte	'IfxDma_ChannelShadow_doubleSourceBufferingSwSwitch',0,8,18
	.byte	'IfxDma_ChannelShadow_doubleSourceBufferingHwSwSwitch',0,9,18
	.byte	'IfxDma_ChannelShadow_doubleDestinationBufferingSwSwitch',0,10,18
	.byte	'IfxDma_ChannelShadow_doubleDestinationBufferingHwSwSwitch',0,11,18
	.byte	'IfxDma_ChannelShadow_linkedList',0,12,18
	.byte	'IfxDma_ChannelShadow_accumulatedLinkedList',0,13,18
	.byte	'IfxDma_ChannelShadow_safeLinkedList',0,14,18
	.byte	'IfxDma_ChannelShadow_conditionalLinkedList',0,15,0,36
	.byte	'IfxDma_ChannelShadow',0,58,254,1,3
	.word	274415
	.byte	17,58,128,2,9,1,18
	.byte	'IfxDma_HardwareResourcePartition_0',0,0,18
	.byte	'IfxDma_HardwareResourcePartition_1',0,1,18
	.byte	'IfxDma_HardwareResourcePartition_2',0,2,18
	.byte	'IfxDma_HardwareResourcePartition_3',0,3,0,36
	.byte	'IfxDma_HardwareResourcePartition',0,58,134,2,3
	.word	274998
	.byte	17,58,138,2,9,1,18
	.byte	'IfxDma_MoveEngine_0',0,0,18
	.byte	'IfxDma_MoveEngine_1',0,1,0,36
	.byte	'IfxDma_MoveEngine',0,58,142,2,3
	.word	275195
	.byte	17,58,147,2,9,1,18
	.byte	'IfxDma_SleepMode_enable',0,0,18
	.byte	'IfxDma_SleepMode_disable',0,1,0,36
	.byte	'IfxDma_SleepMode',0,58,151,2,3
	.word	275273
	.byte	36
	.byte	'GPTN_enum',0,31,34,2
	.word	64083
	.byte	36
	.byte	'IfxVadc_GroupId',0,25,127,3
	.word	57488
	.byte	36
	.byte	'Ifx_VADC_ACCEN0_Bits',0,24,83,3
	.word	52164
	.byte	36
	.byte	'Ifx_VADC_ACCPROT0_Bits',0,24,100,3
	.word	53084
	.byte	36
	.byte	'Ifx_VADC_ACCPROT1_Bits',0,24,116,3
	.word	53359
	.byte	36
	.byte	'Ifx_VADC_BRSCTRL_Bits',0,24,132,1,3
	.word	54664
	.byte	36
	.byte	'Ifx_VADC_BRSMR_Bits',0,24,149,1,3
	.word	54940
	.byte	36
	.byte	'Ifx_VADC_BRSPND_Bits',0,24,155,1,3
	.word	54567
	.byte	36
	.byte	'Ifx_VADC_BRSSEL_Bits',0,24,161,1,3
	.word	54461
	.byte	36
	.byte	'Ifx_VADC_CLC_Bits',0,24,171,1,3
	.word	51331
	.byte	36
	.byte	'Ifx_VADC_EMUXSEL_Bits',0,24,179,1,3
	.word	55797
	.byte	36
	.byte	'Ifx_VADC_G_ALIAS_Bits',0,24,188,1,3
	.word	42130
	.byte	36
	.byte	'Ifx_VADC_G_ARBCFG_Bits',0,24,208,1,3
	.word	40168
	.byte	36
	.byte	'Ifx_VADC_G_ARBPR_Bits',0,24,227,1,3
	.word	40511
	.byte	36
	.byte	'Ifx_VADC_G_ASCTRL_Bits',0,24,246,1,3
	.word	44841
	.byte	36
	.byte	'Ifx_VADC_G_ASMR_Bits',0,24,135,2,3
	.word	45174
	.byte	36
	.byte	'Ifx_VADC_G_ASPND_Bits',0,24,141,2,3
	.word	45546
	.byte	36
	.byte	'Ifx_VADC_G_ASSEL_Bits',0,24,147,2,3
	.word	45459
	.byte	36
	.byte	'Ifx_VADC_G_BFL_Bits',0,24,167,2,3
	.word	42625
	.byte	36
	.byte	'Ifx_VADC_G_BFLC_Bits',0,24,177,2,3
	.word	43195
	.byte	36
	.byte	'Ifx_VADC_G_BFLNP_Bits',0,24,187,2,3
	.word	43351
	.byte	36
	.byte	'Ifx_VADC_G_BFLS_Bits',0,24,202,2,3
	.word	42953
	.byte	36
	.byte	'Ifx_VADC_G_BOUND_Bits',0,24,211,2,3
	.word	42281
	.byte	36
	.byte	'Ifx_VADC_G_CEFCLR_Bits',0,24,233,2,3
	.word	46479
	.byte	36
	.byte	'Ifx_VADC_G_CEFLAG_Bits',0,24,255,2,3
	.word	45642
	.byte	36
	.byte	'Ifx_VADC_G_CEVNP0_Bits',0,24,140,3,3
	.word	47316
	.byte	36
	.byte	'Ifx_VADC_G_CEVNP1_Bits',0,24,153,3,3
	.word	47531
	.byte	36
	.byte	'Ifx_VADC_G_CHASS_Bits',0,24,190,3,3
	.word	40844
	.byte	36
	.byte	'Ifx_VADC_G_CHCTR_Bits',0,24,210,3,3
	.word	49176
	.byte	36
	.byte	'Ifx_VADC_G_EMUXCTR_Bits',0,24,225,3,3
	.word	48576
	.byte	36
	.byte	'Ifx_VADC_G_Q0R0_Bits',0,24,236,3,3
	.word	44308
	.byte	36
	.byte	'Ifx_VADC_G_QBUR0_Bits',0,24,247,3,3
	.word	44477
	.byte	36
	.byte	'Ifx_VADC_G_QCTRL0_Bits',0,24,138,4,3
	.word	43525
	.byte	36
	.byte	'Ifx_VADC_G_QINR0_Bits',0,24,148,4,3
	.word	44647
	.byte	36
	.byte	'Ifx_VADC_G_QMR0_Bits',0,24,163,4,3
	.word	43858
	.byte	36
	.byte	'Ifx_VADC_G_QSR0_Bits',0,24,175,4,3
	.word	44109
	.byte	36
	.byte	'Ifx_VADC_G_RCR_Bits',0,24,188,4,3
	.word	49540
	.byte	36
	.byte	'Ifx_VADC_G_REFCLR_Bits',0,24,210,4,3
	.word	46835
	.byte	36
	.byte	'Ifx_VADC_G_REFLAG_Bits',0,24,232,4,3
	.word	45998
	.byte	36
	.byte	'Ifx_VADC_G_RES_Bits',0,24,244,4,3
	.word	49764
	.byte	36
	.byte	'Ifx_VADC_G_RESD_Bits',0,24,128,5,3
	.word	49950
	.byte	36
	.byte	'Ifx_VADC_G_REVNP0_Bits',0,24,141,5,3
	.word	47752
	.byte	36
	.byte	'Ifx_VADC_G_REVNP1_Bits',0,24,154,5,3
	.word	47967
	.byte	36
	.byte	'Ifx_VADC_G_RRASS_Bits',0,24,176,5,3
	.word	41512
	.byte	36
	.byte	'Ifx_VADC_G_SEFCLR_Bits',0,24,184,5,3
	.word	47191
	.byte	36
	.byte	'Ifx_VADC_G_SEFLAG_Bits',0,24,192,5,3
	.word	46354
	.byte	36
	.byte	'Ifx_VADC_G_SEVNP_Bits',0,24,200,5,3
	.word	48188
	.byte	36
	.byte	'Ifx_VADC_G_SRACT_Bits',0,24,215,5,3
	.word	48316
	.byte	36
	.byte	'Ifx_VADC_G_SYNCTR_Bits',0,24,226,5,3
	.word	42439
	.byte	36
	.byte	'Ifx_VADC_G_VFR_Bits',0,24,248,5,3
	.word	48839
	.byte	36
	.byte	'Ifx_VADC_GLOBBOUND_Bits',0,24,129,6,3
	.word	53618
	.byte	36
	.byte	'Ifx_VADC_GLOBCFG_Bits',0,24,149,6,3
	.word	52734
	.byte	36
	.byte	'Ifx_VADC_GLOBEFLAG_Bits',0,24,162,6,3
	.word	53778
	.byte	36
	.byte	'Ifx_VADC_GLOBEVNP_Bits',0,24,171,6,3
	.word	54027
	.byte	36
	.byte	'Ifx_VADC_GLOBRCR_Bits',0,24,182,6,3
	.word	55233
	.byte	36
	.byte	'Ifx_VADC_GLOBRES_Bits',0,24,194,6,3
	.word	55429
	.byte	36
	.byte	'Ifx_VADC_GLOBRESD_Bits',0,24,206,6,3
	.word	55608
	.byte	36
	.byte	'Ifx_VADC_GLOBTF_Bits',0,24,223,6,3
	.word	54179
	.byte	36
	.byte	'Ifx_VADC_ICLASS_Bits',0,24,236,6,3
	.word	41899
	.byte	36
	.byte	'Ifx_VADC_ID_Bits',0,24,244,6,3
	.word	51489
	.byte	36
	.byte	'Ifx_VADC_KRST0_Bits',0,24,252,6,3
	.word	52040
	.byte	36
	.byte	'Ifx_VADC_KRST1_Bits',0,24,131,7,3
	.word	51935
	.byte	36
	.byte	'Ifx_VADC_KRSTCLR_Bits',0,24,138,7,3
	.word	51828
	.byte	36
	.byte	'Ifx_VADC_OCS_Bits',0,24,151,7,3
	.word	51621
	.byte	36
	.byte	'Ifx_VADC_ACCEN0',0,24,164,7,3
	.word	52694
	.byte	36
	.byte	'Ifx_VADC_ACCPROT0',0,24,172,7,3
	.word	53319
	.byte	36
	.byte	'Ifx_VADC_ACCPROT1',0,24,180,7,3
	.word	53578
	.byte	36
	.byte	'Ifx_VADC_BRSCTRL',0,24,188,7,3
	.word	54900
	.byte	36
	.byte	'Ifx_VADC_BRSMR',0,24,196,7,3
	.word	55184
	.byte	36
	.byte	'Ifx_VADC_BRSPND',0,24,204,7,3
	.word	54615
	.byte	36
	.byte	'Ifx_VADC_BRSSEL',0,24,212,7,3
	.word	54509
	.byte	36
	.byte	'Ifx_VADC_CLC',0,24,220,7,3
	.word	51449
	.byte	36
	.byte	'Ifx_VADC_EMUXSEL',0,24,228,7,3
	.word	55889
	.byte	36
	.byte	'Ifx_VADC_G_ALIAS',0,24,236,7,3
	.word	42241
	.byte	36
	.byte	'Ifx_VADC_G_ARBCFG',0,24,244,7,3
	.word	40471
	.byte	36
	.byte	'Ifx_VADC_G_ARBPR',0,24,252,7,3
	.word	40804
	.byte	36
	.byte	'Ifx_VADC_G_ASCTRL',0,24,132,8,3
	.word	45134
	.byte	36
	.byte	'Ifx_VADC_G_ASMR',0,24,140,8,3
	.word	45419
	.byte	36
	.byte	'Ifx_VADC_G_ASPND',0,24,148,8,3
	.word	45593
	.byte	36
	.byte	'Ifx_VADC_G_ASSEL',0,24,156,8,3
	.word	45506
	.byte	36
	.byte	'Ifx_VADC_G_BFL',0,24,164,8,3
	.word	42913
	.byte	36
	.byte	'Ifx_VADC_G_BFLC',0,24,172,8,3
	.word	43311
	.byte	36
	.byte	'Ifx_VADC_G_BFLNP',0,24,180,8,3
	.word	43476
	.byte	36
	.byte	'Ifx_VADC_G_BFLS',0,24,188,8,3
	.word	43155
	.byte	36
	.byte	'Ifx_VADC_G_BOUND',0,24,196,8,3
	.word	42399
	.byte	36
	.byte	'Ifx_VADC_G_CEFCLR',0,24,204,8,3
	.word	46795
	.byte	36
	.byte	'Ifx_VADC_G_CEFLAG',0,24,212,8,3
	.word	45958
	.byte	36
	.byte	'Ifx_VADC_G_CEVNP0',0,24,220,8,3
	.word	47491
	.byte	36
	.byte	'Ifx_VADC_G_CEVNP1',0,24,228,8,3
	.word	47712
	.byte	36
	.byte	'Ifx_VADC_G_CHASS',0,24,236,8,3
	.word	41472
	.byte	36
	.byte	'Ifx_VADC_G_CHCTR',0,24,244,8,3
	.word	49491
	.byte	36
	.byte	'Ifx_VADC_G_EMUXCTR',0,24,252,8,3
	.word	48799
	.byte	36
	.byte	'Ifx_VADC_G_Q0R0',0,24,132,9,3
	.word	44437
	.byte	36
	.byte	'Ifx_VADC_G_QBUR0',0,24,140,9,3
	.word	44607
	.byte	36
	.byte	'Ifx_VADC_G_QCTRL0',0,24,148,9,3
	.word	43818
	.byte	36
	.byte	'Ifx_VADC_G_QINR0',0,24,156,9,3
	.word	44764
	.byte	36
	.byte	'Ifx_VADC_G_QMR0',0,24,164,9,3
	.word	44069
	.byte	36
	.byte	'Ifx_VADC_G_QSR0',0,24,172,9,3
	.word	44268
	.byte	36
	.byte	'Ifx_VADC_G_RCR',0,24,180,9,3
	.word	49715
	.byte	36
	.byte	'Ifx_VADC_G_REFCLR',0,24,188,9,3
	.word	47151
	.byte	36
	.byte	'Ifx_VADC_G_REFLAG',0,24,196,9,3
	.word	46314
	.byte	36
	.byte	'Ifx_VADC_G_RES',0,24,204,9,3
	.word	49901
	.byte	36
	.byte	'Ifx_VADC_G_RESD',0,24,212,9,3
	.word	50088
	.byte	36
	.byte	'Ifx_VADC_G_REVNP0',0,24,220,9,3
	.word	47927
	.byte	36
	.byte	'Ifx_VADC_G_REVNP1',0,24,228,9,3
	.word	48148
	.byte	36
	.byte	'Ifx_VADC_G_RRASS',0,24,236,9,3
	.word	41859
	.byte	36
	.byte	'Ifx_VADC_G_SEFCLR',0,24,244,9,3
	.word	47276
	.byte	36
	.byte	'Ifx_VADC_G_SEFLAG',0,24,252,9,3
	.word	46439
	.byte	36
	.byte	'Ifx_VADC_G_SEVNP',0,24,132,10,3
	.word	48276
	.byte	36
	.byte	'Ifx_VADC_G_SRACT',0,24,140,10,3
	.word	48527
	.byte	36
	.byte	'Ifx_VADC_G_SYNCTR',0,24,148,10,3
	.word	42585
	.byte	36
	.byte	'Ifx_VADC_G_VFR',0,24,156,10,3
	.word	49136
	.byte	36
	.byte	'Ifx_VADC_GLOBBOUND',0,24,164,10,3
	.word	53738
	.byte	36
	.byte	'Ifx_VADC_GLOBCFG',0,24,172,10,3
	.word	53044
	.byte	36
	.byte	'Ifx_VADC_GLOBEFLAG',0,24,180,10,3
	.word	53978
	.byte	36
	.byte	'Ifx_VADC_GLOBEVNP',0,24,188,10,3
	.word	54139
	.byte	36
	.byte	'Ifx_VADC_GLOBRCR',0,24,196,10,3
	.word	55380
	.byte	36
	.byte	'Ifx_VADC_GLOBRES',0,24,204,10,3
	.word	55568
	.byte	36
	.byte	'Ifx_VADC_GLOBRESD',0,24,212,10,3
	.word	55748
	.byte	36
	.byte	'Ifx_VADC_GLOBTF',0,24,220,10,3
	.word	54421
	.byte	36
	.byte	'Ifx_VADC_ICLASS',0,24,228,10,3
	.word	42081
	.byte	36
	.byte	'Ifx_VADC_ID',0,24,236,10,3
	.word	51572
	.byte	36
	.byte	'Ifx_VADC_KRST0',0,24,244,10,3
	.word	52124
	.byte	36
	.byte	'Ifx_VADC_KRST1',0,24,252,10,3
	.word	52000
	.byte	36
	.byte	'Ifx_VADC_KRSTCLR',0,24,132,11,3
	.word	51895
	.byte	36
	.byte	'Ifx_VADC_OCS',0,24,140,11,3
	.word	51788
	.byte	10
	.word	50148
	.byte	36
	.byte	'Ifx_VADC_G',0,24,217,11,3
	.word	278902
	.byte	10
	.word	55966
	.byte	36
	.byte	'Ifx_VADC',0,24,147,12,3
	.word	278927
	.byte	21,59,59,15,20,14
	.byte	'module',0
	.word	56823
	.byte	4,2,35,0,14
	.byte	'groupId',0
	.word	57488
	.byte	1,2,35,4,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,8,14
	.byte	'select',0
	.word	9653
	.byte	1,2,35,16,0,22
	.word	278950
	.byte	36
	.byte	'IfxVadc_GxBfl_Out',0,59,65,3
	.word	279018
	.byte	21,59,68,15,16,14
	.byte	'module',0
	.word	56823
	.byte	4,2,35,0,14
	.byte	'pin',0
	.word	129220
	.byte	8,2,35,4,14
	.byte	'select',0
	.word	9653
	.byte	1,2,35,12,0,22
	.word	279049
	.byte	36
	.byte	'IfxVadc_Emux_Out',0,59,73,3
	.word	279100
	.byte	17,23,90,9,1,18
	.byte	'IfxVadc_AnalogConverterMode_off',0,0,18
	.byte	'IfxVadc_AnalogConverterMode_slowStandby',0,1,18
	.byte	'IfxVadc_AnalogConverterMode_fastStandby',0,2,18
	.byte	'IfxVadc_AnalogConverterMode_normalOperation',0,3,0,36
	.byte	'IfxVadc_AnalogConverterMode',0,23,96,3
	.word	279130
	.byte	17,23,100,9,1,18
	.byte	'IfxVadc_ArbitrationRounds_4_slots',0,0,18
	.byte	'IfxVadc_ArbitrationRounds_8_slots',0,1,18
	.byte	'IfxVadc_ArbitrationRounds_16_slots',0,2,18
	.byte	'IfxVadc_ArbitrationRounds_20_slots',0,3,0,36
	.byte	'IfxVadc_ArbitrationRounds',0,23,106,3
	.word	279336
	.byte	17,23,110,9,1,18
	.byte	'IfxVadc_BoundaryExtension_standard',0,0,18
	.byte	'IfxVadc_BoundaryExtension_fastCompareResult1',0,1,18
	.byte	'IfxVadc_BoundaryExtension_fastCompareResult2',0,2,18
	.byte	'IfxVadc_BoundaryExtension_fastCompareResult3',0,3,18
	.byte	'IfxVadc_BoundaryExtension_fastCompareResult4',0,4,18
	.byte	'IfxVadc_BoundaryExtension_fastCompareResult5',0,5,18
	.byte	'IfxVadc_BoundaryExtension_fastCompareResult6',0,6,18
	.byte	'IfxVadc_BoundaryExtension_fastCompareResult7',0,7,18
	.byte	'IfxVadc_BoundaryExtension_fastCompareResult8',0,8,18
	.byte	'IfxVadc_BoundaryExtension_fastCompareResult9',0,9,18
	.byte	'IfxVadc_BoundaryExtension_fastCompareResult10',0,10,18
	.byte	'IfxVadc_BoundaryExtension_fastCompareResult11',0,11,18
	.byte	'IfxVadc_BoundaryExtension_fastCompareResult12',0,12,18
	.byte	'IfxVadc_BoundaryExtension_fastCompareResult13',0,13,18
	.byte	'IfxVadc_BoundaryExtension_fastCompareResult14',0,14,18
	.byte	'IfxVadc_BoundaryExtension_fastCompareResult15',0,15,0,36
	.byte	'IfxVadc_BoundaryExtension',0,23,128,1,3
	.word	279522
	.byte	17,23,132,1,9,1,18
	.byte	'IfxVadc_BoundarySelection_group0',0,0,18
	.byte	'IfxVadc_BoundarySelection_group1',0,1,18
	.byte	'IfxVadc_BoundarySelection_global0',0,2,18
	.byte	'IfxVadc_BoundarySelection_global1',0,3,0,36
	.byte	'IfxVadc_BoundarySelection',0,23,138,1,3
	.word	280311
	.byte	36
	.byte	'IfxVadc_ChannelId',0,23,161,1,3
	.word	57891
	.byte	17,23,165,1,9,1,18
	.byte	'IfxVadc_ChannelReference_standard',0,0,18
	.byte	'IfxVadc_ChannelReference_channel0',0,1,0,36
	.byte	'IfxVadc_ChannelReference',0,23,169,1,3
	.word	280522
	.byte	36
	.byte	'IfxVadc_ChannelResolution',0,23,179,1,3
	.word	56929
	.byte	17,23,183,1,9,1,18
	.byte	'IfxVadc_ChannelResult_0',0,0,18
	.byte	'IfxVadc_ChannelResult_1',0,1,18
	.byte	'IfxVadc_ChannelResult_2',0,2,18
	.byte	'IfxVadc_ChannelResult_3',0,3,18
	.byte	'IfxVadc_ChannelResult_4',0,4,18
	.byte	'IfxVadc_ChannelResult_5',0,5,18
	.byte	'IfxVadc_ChannelResult_6',0,6,18
	.byte	'IfxVadc_ChannelResult_7',0,7,18
	.byte	'IfxVadc_ChannelResult_8',0,8,18
	.byte	'IfxVadc_ChannelResult_9',0,9,18
	.byte	'IfxVadc_ChannelResult_10',0,10,18
	.byte	'IfxVadc_ChannelResult_11',0,11,18
	.byte	'IfxVadc_ChannelResult_12',0,12,18
	.byte	'IfxVadc_ChannelResult_13',0,13,18
	.byte	'IfxVadc_ChannelResult_14',0,14,18
	.byte	'IfxVadc_ChannelResult_15',0,15,0,36
	.byte	'IfxVadc_ChannelResult',0,23,201,1,3
	.word	280670
	.byte	17,23,206,1,9,1,18
	.byte	'IfxVadc_ChannelSelectionStyle_channelNumber',0,0,18
	.byte	'IfxVadc_ChannelSelectionStyle_binary',0,1,0,36
	.byte	'IfxVadc_ChannelSelectionStyle',0,23,211,1,3
	.word	281130
	.byte	17,23,223,1,9,1,18
	.byte	'IfxVadc_EmuxCodingScheme_binary',0,0,18
	.byte	'IfxVadc_EmuxCodingScheme_gray',0,1,0,36
	.byte	'IfxVadc_EmuxCodingScheme',0,23,227,1,3
	.word	281261
	.byte	17,23,231,1,9,1,18
	.byte	'IfxVadc_EmuxInterface_0',0,0,18
	.byte	'IfxVadc_EmuxInterface_1',0,1,0,36
	.byte	'IfxVadc_EmuxInterface',0,23,235,1,3
	.word	281368
	.byte	17,23,240,1,9,1,18
	.byte	'IfxVadc_EmuxSampleTimeControl_settingChanges',0,0,18
	.byte	'IfxVadc_EmuxSampleTimeControl_always',0,1,0,36
	.byte	'IfxVadc_EmuxSampleTimeControl',0,23,244,1,3
	.word	281458
	.byte	17,23,249,1,9,1,18
	.byte	'IfxVadc_EmuxSelectValue_0',0,0,18
	.byte	'IfxVadc_EmuxSelectValue_1',0,1,18
	.byte	'IfxVadc_EmuxSelectValue_2',0,2,18
	.byte	'IfxVadc_EmuxSelectValue_3',0,3,18
	.byte	'IfxVadc_EmuxSelectValue_4',0,4,18
	.byte	'IfxVadc_EmuxSelectValue_5',0,5,18
	.byte	'IfxVadc_EmuxSelectValue_6',0,6,18
	.byte	'IfxVadc_EmuxSelectValue_7',0,7,0,36
	.byte	'IfxVadc_EmuxSelectValue',0,23,131,2,3
	.word	281590
	.byte	17,23,136,2,9,1,18
	.byte	'IfxVadc_ExternalMultiplexerMode_softwareControl',0,0,18
	.byte	'IfxVadc_ExternalMultiplexerMode_steady',0,1,18
	.byte	'IfxVadc_ExternalMultiplexerMode_singleStep',0,2,18
	.byte	'IfxVadc_ExternalMultiplexerMode_sequence',0,3,0,36
	.byte	'IfxVadc_ExternalMultiplexerMode',0,23,142,2,3
	.word	281854
	.byte	17,23,146,2,9,1,18
	.byte	'IfxVadc_FifoMode_seperateResultRegister',0,0,18
	.byte	'IfxVadc_FifoMode_fifoStructure',0,1,18
	.byte	'IfxVadc_FifoMode_maximumMode',0,2,18
	.byte	'IfxVadc_FifoMode_minimumMode',0,3,0,36
	.byte	'IfxVadc_FifoMode',0,23,152,2,3
	.word	282081
	.byte	17,23,156,2,9,1,18
	.byte	'IfxVadc_GatingMode_disabled',0,0,18
	.byte	'IfxVadc_GatingMode_always',0,1,18
	.byte	'IfxVadc_GatingMode_gatingHigh',0,2,18
	.byte	'IfxVadc_GatingMode_gatingLow',0,3,0,36
	.byte	'IfxVadc_GatingMode',0,23,162,2,3
	.word	282251
	.byte	17,23,166,2,9,1,18
	.byte	'IfxVadc_GatingSource_0',0,0,18
	.byte	'IfxVadc_GatingSource_1',0,1,18
	.byte	'IfxVadc_GatingSource_2',0,2,18
	.byte	'IfxVadc_GatingSource_3',0,3,18
	.byte	'IfxVadc_GatingSource_4',0,4,18
	.byte	'IfxVadc_GatingSource_5',0,5,18
	.byte	'IfxVadc_GatingSource_6',0,6,18
	.byte	'IfxVadc_GatingSource_7',0,7,18
	.byte	'IfxVadc_GatingSource_8',0,8,18
	.byte	'IfxVadc_GatingSource_9',0,9,18
	.byte	'IfxVadc_GatingSource_10',0,10,18
	.byte	'IfxVadc_GatingSource_11',0,11,18
	.byte	'IfxVadc_GatingSource_12',0,12,18
	.byte	'IfxVadc_GatingSource_13',0,13,18
	.byte	'IfxVadc_GatingSource_14',0,14,18
	.byte	'IfxVadc_GatingSource_15',0,15,0,36
	.byte	'IfxVadc_GatingSource',0,23,184,2,3
	.word	282407
	.byte	17,23,188,2,9,1,18
	.byte	'IfxVadc_InputClasses_group0',0,0,18
	.byte	'IfxVadc_InputClasses_group1',0,1,18
	.byte	'IfxVadc_InputClasses_global0',0,2,18
	.byte	'IfxVadc_InputClasses_global1',0,3,0,36
	.byte	'IfxVadc_InputClasses',0,23,194,2,3
	.word	282850
	.byte	17,23,198,2,9,1,18
	.byte	'IfxVadc_LimitCheck_noCheck',0,0,18
	.byte	'IfxVadc_LimitCheck_eventIfInArea',0,1,18
	.byte	'IfxVadc_LimitCheck_eventIfOutsideArea',0,2,18
	.byte	'IfxVadc_LimitCheck_always',0,3,0,36
	.byte	'IfxVadc_LimitCheck',0,23,204,2,3
	.word	283009
	.byte	17,23,208,2,9,1,18
	.byte	'IfxVadc_LowSupplyVoltageSelect_5V',0,0,18
	.byte	'IfxVadc_LowSupplyVoltageSelect_3V',0,1,0,36
	.byte	'IfxVadc_LowSupplyVoltageSelect',0,23,212,2,3
	.word	283176
	.byte	17,23,157,3,9,1,18
	.byte	'IfxVadc_RequestSlotPriority_lowest',0,0,18
	.byte	'IfxVadc_RequestSlotPriority_low',0,1,18
	.byte	'IfxVadc_RequestSlotPriority_high',0,2,18
	.byte	'IfxVadc_RequestSlotPriority_highest',0,3,0,36
	.byte	'IfxVadc_RequestSlotPriority',0,23,163,3,3
	.word	283295
	.byte	17,23,167,3,9,1,18
	.byte	'IfxVadc_RequestSlotStartMode_waitForStart',0,0,18
	.byte	'IfxVadc_RequestSlotStartMode_cancelInjectRepeat',0,1,0,36
	.byte	'IfxVadc_RequestSlotStartMode',0,23,171,3,3
	.word	283483
	.byte	17,23,175,3,9,1,18
	.byte	'IfxVadc_RequestSource_queue',0,0,18
	.byte	'IfxVadc_RequestSource_scan',0,1,18
	.byte	'IfxVadc_RequestSource_background',0,2,0,36
	.byte	'IfxVadc_RequestSource',0,23,180,3,3
	.word	283622
	.byte	17,23,185,3,9,1,18
	.byte	'IfxVadc_SleepMode_enable',0,0,18
	.byte	'IfxVadc_SleepMode_disable',0,1,0,36
	.byte	'IfxVadc_SleepMode',0,23,189,3,3
	.word	283754
	.byte	17,23,193,3,9,1,18
	.byte	'IfxVadc_SrcNr_group0',0,0,18
	.byte	'IfxVadc_SrcNr_group1',0,1,18
	.byte	'IfxVadc_SrcNr_group2',0,2,18
	.byte	'IfxVadc_SrcNr_group3',0,3,18
	.byte	'IfxVadc_SrcNr_shared0',0,4,18
	.byte	'IfxVadc_SrcNr_shared1',0,5,18
	.byte	'IfxVadc_SrcNr_shared2',0,6,18
	.byte	'IfxVadc_SrcNr_shared3',0,7,0,36
	.byte	'IfxVadc_SrcNr',0,23,203,3,3
	.word	283843
	.byte	17,23,209,3,9,1,18
	.byte	'IfxVadc_Status_noError',0,0,18
	.byte	'IfxVadc_Status_notInitialised',0,1,18
	.byte	'IfxVadc_Status_invalidGroup',0,2,18
	.byte	'IfxVadc_Status_invalidChannel',0,3,18
	.byte	'IfxVadc_Status_queueFull',0,4,18
	.byte	'IfxVadc_Status_noAccess',0,5,18
	.byte	'IfxVadc_Status_channelsStillPending',0,6,0,36
	.byte	'IfxVadc_Status',0,23,218,3,3
	.word	284061
	.byte	17,23,222,3,9,1,18
	.byte	'IfxVadc_TriggerMode_noExternalTrigger',0,0,18
	.byte	'IfxVadc_TriggerMode_uponFallingEdge',0,1,18
	.byte	'IfxVadc_TriggerMode_uponRisingEdge',0,2,18
	.byte	'IfxVadc_TriggerMode_uponAnyEdge',0,3,0,36
	.byte	'IfxVadc_TriggerMode',0,23,228,3,3
	.word	284302
	.byte	17,23,232,3,9,1,18
	.byte	'IfxVadc_TriggerSource_0',0,0,18
	.byte	'IfxVadc_TriggerSource_1',0,1,18
	.byte	'IfxVadc_TriggerSource_2',0,2,18
	.byte	'IfxVadc_TriggerSource_3',0,3,18
	.byte	'IfxVadc_TriggerSource_4',0,4,18
	.byte	'IfxVadc_TriggerSource_5',0,5,18
	.byte	'IfxVadc_TriggerSource_6',0,6,18
	.byte	'IfxVadc_TriggerSource_7',0,7,18
	.byte	'IfxVadc_TriggerSource_8',0,8,18
	.byte	'IfxVadc_TriggerSource_9',0,9,18
	.byte	'IfxVadc_TriggerSource_10',0,10,18
	.byte	'IfxVadc_TriggerSource_11',0,11,18
	.byte	'IfxVadc_TriggerSource_12',0,12,18
	.byte	'IfxVadc_TriggerSource_13',0,13,18
	.byte	'IfxVadc_TriggerSource_14',0,14,18
	.byte	'IfxVadc_TriggerSource_15',0,15,0,36
	.byte	'IfxVadc_TriggerSource',0,23,250,3,3
	.word	284487
	.byte	21,60,252,2,9,4,14
	.byte	'vadc',0
	.word	56823
	.byte	4,2,35,0,0,36
	.byte	'IfxVadc_Adc',0,60,255,2,3
	.word	284947
	.byte	21,60,131,3,9,4,14
	.byte	'gatingSource',0
	.word	282407
	.byte	1,2,35,0,14
	.byte	'triggerSource',0
	.word	284487
	.byte	1,2,35,1,14
	.byte	'gatingMode',0
	.word	282251
	.byte	1,2,35,2,14
	.byte	'triggerMode',0
	.word	284302
	.byte	1,2,35,3,0,36
	.byte	'IfxVadc_Adc_GatingTriggerConfig',0,60,137,3,3
	.word	284989
	.byte	21,60,145,3,9,4,14
	.byte	'arbiterRoundLength',0
	.word	279336
	.byte	1,2,35,0,14
	.byte	'requestSlotQueueEnabled',0
	.word	628
	.byte	1,2,35,1,14
	.byte	'requestSlotScanEnabled',0
	.word	628
	.byte	1,2,35,2,14
	.byte	'requestSlotBackgroundScanEnabled',0
	.word	628
	.byte	1,2,35,3,0,36
	.byte	'IfxVadc_Adc_ArbiterConfig',0,60,151,3,3
	.word	285123
	.byte	21,60,155,3,9,8,14
	.byte	'autoBackgroundScanEnabled',0
	.word	628
	.byte	1,2,35,0,14
	.byte	'triggerConfig',0
	.word	284989
	.byte	4,2,35,2,14
	.byte	'requestSlotPrio',0
	.word	283295
	.byte	1,2,35,6,14
	.byte	'requestSlotStartMode',0
	.word	283483
	.byte	1,2,35,7,0,36
	.byte	'IfxVadc_Adc_BackgroundScanConfig',0,60,161,3,3
	.word	285300
	.byte	21,60,165,3,9,6,14
	.byte	'sampleTime',0
	.word	177
	.byte	4,2,35,0,14
	.byte	'resolution',0
	.word	56929
	.byte	1,2,35,4,0,36
	.byte	'IfxVadc_Adc_ClassConfig',0,60,169,3,3
	.word	285462
	.byte	21,60,173,3,9,12,14
	.byte	'module',0
	.word	284947
	.byte	4,2,35,0,14
	.byte	'group',0
	.word	51228
	.byte	4,2,35,4,14
	.byte	'groupId',0
	.word	57488
	.byte	1,2,35,8,0,36
	.byte	'IfxVadc_Adc_Group',0,60,178,3,3
	.word	285542
	.byte	21,60,182,3,9,8,14
	.byte	'flushQueueAfterInit',0
	.word	628
	.byte	1,2,35,0,14
	.byte	'triggerConfig',0
	.word	284989
	.byte	4,2,35,2,14
	.byte	'requestSlotPrio',0
	.word	283295
	.byte	1,2,35,6,14
	.byte	'requestSlotStartMode',0
	.word	283483
	.byte	1,2,35,7,0,36
	.byte	'IfxVadc_Adc_QueueConfig',0,60,188,3,3
	.word	285624
	.byte	21,60,192,3,9,8,14
	.byte	'autoscanEnabled',0
	.word	628
	.byte	1,2,35,0,14
	.byte	'triggerConfig',0
	.word	284989
	.byte	4,2,35,2,14
	.byte	'requestSlotPrio',0
	.word	283295
	.byte	1,2,35,6,14
	.byte	'requestSlotStartMode',0
	.word	283483
	.byte	1,2,35,7,0,36
	.byte	'IfxVadc_Adc_ScanConfig',0,60,198,3,3
	.word	285771
	.byte	22
	.word	279049
	.byte	3
	.word	285913
	.byte	15,12
	.word	285918
	.byte	16,2,0,21,60,202,3,9,16,14
	.byte	'pins',0
	.word	285923
	.byte	12,2,35,0,14
	.byte	'outputMode',0
	.word	9583
	.byte	1,2,35,12,14
	.byte	'padDriver',0
	.word	128755
	.byte	1,2,35,13,0,36
	.byte	'IfxVadc_Adc_EmuxPinConfig',0,60,207,3,3
	.word	285932
	.byte	22
	.word	285542
	.byte	3
	.word	286027
	.byte	21,60,213,3,9,8,14
	.byte	'channel',0
	.word	57891
	.byte	1,2,35,0,14
	.byte	'resultreg',0
	.word	280670
	.byte	1,2,35,1,14
	.byte	'group',0
	.word	286032
	.byte	4,2,35,4,0,36
	.byte	'IfxVadc_Adc_Channel',0,60,218,3,3
	.word	286037
	.byte	15,12
	.word	285462
	.byte	16,1,0,21,60,247,3,9,32,14
	.byte	'vadc',0
	.word	56823
	.byte	4,2,35,0,14
	.byte	'globalInputClass',0
	.word	286124
	.byte	12,2,35,4,14
	.byte	'digitalFrequency',0
	.word	177
	.byte	4,2,35,16,14
	.byte	'analogFrequency',0
	.word	177
	.byte	4,2,35,20,14
	.byte	'moduleFrequency',0
	.word	177
	.byte	4,2,35,24,14
	.byte	'startupCalibration',0
	.word	628
	.byte	1,2,35,28,14
	.byte	'supplyVoltage',0
	.word	283176
	.byte	1,2,35,29,0,36
	.byte	'IfxVadc_Adc_Config',0,60,130,4,3
	.word	286133
	.byte	38
	.byte	'out1',0,36,65,12
	.word	469
	.byte	1,1,38
	.byte	'ad_value2',0,36,69,13
	.word	469
	.byte	1,1,38
	.byte	'ad_value3',0,36,70,13
	.word	469
	.byte	1,1,38
	.byte	'ad_value4',0,36,71,13
	.word	469
	.byte	1,1,38
	.byte	'encoder1',0,37,31,14
	.word	39841
	.byte	1,1,38
	.byte	'encoder2',0,37,32,14
	.word	39841
	.byte	1,1,38
	.byte	'speed_flag',0,37,34,12
	.word	469
	.byte	1,1,38
	.byte	'speed1_power',0,37,35,14
	.word	39854
	.byte	1,1,38
	.byte	'speed2_power',0,37,36,14
	.word	39854
	.byte	1,1,38
	.byte	'adc_pwm',0,37,37,12
	.word	469
	.byte	1,1,38
	.byte	'set_speed',0,37,38,12
	.word	469
	.byte	1,1,38
	.byte	'limit_out',0,37,40,12
	.word	469
	.byte	1,1,38
	.byte	'error1',0,37,40,22
	.word	469
	.byte	1,1,38
	.byte	'left_pwm',0,37,41,12
	.word	469
	.byte	1,1,38
	.byte	'right_pwm',0,37,41,21
	.word	469
	.byte	1,1,38
	.byte	'stop_flag',0,37,42,12
	.word	469
	.byte	1,1,38
	.byte	'error_limit',0,37,43,12
	.word	469
	.byte	1,1,38
	.byte	'adc_p',0,37,47,14
	.word	177
	.byte	1,1,38
	.byte	'adc_d',0,37,47,20
	.word	177
	.byte	1,1,38
	.byte	'lose_stop_flag',0,37,49,12
	.word	469
	.byte	1,1,38
	.byte	'road',0,37,70,14
	.word	39854
	.byte	1,1,0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L88:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,39,12,0,0,3,15,0,73,19,0,0,4,46,1,3,8,32,13
	.byte	58,15,59,15,57,15,54,15,39,12,0,0,5,5,0,3,8,58,15,59,15,57,15,73,19,0,0,6,11,0,0,0,7,36,0,3,8,11,15,62
	.byte	15,0,0,8,46,1,3,8,32,13,58,15,59,15,57,15,73,19,54,15,39,12,0,0,9,59,0,3,8,0,0,10,53,0,73,19,0,0,11,19
	.byte	1,3,8,58,15,59,15,57,15,11,15,0,0,12,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,13,23,1,58,15,59,15,57
	.byte	15,11,15,0,0,14,13,0,3,8,73,19,11,15,56,9,0,0,15,1,1,11,15,73,19,0,0,16,33,0,47,15,0,0,17,4,1,58,15,59
	.byte	15,57,15,11,15,0,0,18,40,0,3,8,28,13,0,0,19,11,1,0,0,20,13,0,73,19,11,15,56,9,0,0,21,19,1,58,15,59,15
	.byte	57,15,11,15,0,0,22,38,0,73,19,0,0,23,46,1,3,8,54,15,39,12,63,12,60,12,0,0,24,5,0,73,19,0,0,25,46,1,3,8
	.byte	73,19,54,15,39,12,63,12,60,12,0,0,26,5,0,3,8,73,19,0,0,27,46,0,3,8,54,15,39,12,63,12,60,12,0,0,28,46,1
	.byte	49,19,0,0,29,5,0,49,19,0,0,30,29,1,49,19,0,0,31,11,0,49,19,0,0,32,11,1,49,19,0,0,33,46,1,3,8,58,15,59
	.byte	15,57,15,73,19,54,15,39,12,63,12,60,12,0,0,34,46,1,3,8,58,15,59,15,57,15,54,15,39,12,63,12,60,12,0,0,35
	.byte	46,0,3,8,58,15,59,15,57,15,54,15,39,12,63,12,60,12,0,0,36,22,0,3,8,58,15,59,15,57,15,73,19,0,0,37,21,0
	.byte	54,15,0,0,38,52,0,3,8,58,15,59,15,57,15,73,19,63,12,60,12,0,0,39,21,1,54,15,39,12,0,0,40,21,1,73,19,54
	.byte	15,39,12,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L89:
	.word	.L348-.L347
.L347:
	.half	3
	.word	.L350-.L349
.L349:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\Infra\\Sfr\\TC26B\\_Reg',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Std',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Impl',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src\\Std',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm\\Std',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Std',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Std',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Std',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\DataHandling',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc\\Std',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\seekfree_libraries',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Asc',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\seekfree_peripheral',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\seekfree_libraries\\common',0
	.byte	'C:\\Program Files\\TASKING\\TriCore v6.3r1\\ctc\\include\\',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_PinMap',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Timer',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Std',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc\\Adc',0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu_Intrinsics.h',0,1,0,0
	.byte	'IfxScuWdt.h',0,2,0,0
	.byte	'IfxScu_regdef.h',0,3,0,0
	.byte	'IfxPort.h',0,4,0,0
	.byte	'IfxPort_regdef.h',0,3,0,0
	.byte	'IfxScuCcu.h',0,2,0,0
	.byte	'IfxCpu.h',0,1,0,0
	.byte	'IfxCpu_cfg.h',0,5,0,0
	.byte	'IfxSrc.h',0,6,0,0
	.byte	'IfxSrc_regdef.h',0,3,0,0
	.byte	'IfxStm.h',0,7,0,0
	.byte	'IfxStm_regdef.h',0,3,0,0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\Service\\CpuGeneric\\SysSe\\Bsp\\Bsp.h',0
	.byte	0,0,0
	.byte	'IfxCcu6.h',0,8,0,0
	.byte	'IfxCcu6_regdef.h',0,3,0,0
	.byte	'IfxGtm_Atom.h',0,9,0,0
	.byte	'IfxGtm_regdef.h',0,3,0,0
	.byte	'IfxGtm_cfg.h',0,5,0,0
	.byte	'IfxAsclin.h',0,10,0,0
	.byte	'IfxAsclin_regdef.h',0,3,0,0
	.byte	'Ifx_Fifo.h',0,11,0,0
	.byte	'IfxVadc.h',0,12,0,0
	.byte	'IfxVadc_regdef.h',0,3,0,0
	.byte	'IfxVadc_cfg.h',0,5,0,0
	.byte	'IfxCcu6_cfg.h',0,5,0,0
	.byte	'IfxScuEru.h',0,2,0,0
	.byte	'zf_gtm_pwm.h',0,13,0,0
	.byte	'ifxAsclin_Asc.h',0,14,0,0
	.byte	'Ifx_Types.h',0,1,0,0
	.byte	'zf_gpt12.h',0,13,0,0
	.byte	'SEEKFREE_18TFT.h',0,15,0,0
	.byte	'SEEKFREE_MT9V03X.h',0,15,0,0
	.byte	'SEEKFREE_WIRELESS.h',0,15,0,0
	.byte	'SEEKFREE_7725.h',0,15,0,0
	.byte	'..\\USER\\pid.h',0,0,0,0
	.byte	'..\\USER\\isr.c',0,0,0,0
	.byte	'PLATFORM_TYPES.H',0,1,0,0
	.byte	'common.h',0,16,0,0
	.byte	'stdio.h',0,17,0,0
	.byte	'IfxCpu_regdef.h',0,3,0,0
	.byte	'IfxScu_cfg.h',0,5,0,0
	.byte	'IfxFlash_regdef.h',0,3,0,0
	.byte	'IfxScu_PinMap.h',0,18,0,0
	.byte	'IfxSrc_cfg.h',0,5,0,0
	.byte	'IfxCcu6_PinMap.h',0,18,0,0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\Service\\CpuGeneric\\If\\Ccu6If\\Timer.h',0
	.byte	0,0,0
	.byte	'IfxCcu6_Timer.h',0,19,0,0
	.byte	'IfxGtm.h',0,9,0,0
	.byte	'IfxGtm_Tbu.h',0,9,0,0
	.byte	'ifxGtm_PinMap.h',0,18,0,0
	.byte	'IfxAsclin_PinMap.h',0,18,0,0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\Service\\CpuGeneric\\StdIf\\IfxStdIf.h',0
	.byte	0,0,0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\Service\\CpuGeneric\\StdIf\\IfxStdIf_DPipe.h',0
	.byte	0,0,0
	.byte	'zf_uart.h',0,13,0,0
	.byte	'IfxDma_cfg.h',0,5,0,0
	.byte	'IfxDma_regdef.h',0,3,0,0
	.byte	'IfxDma.h',0,20,0,0
	.byte	'IfxVadc_PinMap.h',0,18,0,0
	.byte	'IfxVadc_Adc.h',0,21,0,0,0
.L350:
.L348:
	.sdecl	'.debug_info',debug,cluster('out_line')
	.sect	'.debug_info'
.L90:
	.word	162
	.half	3
	.word	.L91
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L93,.L92
	.byte	2
	.word	.L86
	.byte	3
	.byte	'out_line',0,1,230,3,6,1,1,1
	.word	.L83,.L246,.L82
	.byte	4
	.word	.L83,.L246
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('out_line')
	.sect	'.debug_abbrev'
.L91:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('out_line')
	.sect	'.debug_line'
.L92:
	.word	.L352-.L351
.L351:
	.half	3
	.word	.L354-.L353
.L353:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\USER\\isr.c',0,0,0,0,0
.L354:
	.byte	5,6,7,0,5,2
	.word	.L83
	.byte	3,231,3,1,5,11,9
	.half	.L355-.L83
	.byte	1,5,3,9
	.half	.L356-.L355
	.byte	1,5,2,7,9
	.half	.L357-.L356
	.byte	3,2,1,5,7,9
	.half	.L358-.L357
	.byte	1,5,13,9
	.half	.L359-.L358
	.byte	1,5,22,9
	.half	.L360-.L359
	.byte	1,5,21,9
	.half	.L361-.L360
	.byte	1,5,31,9
	.half	.L362-.L361
	.byte	1,5,11,9
	.half	.L363-.L362
	.byte	1,5,6,9
	.half	.L364-.L363
	.byte	1,5,8,9
	.half	.L365-.L364
	.byte	3,19,1,5,15,9
	.half	.L366-.L365
	.byte	1,5,5,9
	.half	.L367-.L366
	.byte	1,5,20,7,9
	.half	.L368-.L367
	.byte	1,5,27,9
	.half	.L369-.L368
	.byte	1,5,26,9
	.half	.L370-.L369
	.byte	1,5,8,9
	.half	.L32-.L370
	.byte	3,1,1,5,15,9
	.half	.L371-.L32
	.byte	1,5,5,9
	.half	.L372-.L371
	.byte	1,5,21,7,9
	.half	.L373-.L372
	.byte	1,5,28,9
	.half	.L374-.L373
	.byte	1,5,27,9
	.half	.L375-.L374
	.byte	1,5,5,9
	.half	.L33-.L375
	.byte	3,4,1,5,20,9
	.half	.L376-.L33
	.byte	1,5,18,9
	.half	.L377-.L376
	.byte	1,5,5,9
	.half	.L378-.L377
	.byte	3,1,1,5,20,9
	.half	.L379-.L378
	.byte	1,5,18,9
	.half	.L380-.L379
	.byte	1,5,8,9
	.half	.L381-.L380
	.byte	3,1,1,5,13,9
	.half	.L382-.L381
	.byte	1,5,5,9
	.half	.L383-.L382
	.byte	1,5,9,7,9
	.half	.L384-.L383
	.byte	3,3,1,5,24,9
	.half	.L385-.L384
	.byte	1,5,22,9
	.half	.L386-.L385
	.byte	1,5,9,9
	.half	.L387-.L386
	.byte	3,1,1,5,24,9
	.half	.L388-.L387
	.byte	1,5,22,9
	.half	.L389-.L388
	.byte	1,5,5,9
	.half	.L34-.L389
	.byte	3,124,1,5,14,9
	.half	.L31-.L34
	.byte	3,14,1,5,23,9
	.half	.L390-.L31
	.byte	1,5,32,9
	.half	.L391-.L390
	.byte	1,5,11,9
	.half	.L392-.L391
	.byte	3,1,1,5,27,9
	.half	.L393-.L392
	.byte	1,5,26,9
	.half	.L394-.L393
	.byte	1,5,35,9
	.half	.L395-.L394
	.byte	1,5,34,9
	.half	.L396-.L395
	.byte	1,5,24,9
	.half	.L397-.L396
	.byte	1,5,11,9
	.half	.L398-.L397
	.byte	3,1,1,5,27,9
	.half	.L399-.L398
	.byte	1,5,35,9
	.half	.L400-.L399
	.byte	1,5,34,9
	.half	.L401-.L400
	.byte	1,5,24,9
	.half	.L402-.L401
	.byte	1,5,1,9
	.half	.L35-.L402
	.byte	3,7,1,7,9
	.half	.L94-.L35
	.byte	0,1,1
.L352:
	.sdecl	'.debug_ranges',debug,cluster('out_line')
	.sect	'.debug_ranges'
.L93:
	.word	-1,.L83,0,.L94-.L83,0,0
	.sdecl	'.debug_info',debug,cluster('Yuan')
	.sect	'.debug_info'
.L95:
	.word	158
	.half	3
	.word	.L96
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L98,.L97
	.byte	2
	.word	.L86
	.byte	3
	.byte	'Yuan',0,1,156,4,6,1,1,1
	.word	.L85,.L247,.L84
	.byte	4
	.word	.L85,.L247
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Yuan')
	.sect	'.debug_abbrev'
.L96:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Yuan')
	.sect	'.debug_line'
.L97:
	.word	.L404-.L403
.L403:
	.half	3
	.word	.L406-.L405
.L405:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\USER\\isr.c',0,0,0,0,0
.L406:
	.byte	5,7,7,0,5,2
	.word	.L85
	.byte	3,157,4,1,5,18,9
	.half	.L407-.L85
	.byte	1,5,7,9
	.half	.L408-.L407
	.byte	1,5,25,7,9
	.half	.L409-.L408
	.byte	1,5,36,9
	.half	.L410-.L409
	.byte	1,5,34,9
	.half	.L411-.L410
	.byte	1,5,43,7,9
	.half	.L412-.L411
	.byte	1,5,54,9
	.half	.L413-.L412
	.byte	1,5,52,9
	.half	.L414-.L413
	.byte	1,5,5,7,9
	.half	.L415-.L414
	.byte	3,2,1,5,15,9
	.half	.L416-.L415
	.byte	1,5,14,9
	.half	.L417-.L416
	.byte	1,5,8,9
	.half	.L36-.L417
	.byte	3,4,1,5,5,9
	.half	.L418-.L36
	.byte	1,5,9,7,9
	.half	.L419-.L418
	.byte	3,2,1,5,20,9
	.half	.L420-.L419
	.byte	1,5,32,9
	.half	.L421-.L420
	.byte	1,5,41,9
	.half	.L422-.L421
	.byte	1,5,40,9
	.half	.L423-.L422
	.byte	1,5,51,9
	.half	.L424-.L423
	.byte	1,5,50,9
	.half	.L425-.L424
	.byte	1,5,30,9
	.half	.L426-.L425
	.byte	1,5,19,9
	.half	.L427-.L426
	.byte	1,5,9,9
	.half	.L428-.L427
	.byte	3,1,1,5,16,9
	.half	.L429-.L428
	.byte	1,5,26,9
	.half	.L430-.L429
	.byte	1,5,25,9
	.half	.L431-.L430
	.byte	1,5,15,9
	.half	.L432-.L431
	.byte	1,5,9,9
	.half	.L433-.L432
	.byte	3,1,1,5,16,9
	.half	.L434-.L433
	.byte	1,5,6,9
	.half	.L435-.L434
	.byte	1,5,29,7,9
	.half	.L436-.L435
	.byte	1,5,36,9
	.half	.L437-.L436
	.byte	1,5,35,9
	.half	.L438-.L437
	.byte	1,5,9,9
	.half	.L40-.L438
	.byte	3,1,1,5,17,9
	.half	.L439-.L40
	.byte	1,5,16,9
	.half	.L440-.L439
	.byte	1,5,6,9
	.half	.L441-.L440
	.byte	1,5,30,7,9
	.half	.L442-.L441
	.byte	1,5,38,9
	.half	.L443-.L442
	.byte	1,5,37,9
	.half	.L444-.L443
	.byte	1,5,36,9
	.half	.L445-.L444
	.byte	1,5,6,9
	.half	.L41-.L445
	.byte	3,1,1,5,20,9
	.half	.L446-.L41
	.byte	1,5,27,9
	.half	.L447-.L446
	.byte	1,5,35,9
	.half	.L448-.L447
	.byte	1,5,42,9
	.half	.L449-.L448
	.byte	1,5,49,9
	.half	.L450-.L449
	.byte	1,5,48,9
	.half	.L451-.L450
	.byte	1,5,40,9
	.half	.L452-.L451
	.byte	1,5,34,9
	.half	.L453-.L452
	.byte	1,5,14,9
	.half	.L454-.L453
	.byte	1,5,13,9
	.half	.L455-.L454
	.byte	1,5,6,9
	.half	.L456-.L455
	.byte	3,1,1,5,18,9
	.half	.L457-.L456
	.byte	1,5,17,9
	.half	.L458-.L457
	.byte	1,5,2,9
	.half	.L39-.L458
	.byte	3,210,0,1,7,9
	.half	.L99-.L39
	.byte	0,1,1
.L404:
	.sdecl	'.debug_ranges',debug,cluster('Yuan')
	.sect	'.debug_ranges'
.L98:
	.word	-1,.L85,0,.L99-.L85,0,0
	.sdecl	'.debug_info',debug,cluster('cc60_pit_ch0_isr')
	.sect	'.debug_info'
.L100:
	.word	289
	.half	3
	.word	.L101
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L103,.L102
	.byte	2
	.word	.L86
	.byte	3
	.byte	'cc60_pit_ch0_isr',0,1,73,1,1,1,1
	.word	.L43,.L248,.L42
	.byte	4
	.word	.L43,.L248
	.byte	5
	.word	.L249,.L250,.L251
	.byte	6
	.word	.L252,.L250,.L251
	.byte	5
	.word	.L253,.L250,.L251
	.byte	7
	.word	.L254,.L250,.L251
	.byte	0,0,0,5
	.word	.L255,.L256,.L257
	.byte	8
	.word	.L258,.L259
	.byte	8
	.word	.L260,.L261
	.byte	6
	.word	.L262,.L256,.L257
	.byte	9
	.byte	'mask',0,2,143,11,12
	.word	.L263,.L264
	.byte	0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('cc60_pit_ch0_isr')
	.sect	'.debug_abbrev'
.L101:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,11,0,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('cc60_pit_ch0_isr')
	.sect	'.debug_line'
.L102:
	.word	.L460-.L459
.L459:
	.half	3
	.word	.L462-.L461
.L461:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Std',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\USER\\isr.c',0,0,0,0
	.byte	'IfxCcu6.h',0,1,0,0
	.byte	'IfxCpu.h',0,2,0,0,0
.L462:
	.byte	5,1,7,0,5,2
	.word	.L43
	.byte	3,200,0,1,4,3,5,13,9
	.half	.L250-.L43
	.byte	3,214,4,1,4,1,5,2,9
	.half	.L251-.L250
	.byte	3,183,123,1,5,24,9
	.half	.L463-.L251
	.byte	1,5,13,9
	.half	.L464-.L463
	.byte	1,5,11,9
	.half	.L465-.L464
	.byte	1,5,2,9
	.half	.L466-.L465
	.byte	3,1,1,5,23,9
	.half	.L467-.L466
	.byte	1,5,11,9
	.half	.L468-.L467
	.byte	1,5,14,9
	.half	.L469-.L468
	.byte	3,2,1,9
	.half	.L470-.L469
	.byte	3,1,1,5,5,9
	.half	.L471-.L470
	.byte	3,15,1,5,12,9
	.half	.L472-.L471
	.byte	1,5,2,9
	.half	.L473-.L472
	.byte	1,5,25,7,9
	.half	.L474-.L473
	.byte	1,5,32,9
	.half	.L475-.L474
	.byte	1,5,31,9
	.half	.L476-.L475
	.byte	1,5,5,9
	.half	.L2-.L476
	.byte	3,1,1,5,13,9
	.half	.L477-.L2
	.byte	1,5,12,9
	.half	.L478-.L477
	.byte	1,5,2,9
	.half	.L479-.L478
	.byte	1,5,26,7,9
	.half	.L480-.L479
	.byte	1,5,34,9
	.half	.L481-.L480
	.byte	1,5,33,9
	.half	.L482-.L481
	.byte	1,5,32,9
	.half	.L483-.L482
	.byte	1,5,2,9
	.half	.L3-.L483
	.byte	3,1,1,5,16,9
	.half	.L484-.L3
	.byte	1,5,23,9
	.half	.L485-.L484
	.byte	1,5,31,9
	.half	.L486-.L485
	.byte	1,5,38,9
	.half	.L487-.L486
	.byte	1,5,45,9
	.half	.L488-.L487
	.byte	1,5,44,9
	.half	.L489-.L488
	.byte	1,5,36,9
	.half	.L490-.L489
	.byte	1,5,30,9
	.half	.L491-.L490
	.byte	1,5,10,9
	.half	.L492-.L491
	.byte	1,5,9,9
	.half	.L493-.L492
	.byte	1,5,2,9
	.half	.L494-.L493
	.byte	3,1,1,5,14,9
	.half	.L495-.L494
	.byte	1,5,13,9
	.half	.L496-.L495
	.byte	1,5,5,9
	.half	.L497-.L496
	.byte	3,8,1,5,2,9
	.half	.L498-.L497
	.byte	1,5,8,7,9
	.half	.L4-.L498
	.byte	3,6,1,5,5,9
	.half	.L499-.L4
	.byte	1,5,9,7,9
	.half	.L500-.L499
	.byte	3,2,1,5,25,9
	.half	.L501-.L500
	.byte	1,5,24,9
	.half	.L502-.L501
	.byte	1,5,22,9
	.half	.L503-.L502
	.byte	1,5,9,9
	.half	.L504-.L503
	.byte	3,1,1,5,25,9
	.half	.L505-.L504
	.byte	1,5,22,9
	.half	.L506-.L505
	.byte	1,5,5,9
	.half	.L5-.L506
	.byte	3,4,1,5,2,9
	.half	.L507-.L5
	.byte	1,5,3,7,9
	.half	.L508-.L507
	.byte	3,1,1,5,16,9
	.half	.L509-.L508
	.byte	1,5,15,9
	.half	.L510-.L509
	.byte	1,5,2,9
	.half	.L511-.L510
	.byte	3,1,1,5,15,9
	.half	.L512-.L511
	.byte	1,5,14,9
	.half	.L513-.L512
	.byte	1,5,11,9
	.half	.L6-.L513
	.byte	3,61,1,5,8,9
	.half	.L514-.L6
	.byte	1,5,9,7,9
	.half	.L515-.L514
	.byte	3,3,1,5,19,9
	.half	.L516-.L515
	.byte	1,5,30,9
	.half	.L517-.L516
	.byte	1,5,39,9
	.half	.L518-.L517
	.byte	1,5,38,9
	.half	.L519-.L518
	.byte	1,5,48,9
	.half	.L520-.L519
	.byte	1,5,28,9
	.half	.L521-.L520
	.byte	1,5,18,9
	.half	.L522-.L521
	.byte	1,5,14,9
	.half	.L523-.L522
	.byte	3,2,1,5,24,9
	.half	.L524-.L523
	.byte	1,5,11,9
	.half	.L525-.L524
	.byte	1,5,14,7,9
	.half	.L526-.L525
	.byte	3,1,1,5,24,9
	.half	.L527-.L526
	.byte	1,5,23,9
	.half	.L528-.L527
	.byte	1,5,10,9
	.half	.L529-.L528
	.byte	3,1,1,5,25,9
	.half	.L530-.L529
	.byte	1,5,23,9
	.half	.L531-.L530
	.byte	1,5,10,9
	.half	.L532-.L531
	.byte	3,1,1,5,25,9
	.half	.L533-.L532
	.byte	1,5,23,9
	.half	.L534-.L533
	.byte	1,5,26,9
	.half	.L535-.L534
	.byte	3,126,1,5,12,9
	.half	.L8-.L535
	.byte	3,7,1,5,25,9
	.half	.L536-.L8
	.byte	1,5,24,9
	.half	.L537-.L536
	.byte	1,5,12,9
	.half	.L538-.L537
	.byte	3,1,1,5,25,9
	.half	.L539-.L538
	.byte	1,5,24,9
	.half	.L540-.L539
	.byte	1,5,11,9
	.half	.L7-.L540
	.byte	3,5,1,5,8,9
	.half	.L541-.L7
	.byte	1,5,9,7,9
	.half	.L542-.L541
	.byte	3,1,1,5,22,9
	.half	.L543-.L542
	.byte	1,5,21,9
	.half	.L544-.L543
	.byte	1,5,8,9
	.half	.L545-.L544
	.byte	3,2,1,5,21,9
	.half	.L546-.L545
	.byte	1,5,20,9
	.half	.L547-.L546
	.byte	1,5,18,9
	.half	.L10-.L547
	.byte	3,5,1,5,27,9
	.half	.L548-.L10
	.byte	1,5,36,9
	.half	.L549-.L548
	.byte	1,5,10,9
	.half	.L550-.L549
	.byte	3,1,1,5,25,9
	.half	.L551-.L550
	.byte	1,5,23,9
	.half	.L552-.L551
	.byte	1,5,10,9
	.half	.L553-.L552
	.byte	3,1,1,5,25,9
	.half	.L554-.L553
	.byte	1,5,23,9
	.half	.L555-.L554
	.byte	1,5,27,9
	.half	.L556-.L555
	.byte	3,1,1,5,29,9
	.half	.L557-.L556
	.byte	1,5,31,9
	.half	.L558-.L557
	.byte	1,5,27,9
	.half	.L559-.L558
	.byte	3,1,1,5,30,9
	.half	.L560-.L559
	.byte	1,5,33,9
	.half	.L561-.L560
	.byte	1,5,13,9
	.half	.L562-.L561
	.byte	3,1,1,5,27,9
	.half	.L563-.L562
	.byte	1,5,10,9
	.half	.L564-.L563
	.byte	1,5,37,7,9
	.half	.L565-.L564
	.byte	1,5,50,9
	.half	.L566-.L565
	.byte	1,5,49,9
	.half	.L567-.L566
	.byte	1,5,13,9
	.half	.L11-.L567
	.byte	3,1,1,5,28,9
	.half	.L568-.L11
	.byte	1,5,27,9
	.half	.L569-.L568
	.byte	1,5,10,9
	.half	.L570-.L569
	.byte	1,5,38,7,9
	.half	.L571-.L570
	.byte	1,5,52,9
	.half	.L572-.L571
	.byte	1,5,51,9
	.half	.L573-.L572
	.byte	1,5,50,9
	.half	.L574-.L573
	.byte	1,5,13,9
	.half	.L12-.L574
	.byte	3,1,1,5,27,9
	.half	.L575-.L12
	.byte	1,5,10,9
	.half	.L576-.L575
	.byte	1,5,37,7,9
	.half	.L577-.L576
	.byte	1,5,50,9
	.half	.L578-.L577
	.byte	1,5,49,9
	.half	.L579-.L578
	.byte	1,5,13,9
	.half	.L13-.L579
	.byte	3,1,1,5,28,9
	.half	.L580-.L13
	.byte	1,5,27,9
	.half	.L581-.L580
	.byte	1,5,10,9
	.half	.L582-.L581
	.byte	1,5,38,7,9
	.half	.L583-.L582
	.byte	1,5,52,9
	.half	.L584-.L583
	.byte	1,5,51,9
	.half	.L585-.L584
	.byte	1,5,50,9
	.half	.L586-.L585
	.byte	1,5,13,9
	.half	.L14-.L586
	.byte	3,3,1,5,10,9
	.half	.L587-.L14
	.byte	1,5,47,7,9
	.half	.L588-.L587
	.byte	3,2,1,5,57,9
	.half	.L589-.L588
	.byte	1,5,70,9
	.half	.L590-.L589
	.byte	1,5,69,9
	.half	.L591-.L590
	.byte	1,5,47,9
	.half	.L592-.L591
	.byte	3,1,1,5,57,9
	.half	.L593-.L592
	.byte	1,5,79,9
	.half	.L594-.L593
	.byte	3,127,1,5,47,9
	.half	.L15-.L594
	.byte	3,5,1,5,57,9
	.half	.L595-.L15
	.byte	1,5,47,9
	.half	.L596-.L595
	.byte	3,1,1,5,58,9
	.half	.L597-.L596
	.byte	1,5,57,9
	.half	.L598-.L597
	.byte	1,5,71,9
	.half	.L599-.L598
	.byte	1,5,70,9
	.half	.L600-.L599
	.byte	1,5,14,9
	.half	.L16-.L600
	.byte	3,2,1,5,11,9
	.half	.L601-.L16
	.byte	1,5,47,7,9
	.half	.L602-.L601
	.byte	3,2,1,5,57,9
	.half	.L603-.L602
	.byte	1,5,70,9
	.half	.L604-.L603
	.byte	1,5,69,9
	.half	.L605-.L604
	.byte	1,5,47,9
	.half	.L606-.L605
	.byte	3,1,1,5,57,9
	.half	.L607-.L606
	.byte	1,5,80,9
	.half	.L608-.L607
	.byte	3,127,1,5,47,9
	.half	.L17-.L608
	.byte	3,5,1,5,57,9
	.half	.L609-.L17
	.byte	1,5,47,9
	.half	.L610-.L609
	.byte	3,1,1,5,58,9
	.half	.L611-.L610
	.byte	1,5,57,9
	.half	.L612-.L611
	.byte	1,5,71,9
	.half	.L613-.L612
	.byte	1,5,70,9
	.half	.L614-.L613
	.byte	1,5,2,9
	.half	.L18-.L614
	.byte	3,2,1,5,11,9
	.half	.L615-.L18
	.byte	1,5,2,9
	.half	.L616-.L615
	.byte	3,3,1,4,2,5,20,9
	.half	.L256-.L616
	.byte	3,146,9,1,5,23,9
	.half	.L617-.L256
	.byte	1,5,17,9
	.half	.L343-.L617
	.byte	3,1,1,4,1,5,1,9
	.half	.L257-.L343
	.byte	3,239,118,1,9
	.half	.L104-.L257
	.byte	0,1,1
.L460:
	.sdecl	'.debug_ranges',debug,cluster('cc60_pit_ch0_isr')
	.sect	'.debug_ranges'
.L103:
	.word	-1,.L43,0,.L104-.L43,0,0
	.sdecl	'.debug_info',debug,cluster('cc60_pit_ch1_isr')
	.sect	'.debug_info'
.L105:
	.word	290
	.half	3
	.word	.L106
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L108,.L107
	.byte	2
	.word	.L86
	.byte	3
	.byte	'cc60_pit_ch1_isr',0,1,130,2,1,1,1,1
	.word	.L45,.L265,.L44
	.byte	4
	.word	.L45,.L265
	.byte	5
	.word	.L249,.L266,.L267
	.byte	6
	.word	.L252,.L266,.L267
	.byte	5
	.word	.L253,.L266,.L267
	.byte	7
	.word	.L254,.L266,.L267
	.byte	0,0,0,5
	.word	.L255,.L268,.L269
	.byte	8
	.word	.L258,.L270
	.byte	8
	.word	.L260,.L271
	.byte	6
	.word	.L262,.L268,.L269
	.byte	9
	.byte	'mask',0,2,143,11,12
	.word	.L263,.L272
	.byte	0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('cc60_pit_ch1_isr')
	.sect	'.debug_abbrev'
.L106:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,11,0,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('cc60_pit_ch1_isr')
	.sect	'.debug_line'
.L107:
	.word	.L619-.L618
.L618:
	.half	3
	.word	.L621-.L620
.L620:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Std',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\USER\\isr.c',0,0,0,0
	.byte	'IfxCcu6.h',0,1,0,0
	.byte	'IfxCpu.h',0,2,0,0,0
.L621:
	.byte	5,1,7,0,5,2
	.word	.L45
	.byte	3,129,2,1,4,3,5,13,9
	.half	.L266-.L45
	.byte	3,157,3,1,4,1,5,2,9
	.half	.L267-.L266
	.byte	3,133,125,1,4,2,5,20,9
	.half	.L268-.L267
	.byte	3,235,8,1,5,23,9
	.half	.L622-.L268
	.byte	1,5,17,9
	.half	.L344-.L622
	.byte	3,1,1,4,1,5,1,9
	.half	.L269-.L344
	.byte	3,151,119,1,9
	.half	.L109-.L269
	.byte	0,1,1
.L619:
	.sdecl	'.debug_ranges',debug,cluster('cc60_pit_ch1_isr')
	.sect	'.debug_ranges'
.L108:
	.word	-1,.L45,0,.L109-.L45,0,0
	.sdecl	'.debug_info',debug,cluster('cc61_pit_ch0_isr')
	.sect	'.debug_info'
.L110:
	.word	290
	.half	3
	.word	.L111
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L113,.L112
	.byte	2
	.word	.L86
	.byte	3
	.byte	'cc61_pit_ch0_isr',0,1,169,2,1,1,1,1
	.word	.L47,.L273,.L46
	.byte	4
	.word	.L47,.L273
	.byte	5
	.word	.L249,.L274,.L275
	.byte	6
	.word	.L252,.L274,.L275
	.byte	5
	.word	.L253,.L274,.L275
	.byte	7
	.word	.L254,.L274,.L275
	.byte	0,0,0,5
	.word	.L255,.L276,.L277
	.byte	8
	.word	.L258,.L278
	.byte	8
	.word	.L260,.L279
	.byte	6
	.word	.L262,.L276,.L277
	.byte	9
	.byte	'mask',0,2,143,11,12
	.word	.L263,.L280
	.byte	0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('cc61_pit_ch0_isr')
	.sect	'.debug_abbrev'
.L111:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,11,0,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('cc61_pit_ch0_isr')
	.sect	'.debug_line'
.L112:
	.word	.L624-.L623
.L623:
	.half	3
	.word	.L626-.L625
.L625:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Std',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\USER\\isr.c',0,0,0,0
	.byte	'IfxCcu6.h',0,1,0,0
	.byte	'IfxCpu.h',0,2,0,0,0
.L626:
	.byte	5,1,7,0,5,2
	.word	.L47
	.byte	3,168,2,1,4,3,5,13,9
	.half	.L274-.L47
	.byte	3,246,2,1,4,1,5,2,9
	.half	.L275-.L274
	.byte	3,141,125,1,4,2,5,20,9
	.half	.L276-.L275
	.byte	3,227,8,1,5,23,9
	.half	.L627-.L276
	.byte	1,5,17,9
	.half	.L345-.L627
	.byte	3,1,1,4,1,5,1,9
	.half	.L277-.L345
	.byte	3,158,119,1,9
	.half	.L114-.L277
	.byte	0,1,1
.L624:
	.sdecl	'.debug_ranges',debug,cluster('cc61_pit_ch0_isr')
	.sect	'.debug_ranges'
.L113:
	.word	-1,.L47,0,.L114-.L47,0,0
	.sdecl	'.debug_info',debug,cluster('cc61_pit_ch1_isr')
	.sect	'.debug_info'
.L115:
	.word	290
	.half	3
	.word	.L116
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L118,.L117
	.byte	2
	.word	.L86
	.byte	3
	.byte	'cc61_pit_ch1_isr',0,1,176,2,1,1,1,1
	.word	.L49,.L281,.L48
	.byte	4
	.word	.L49,.L281
	.byte	5
	.word	.L249,.L282,.L283
	.byte	6
	.word	.L252,.L282,.L283
	.byte	5
	.word	.L253,.L282,.L283
	.byte	7
	.word	.L254,.L282,.L283
	.byte	0,0,0,5
	.word	.L255,.L284,.L285
	.byte	8
	.word	.L258,.L286
	.byte	8
	.word	.L260,.L287
	.byte	6
	.word	.L262,.L284,.L285
	.byte	9
	.byte	'mask',0,2,143,11,12
	.word	.L263,.L288
	.byte	0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('cc61_pit_ch1_isr')
	.sect	'.debug_abbrev'
.L116:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,11,0,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('cc61_pit_ch1_isr')
	.sect	'.debug_line'
.L117:
	.word	.L629-.L628
.L628:
	.half	3
	.word	.L631-.L630
.L630:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Std',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\USER\\isr.c',0,0,0,0
	.byte	'IfxCcu6.h',0,1,0,0
	.byte	'IfxCpu.h',0,2,0,0,0
.L631:
	.byte	5,1,7,0,5,2
	.word	.L49
	.byte	3,175,2,1,4,3,5,13,9
	.half	.L282-.L49
	.byte	3,239,2,1,4,1,5,2,9
	.half	.L283-.L282
	.byte	3,148,125,1,4,2,5,20,9
	.half	.L284-.L283
	.byte	3,220,8,1,5,23,9
	.half	.L632-.L284
	.byte	1,5,17,9
	.half	.L346-.L632
	.byte	3,1,1,4,1,5,1,9
	.half	.L285-.L346
	.byte	3,165,119,1,9
	.half	.L119-.L285
	.byte	0,1,1
.L629:
	.sdecl	'.debug_ranges',debug,cluster('cc61_pit_ch1_isr')
	.sect	'.debug_ranges'
.L118:
	.word	-1,.L49,0,.L119-.L49,0,0
	.sdecl	'.debug_info',debug,cluster('eru_ch0_ch4_isr')
	.sect	'.debug_info'
.L120:
	.word	225
	.half	3
	.word	.L121
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L123,.L122
	.byte	2
	.word	.L86
	.byte	3
	.byte	'eru_ch0_ch4_isr',0,1,186,2,1,1,1,1
	.word	.L51,.L289,.L50
	.byte	4
	.word	.L51,.L289
	.byte	5
	.word	.L249,.L290,.L291
	.byte	6
	.word	.L252,.L290,.L291
	.byte	5
	.word	.L253,.L290,.L291
	.byte	7
	.word	.L254,.L290,.L291
	.byte	0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('eru_ch0_ch4_isr')
	.sect	'.debug_abbrev'
.L121:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('eru_ch0_ch4_isr')
	.sect	'.debug_line'
.L122:
	.word	.L634-.L633
.L633:
	.half	3
	.word	.L636-.L635
.L635:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\USER\\isr.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L636:
	.byte	5,1,7,0,5,2
	.word	.L51
	.byte	3,185,2,1,4,2,5,13,9
	.half	.L290-.L51
	.byte	3,229,2,1,4,1,5,5,9
	.half	.L291-.L290
	.byte	3,158,125,1,5,2,9
	.half	.L637-.L291
	.byte	1,5,3,7,9
	.half	.L638-.L637
	.byte	3,2,1,5,5,9
	.half	.L19-.L638
	.byte	3,3,1,5,2,9
	.half	.L639-.L19
	.byte	1,5,3,7,9
	.half	.L640-.L639
	.byte	3,2,1,5,1,9
	.half	.L20-.L640
	.byte	3,2,1,9
	.half	.L124-.L20
	.byte	0,1,1
.L634:
	.sdecl	'.debug_ranges',debug,cluster('eru_ch0_ch4_isr')
	.sect	'.debug_ranges'
.L123:
	.word	-1,.L51,0,.L124-.L51,0,0
	.sdecl	'.debug_info',debug,cluster('eru_ch1_ch5_isr')
	.sect	'.debug_info'
.L125:
	.word	225
	.half	3
	.word	.L126
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L128,.L127
	.byte	2
	.word	.L86
	.byte	3
	.byte	'eru_ch1_ch5_isr',0,1,200,2,1,1,1,1
	.word	.L53,.L292,.L52
	.byte	4
	.word	.L53,.L292
	.byte	5
	.word	.L249,.L293,.L294
	.byte	6
	.word	.L252,.L293,.L294
	.byte	5
	.word	.L253,.L293,.L294
	.byte	7
	.word	.L254,.L293,.L294
	.byte	0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('eru_ch1_ch5_isr')
	.sect	'.debug_abbrev'
.L126:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('eru_ch1_ch5_isr')
	.sect	'.debug_line'
.L127:
	.word	.L642-.L641
.L641:
	.half	3
	.word	.L644-.L643
.L643:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\USER\\isr.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L644:
	.byte	5,1,7,0,5,2
	.word	.L53
	.byte	3,199,2,1,4,2,5,13,9
	.half	.L293-.L53
	.byte	3,215,2,1,4,1,5,5,9
	.half	.L294-.L293
	.byte	3,172,125,1,5,2,9
	.half	.L645-.L294
	.byte	1,5,3,7,9
	.half	.L646-.L645
	.byte	3,2,1,5,5,9
	.half	.L21-.L646
	.byte	3,3,1,5,2,9
	.half	.L647-.L21
	.byte	1,5,3,7,9
	.half	.L648-.L647
	.byte	3,2,1,5,1,9
	.half	.L22-.L648
	.byte	3,2,1,9
	.half	.L129-.L22
	.byte	0,1,1
.L642:
	.sdecl	'.debug_ranges',debug,cluster('eru_ch1_ch5_isr')
	.sect	'.debug_ranges'
.L128:
	.word	-1,.L53,0,.L129-.L53,0,0
	.sdecl	'.debug_info',debug,cluster('eru_ch3_ch7_isr')
	.sect	'.debug_info'
.L130:
	.word	225
	.half	3
	.word	.L131
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L133,.L132
	.byte	2
	.word	.L86
	.byte	3
	.byte	'eru_ch3_ch7_isr',0,1,232,2,1,1,1,1
	.word	.L55,.L295,.L54
	.byte	4
	.word	.L55,.L295
	.byte	5
	.word	.L249,.L296,.L297
	.byte	6
	.word	.L252,.L296,.L297
	.byte	5
	.word	.L253,.L296,.L297
	.byte	7
	.word	.L254,.L296,.L297
	.byte	0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('eru_ch3_ch7_isr')
	.sect	'.debug_abbrev'
.L131:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('eru_ch3_ch7_isr')
	.sect	'.debug_line'
.L132:
	.word	.L650-.L649
.L649:
	.half	3
	.word	.L652-.L651
.L651:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\USER\\isr.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L652:
	.byte	5,1,7,0,5,2
	.word	.L55
	.byte	3,231,2,1,4,2,5,13,9
	.half	.L296-.L55
	.byte	3,183,2,1,4,1,5,5,9
	.half	.L297-.L296
	.byte	3,204,125,1,5,2,9
	.half	.L653-.L297
	.byte	1,5,3,7,9
	.half	.L654-.L653
	.byte	3,2,1,5,13,9
	.half	.L655-.L654
	.byte	3,1,1,5,3,9
	.half	.L656-.L655
	.byte	1,5,39,7,9
	.half	.L657-.L656
	.byte	1,5,41,9
	.half	.L658-.L657
	.byte	1,5,17,9
	.half	.L24-.L658
	.byte	3,1,1,5,8,9
	.half	.L659-.L24
	.byte	1,5,42,7,9
	.half	.L660-.L659
	.byte	1,5,5,9
	.half	.L23-.L660
	.byte	3,3,1,5,2,9
	.half	.L661-.L23
	.byte	1,5,3,7,9
	.half	.L662-.L661
	.byte	3,2,1,5,1,9
	.half	.L27-.L662
	.byte	3,3,1,9
	.half	.L134-.L27
	.byte	0,1,1
.L650:
	.sdecl	'.debug_ranges',debug,cluster('eru_ch3_ch7_isr')
	.sect	'.debug_ranges'
.L133:
	.word	-1,.L55,0,.L134-.L55,0,0
	.sdecl	'.debug_info',debug,cluster('dma_ch5_isr')
	.sect	'.debug_info'
.L135:
	.word	221
	.half	3
	.word	.L136
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L138,.L137
	.byte	2
	.word	.L86
	.byte	3
	.byte	'dma_ch5_isr',0,1,251,2,1,1,1,1
	.word	.L57,.L298,.L56
	.byte	4
	.word	.L57,.L298
	.byte	5
	.word	.L249,.L299,.L300
	.byte	6
	.word	.L252,.L299,.L300
	.byte	5
	.word	.L253,.L299,.L300
	.byte	7
	.word	.L254,.L299,.L300
	.byte	0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('dma_ch5_isr')
	.sect	'.debug_abbrev'
.L136:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('dma_ch5_isr')
	.sect	'.debug_line'
.L137:
	.word	.L664-.L663
.L663:
	.half	3
	.word	.L666-.L665
.L665:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\USER\\isr.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L666:
	.byte	5,1,7,0,5,2
	.word	.L57
	.byte	3,250,2,1,4,2,5,13,9
	.half	.L299-.L57
	.byte	3,164,2,1,4,1,5,12,9
	.half	.L300-.L299
	.byte	3,224,125,1,5,2,9
	.half	.L667-.L300
	.byte	1,5,36,7,9
	.half	.L668-.L667
	.byte	1,5,38,9
	.half	.L669-.L668
	.byte	1,5,16,9
	.half	.L28-.L669
	.byte	3,1,1,5,7,9
	.half	.L670-.L28
	.byte	1,5,39,7,9
	.half	.L671-.L670
	.byte	1,5,1,9
	.half	.L29-.L671
	.byte	3,1,1,9
	.half	.L139-.L29
	.byte	0,1,1
.L664:
	.sdecl	'.debug_ranges',debug,cluster('dma_ch5_isr')
	.sect	'.debug_ranges'
.L138:
	.word	-1,.L57,0,.L139-.L57,0,0
	.sdecl	'.debug_info',debug,cluster('uart0_tx_isr')
	.sect	'.debug_info'
.L140:
	.word	222
	.half	3
	.word	.L141
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L143,.L142
	.byte	2
	.word	.L86
	.byte	3
	.byte	'uart0_tx_isr',0,1,133,3,1,1,1,1
	.word	.L59,.L301,.L58
	.byte	4
	.word	.L59,.L301
	.byte	5
	.word	.L249,.L302,.L303
	.byte	6
	.word	.L252,.L302,.L303
	.byte	5
	.word	.L253,.L302,.L303
	.byte	7
	.word	.L254,.L302,.L303
	.byte	0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('uart0_tx_isr')
	.sect	'.debug_abbrev'
.L141:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('uart0_tx_isr')
	.sect	'.debug_line'
.L142:
	.word	.L673-.L672
.L672:
	.half	3
	.word	.L675-.L674
.L674:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\USER\\isr.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L675:
	.byte	5,1,7,0,5,2
	.word	.L59
	.byte	3,132,3,1,4,2,5,13,9
	.half	.L302-.L59
	.byte	3,154,2,1,4,1,5,32,9
	.half	.L303-.L302
	.byte	3,243,125,1,5,1,9
	.half	.L676-.L303
	.byte	3,1,1,9
	.half	.L144-.L676
	.byte	0,1,1
.L673:
	.sdecl	'.debug_ranges',debug,cluster('uart0_tx_isr')
	.sect	'.debug_ranges'
.L143:
	.word	-1,.L59,0,.L144-.L59,0,0
	.sdecl	'.debug_info',debug,cluster('uart0_rx_isr')
	.sect	'.debug_info'
.L145:
	.word	222
	.half	3
	.word	.L146
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L148,.L147
	.byte	2
	.word	.L86
	.byte	3
	.byte	'uart0_rx_isr',0,1,148,3,1,1,1,1
	.word	.L61,.L304,.L60
	.byte	4
	.word	.L61,.L304
	.byte	5
	.word	.L249,.L305,.L306
	.byte	6
	.word	.L252,.L305,.L306
	.byte	5
	.word	.L253,.L305,.L306
	.byte	7
	.word	.L254,.L305,.L306
	.byte	0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('uart0_rx_isr')
	.sect	'.debug_abbrev'
.L146:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('uart0_rx_isr')
	.sect	'.debug_line'
.L147:
	.word	.L678-.L677
.L677:
	.half	3
	.word	.L680-.L679
.L679:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\USER\\isr.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L680:
	.byte	5,1,7,0,5,2
	.word	.L61
	.byte	3,147,3,1,4,2,5,13,9
	.half	.L305-.L61
	.byte	3,139,2,1,4,1,5,29,9
	.half	.L306-.L305
	.byte	3,136,126,1,5,1,9
	.half	.L681-.L306
	.byte	3,1,1,9
	.half	.L149-.L681
	.byte	0,1,1
.L678:
	.sdecl	'.debug_ranges',debug,cluster('uart0_rx_isr')
	.sect	'.debug_ranges'
.L148:
	.word	-1,.L61,0,.L149-.L61,0,0
	.sdecl	'.debug_info',debug,cluster('uart0_er_isr')
	.sect	'.debug_info'
.L150:
	.word	222
	.half	3
	.word	.L151
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L153,.L152
	.byte	2
	.word	.L86
	.byte	3
	.byte	'uart0_er_isr',0,1,169,3,1,1,1,1
	.word	.L63,.L307,.L62
	.byte	4
	.word	.L63,.L307
	.byte	5
	.word	.L249,.L308,.L309
	.byte	6
	.word	.L252,.L308,.L309
	.byte	5
	.word	.L253,.L308,.L309
	.byte	7
	.word	.L254,.L308,.L309
	.byte	0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('uart0_er_isr')
	.sect	'.debug_abbrev'
.L151:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('uart0_er_isr')
	.sect	'.debug_line'
.L152:
	.word	.L683-.L682
.L682:
	.half	3
	.word	.L685-.L684
.L684:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\USER\\isr.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L685:
	.byte	5,1,7,0,5,2
	.word	.L63
	.byte	3,168,3,1,4,2,5,13,9
	.half	.L308-.L63
	.byte	3,246,1,1,4,1,5,29,9
	.half	.L309-.L308
	.byte	3,141,126,1,5,1,9
	.half	.L686-.L309
	.byte	3,1,1,9
	.half	.L154-.L686
	.byte	0,1,1
.L683:
	.sdecl	'.debug_ranges',debug,cluster('uart0_er_isr')
	.sect	'.debug_ranges'
.L153:
	.word	-1,.L63,0,.L154-.L63,0,0
	.sdecl	'.debug_info',debug,cluster('uart1_tx_isr')
	.sect	'.debug_info'
.L155:
	.word	222
	.half	3
	.word	.L156
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L158,.L157
	.byte	2
	.word	.L86
	.byte	3
	.byte	'uart1_tx_isr',0,1,176,3,1,1,1,1
	.word	.L65,.L310,.L64
	.byte	4
	.word	.L65,.L310
	.byte	5
	.word	.L249,.L311,.L312
	.byte	6
	.word	.L252,.L311,.L312
	.byte	5
	.word	.L253,.L311,.L312
	.byte	7
	.word	.L254,.L311,.L312
	.byte	0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('uart1_tx_isr')
	.sect	'.debug_abbrev'
.L156:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('uart1_tx_isr')
	.sect	'.debug_line'
.L157:
	.word	.L688-.L687
.L687:
	.half	3
	.word	.L690-.L689
.L689:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\USER\\isr.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L690:
	.byte	5,1,7,0,5,2
	.word	.L65
	.byte	3,175,3,1,4,2,5,13,9
	.half	.L311-.L65
	.byte	3,239,1,1,4,1,5,32,9
	.half	.L312-.L311
	.byte	3,148,126,1,5,1,9
	.half	.L691-.L312
	.byte	3,1,1,9
	.half	.L159-.L691
	.byte	0,1,1
.L688:
	.sdecl	'.debug_ranges',debug,cluster('uart1_tx_isr')
	.sect	'.debug_ranges'
.L158:
	.word	-1,.L65,0,.L159-.L65,0,0
	.sdecl	'.debug_info',debug,cluster('uart1_rx_isr')
	.sect	'.debug_info'
.L160:
	.word	222
	.half	3
	.word	.L161
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L163,.L162
	.byte	2
	.word	.L86
	.byte	3
	.byte	'uart1_rx_isr',0,1,181,3,1,1,1,1
	.word	.L67,.L313,.L66
	.byte	4
	.word	.L67,.L313
	.byte	5
	.word	.L249,.L314,.L315
	.byte	6
	.word	.L252,.L314,.L315
	.byte	5
	.word	.L253,.L314,.L315
	.byte	7
	.word	.L254,.L314,.L315
	.byte	0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('uart1_rx_isr')
	.sect	'.debug_abbrev'
.L161:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('uart1_rx_isr')
	.sect	'.debug_line'
.L162:
	.word	.L693-.L692
.L692:
	.half	3
	.word	.L695-.L694
.L694:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\USER\\isr.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L695:
	.byte	5,1,7,0,5,2
	.word	.L67
	.byte	3,180,3,1,4,2,5,13,9
	.half	.L314-.L67
	.byte	3,234,1,1,4,1,5,31,9
	.half	.L315-.L314
	.byte	3,153,126,1,5,26,9
	.half	.L696-.L315
	.byte	3,1,1,5,1,9
	.half	.L697-.L696
	.byte	3,1,1,9
	.half	.L164-.L697
	.byte	0,1,1
.L693:
	.sdecl	'.debug_ranges',debug,cluster('uart1_rx_isr')
	.sect	'.debug_ranges'
.L163:
	.word	-1,.L67,0,.L164-.L67,0,0
	.sdecl	'.debug_info',debug,cluster('uart1_er_isr')
	.sect	'.debug_info'
.L165:
	.word	222
	.half	3
	.word	.L166
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L168,.L167
	.byte	2
	.word	.L86
	.byte	3
	.byte	'uart1_er_isr',0,1,187,3,1,1,1,1
	.word	.L69,.L316,.L68
	.byte	4
	.word	.L69,.L316
	.byte	5
	.word	.L249,.L317,.L318
	.byte	6
	.word	.L252,.L317,.L318
	.byte	5
	.word	.L253,.L317,.L318
	.byte	7
	.word	.L254,.L317,.L318
	.byte	0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('uart1_er_isr')
	.sect	'.debug_abbrev'
.L166:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('uart1_er_isr')
	.sect	'.debug_line'
.L167:
	.word	.L699-.L698
.L698:
	.half	3
	.word	.L701-.L700
.L700:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\USER\\isr.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L701:
	.byte	5,1,7,0,5,2
	.word	.L69
	.byte	3,186,3,1,4,2,5,13,9
	.half	.L317-.L69
	.byte	3,228,1,1,4,1,5,29,9
	.half	.L318-.L317
	.byte	3,159,126,1,5,1,9
	.half	.L702-.L318
	.byte	3,1,1,9
	.half	.L169-.L702
	.byte	0,1,1
.L699:
	.sdecl	'.debug_ranges',debug,cluster('uart1_er_isr')
	.sect	'.debug_ranges'
.L168:
	.word	-1,.L69,0,.L169-.L69,0,0
	.sdecl	'.debug_info',debug,cluster('uart2_tx_isr')
	.sect	'.debug_info'
.L170:
	.word	222
	.half	3
	.word	.L171
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L173,.L172
	.byte	2
	.word	.L86
	.byte	3
	.byte	'uart2_tx_isr',0,1,195,3,1,1,1,1
	.word	.L71,.L319,.L70
	.byte	4
	.word	.L71,.L319
	.byte	5
	.word	.L249,.L320,.L321
	.byte	6
	.word	.L252,.L320,.L321
	.byte	5
	.word	.L253,.L320,.L321
	.byte	7
	.word	.L254,.L320,.L321
	.byte	0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('uart2_tx_isr')
	.sect	'.debug_abbrev'
.L171:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('uart2_tx_isr')
	.sect	'.debug_line'
.L172:
	.word	.L704-.L703
.L703:
	.half	3
	.word	.L706-.L705
.L705:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\USER\\isr.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L706:
	.byte	5,1,7,0,5,2
	.word	.L71
	.byte	3,194,3,1,4,2,5,13,9
	.half	.L320-.L71
	.byte	3,220,1,1,4,1,5,32,9
	.half	.L321-.L320
	.byte	3,167,126,1,5,1,9
	.half	.L707-.L321
	.byte	3,1,1,9
	.half	.L174-.L707
	.byte	0,1,1
.L704:
	.sdecl	'.debug_ranges',debug,cluster('uart2_tx_isr')
	.sect	'.debug_ranges'
.L173:
	.word	-1,.L71,0,.L174-.L71,0,0
	.sdecl	'.debug_info',debug,cluster('uart2_rx_isr')
	.sect	'.debug_info'
.L175:
	.word	222
	.half	3
	.word	.L176
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L178,.L177
	.byte	2
	.word	.L86
	.byte	3
	.byte	'uart2_rx_isr',0,1,200,3,1,1,1,1
	.word	.L73,.L322,.L72
	.byte	4
	.word	.L73,.L322
	.byte	5
	.word	.L249,.L323,.L324
	.byte	6
	.word	.L252,.L323,.L324
	.byte	5
	.word	.L253,.L323,.L324
	.byte	7
	.word	.L254,.L323,.L324
	.byte	0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('uart2_rx_isr')
	.sect	'.debug_abbrev'
.L176:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('uart2_rx_isr')
	.sect	'.debug_line'
.L177:
	.word	.L709-.L708
.L708:
	.half	3
	.word	.L711-.L710
.L710:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\USER\\isr.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L711:
	.byte	5,1,7,0,5,2
	.word	.L73
	.byte	3,199,3,1,4,2,5,13,9
	.half	.L323-.L73
	.byte	3,215,1,1,4,1,5,31,9
	.half	.L324-.L323
	.byte	3,172,126,1,5,27,9
	.half	.L712-.L324
	.byte	3,1,1,5,1,9
	.half	.L713-.L712
	.byte	3,1,1,9
	.half	.L179-.L713
	.byte	0,1,1
.L709:
	.sdecl	'.debug_ranges',debug,cluster('uart2_rx_isr')
	.sect	'.debug_ranges'
.L178:
	.word	-1,.L73,0,.L179-.L73,0,0
	.sdecl	'.debug_info',debug,cluster('uart2_er_isr')
	.sect	'.debug_info'
.L180:
	.word	222
	.half	3
	.word	.L181
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L183,.L182
	.byte	2
	.word	.L86
	.byte	3
	.byte	'uart2_er_isr',0,1,206,3,1,1,1,1
	.word	.L75,.L325,.L74
	.byte	4
	.word	.L75,.L325
	.byte	5
	.word	.L249,.L326,.L327
	.byte	6
	.word	.L252,.L326,.L327
	.byte	5
	.word	.L253,.L326,.L327
	.byte	7
	.word	.L254,.L326,.L327
	.byte	0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('uart2_er_isr')
	.sect	'.debug_abbrev'
.L181:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('uart2_er_isr')
	.sect	'.debug_line'
.L182:
	.word	.L715-.L714
.L714:
	.half	3
	.word	.L717-.L716
.L716:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\USER\\isr.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L717:
	.byte	5,1,7,0,5,2
	.word	.L75
	.byte	3,205,3,1,4,2,5,13,9
	.half	.L326-.L75
	.byte	3,209,1,1,4,1,5,29,9
	.half	.L327-.L326
	.byte	3,178,126,1,5,1,9
	.half	.L718-.L327
	.byte	3,1,1,9
	.half	.L184-.L718
	.byte	0,1,1
.L715:
	.sdecl	'.debug_ranges',debug,cluster('uart2_er_isr')
	.sect	'.debug_ranges'
.L183:
	.word	-1,.L75,0,.L184-.L75,0,0
	.sdecl	'.debug_info',debug,cluster('uart3_tx_isr')
	.sect	'.debug_info'
.L185:
	.word	222
	.half	3
	.word	.L186
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L188,.L187
	.byte	2
	.word	.L86
	.byte	3
	.byte	'uart3_tx_isr',0,1,214,3,1,1,1,1
	.word	.L77,.L328,.L76
	.byte	4
	.word	.L77,.L328
	.byte	5
	.word	.L249,.L329,.L330
	.byte	6
	.word	.L252,.L329,.L330
	.byte	5
	.word	.L253,.L329,.L330
	.byte	7
	.word	.L254,.L329,.L330
	.byte	0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('uart3_tx_isr')
	.sect	'.debug_abbrev'
.L186:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('uart3_tx_isr')
	.sect	'.debug_line'
.L187:
	.word	.L720-.L719
.L719:
	.half	3
	.word	.L722-.L721
.L721:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\USER\\isr.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L722:
	.byte	5,1,7,0,5,2
	.word	.L77
	.byte	3,213,3,1,4,2,5,13,9
	.half	.L329-.L77
	.byte	3,201,1,1,4,1,5,32,9
	.half	.L330-.L329
	.byte	3,186,126,1,5,1,9
	.half	.L723-.L330
	.byte	3,1,1,9
	.half	.L189-.L723
	.byte	0,1,1
.L720:
	.sdecl	'.debug_ranges',debug,cluster('uart3_tx_isr')
	.sect	'.debug_ranges'
.L188:
	.word	-1,.L77,0,.L189-.L77,0,0
	.sdecl	'.debug_info',debug,cluster('uart3_rx_isr')
	.sect	'.debug_info'
.L190:
	.word	222
	.half	3
	.word	.L191
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L193,.L192
	.byte	2
	.word	.L86
	.byte	3
	.byte	'uart3_rx_isr',0,1,219,3,1,1,1,1
	.word	.L79,.L331,.L78
	.byte	4
	.word	.L79,.L331
	.byte	5
	.word	.L249,.L332,.L333
	.byte	6
	.word	.L252,.L332,.L333
	.byte	5
	.word	.L253,.L332,.L333
	.byte	7
	.word	.L254,.L332,.L333
	.byte	0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('uart3_rx_isr')
	.sect	'.debug_abbrev'
.L191:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('uart3_rx_isr')
	.sect	'.debug_line'
.L192:
	.word	.L725-.L724
.L724:
	.half	3
	.word	.L727-.L726
.L726:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\USER\\isr.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L727:
	.byte	5,1,7,0,5,2
	.word	.L79
	.byte	3,218,3,1,4,2,5,13,9
	.half	.L332-.L79
	.byte	3,196,1,1,4,1,5,31,9
	.half	.L333-.L332
	.byte	3,191,126,1,5,1,9
	.half	.L728-.L333
	.byte	3,1,1,9
	.half	.L194-.L728
	.byte	0,1,1
.L725:
	.sdecl	'.debug_ranges',debug,cluster('uart3_rx_isr')
	.sect	'.debug_ranges'
.L193:
	.word	-1,.L79,0,.L194-.L79,0,0
	.sdecl	'.debug_info',debug,cluster('uart3_er_isr')
	.sect	'.debug_info'
.L195:
	.word	222
	.half	3
	.word	.L196
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1
	.word	.L198,.L197
	.byte	2
	.word	.L86
	.byte	3
	.byte	'uart3_er_isr',0,1,224,3,1,1,1,1
	.word	.L81,.L334,.L80
	.byte	4
	.word	.L81,.L334
	.byte	5
	.word	.L249,.L335,.L336
	.byte	6
	.word	.L252,.L335,.L336
	.byte	5
	.word	.L253,.L335,.L336
	.byte	7
	.word	.L254,.L335,.L336
	.byte	0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('uart3_er_isr')
	.sect	'.debug_abbrev'
.L196:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('uart3_er_isr')
	.sect	'.debug_line'
.L197:
	.word	.L730-.L729
.L729:
	.half	3
	.word	.L732-.L731
.L731:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\USER\\isr.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L732:
	.byte	5,1,7,0,5,2
	.word	.L81
	.byte	3,223,3,1,4,2,5,13,9
	.half	.L335-.L81
	.byte	3,191,1,1,4,1,5,29,9
	.half	.L336-.L335
	.byte	3,196,126,1,5,1,9
	.half	.L733-.L336
	.byte	3,1,1,9
	.half	.L199-.L733
	.byte	0,1,1
.L730:
	.sdecl	'.debug_ranges',debug,cluster('uart3_er_isr')
	.sect	'.debug_ranges'
.L198:
	.word	-1,.L81,0,.L199-.L81,0,0
	.sdecl	'.debug_info',debug,cluster('num')
	.sect	'.debug_info'
.L200:
	.word	134
	.half	3
	.word	.L201
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'num',0,37,33,7
	.word	.L337
	.byte	1,5,3
	.word	num
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('num')
	.sect	'.debug_abbrev'
.L201:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('Road_Angle')
	.sect	'.debug_info'
.L202:
	.word	141
	.half	3
	.word	.L203
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'Road_Angle',0,37,33,11
	.word	.L337
	.byte	1,5,3
	.word	Road_Angle
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Road_Angle')
	.sect	'.debug_abbrev'
.L203:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('Road_Angle1')
	.sect	'.debug_info'
.L204:
	.word	142
	.half	3
	.word	.L205
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'Road_Angle1',0,37,33,22
	.word	.L337
	.byte	1,5,3
	.word	Road_Angle1
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Road_Angle1')
	.sect	'.debug_abbrev'
.L205:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('last_error1')
	.sect	'.debug_info'
.L206:
	.word	142
	.half	3
	.word	.L207
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'last_error1',0,37,39,5
	.word	.L338
	.byte	1,5,3
	.word	last_error1
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('last_error1')
	.sect	'.debug_abbrev'
.L207:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('Yuan_Flag')
	.sect	'.debug_info'
.L208:
	.word	140
	.half	3
	.word	.L209
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'Yuan_Flag',0,37,53,6
	.word	.L339
	.byte	1,5,3
	.word	Yuan_Flag
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Yuan_Flag')
	.sect	'.debug_abbrev'
.L209:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('Lose_Left')
	.sect	'.debug_info'
.L210:
	.word	140
	.half	3
	.word	.L211
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'Lose_Left',0,37,53,16
	.word	.L339
	.byte	1,5,3
	.word	Lose_Left
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Lose_Left')
	.sect	'.debug_abbrev'
.L211:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('yuan_Angle')
	.sect	'.debug_info'
.L212:
	.word	141
	.half	3
	.word	.L213
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'yuan_Angle',0,37,56,7
	.word	.L340
	.byte	1,5,3
	.word	yuan_Angle
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('yuan_Angle')
	.sect	'.debug_abbrev'
.L213:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('yuan_Angle1')
	.sect	'.debug_info'
.L214:
	.word	142
	.half	3
	.word	.L215
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'yuan_Angle1',0,37,56,18
	.word	.L340
	.byte	1,5,3
	.word	yuan_Angle1
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('yuan_Angle1')
	.sect	'.debug_abbrev'
.L215:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('road_kp')
	.sect	'.debug_info'
.L216:
	.word	138
	.half	3
	.word	.L217
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'road_kp',0,37,57,5
	.word	.L338
	.byte	1,5,3
	.word	road_kp
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('road_kp')
	.sect	'.debug_abbrev'
.L217:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('YuanPwm')
	.sect	'.debug_info'
.L218:
	.word	138
	.half	3
	.word	.L219
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'YuanPwm',0,37,58,5
	.word	.L338
	.byte	1,5,3
	.word	YuanPwm
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('YuanPwm')
	.sect	'.debug_abbrev'
.L219:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('Yuan_PWM_Kp')
	.sect	'.debug_info'
.L220:
	.word	142
	.half	3
	.word	.L221
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'Yuan_PWM_Kp',0,37,58,13
	.word	.L338
	.byte	1,5,3
	.word	Yuan_PWM_Kp
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Yuan_PWM_Kp')
	.sect	'.debug_abbrev'
.L221:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('Yuan_PWM_Kd')
	.sect	'.debug_info'
.L222:
	.word	142
	.half	3
	.word	.L223
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'Yuan_PWM_Kd',0,37,58,28
	.word	.L338
	.byte	1,5,3
	.word	Yuan_PWM_Kd
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Yuan_PWM_Kd')
	.sect	'.debug_abbrev'
.L223:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('yuan_flag')
	.sect	'.debug_info'
.L224:
	.word	140
	.half	3
	.word	.L225
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'yuan_flag',0,37,59,5
	.word	.L338
	.byte	1,5,3
	.word	yuan_flag
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('yuan_flag')
	.sect	'.debug_abbrev'
.L225:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('distance')
	.sect	'.debug_info'
.L226:
	.word	139
	.half	3
	.word	.L227
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'distance',0,37,62,7
	.word	.L341
	.byte	1,5,3
	.word	distance
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('distance')
	.sect	'.debug_abbrev'
.L227:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('Flag')
	.sect	'.debug_info'
.L228:
	.word	135
	.half	3
	.word	.L229
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'Flag',0,37,63,7
	.word	.L341
	.byte	1,5,3
	.word	Flag
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Flag')
	.sect	'.debug_abbrev'
.L229:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('flag1')
	.sect	'.debug_info'
.L230:
	.word	136
	.half	3
	.word	.L231
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'flag1',0,37,63,12
	.word	.L341
	.byte	1,5,3
	.word	flag1
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('flag1')
	.sect	'.debug_abbrev'
.L231:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('Road_Lenth')
	.sect	'.debug_info'
.L232:
	.word	141
	.half	3
	.word	.L233
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'Road_Lenth',0,37,65,7
	.word	.L341
	.byte	1,5,3
	.word	Road_Lenth
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Road_Lenth')
	.sect	'.debug_abbrev'
.L233:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('out_Kp')
	.sect	'.debug_info'
.L234:
	.word	137
	.half	3
	.word	.L235
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'out_Kp',0,37,66,7
	.word	.L340
	.byte	1,5,3
	.word	out_Kp
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('out_Kp')
	.sect	'.debug_abbrev'
.L235:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('out_run_kp')
	.sect	'.debug_info'
.L236:
	.word	141
	.half	3
	.word	.L237
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'out_run_kp',0,37,66,18
	.word	.L340
	.byte	1,5,3
	.word	out_run_kp
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('out_run_kp')
	.sect	'.debug_abbrev'
.L237:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('outpwm')
	.sect	'.debug_info'
.L238:
	.word	137
	.half	3
	.word	.L239
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'outpwm',0,37,67,5
	.word	.L338
	.byte	1,5,3
	.word	outpwm
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('outpwm')
	.sect	'.debug_abbrev'
.L239:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('data')
	.sect	'.debug_info'
.L240:
	.word	135
	.half	3
	.word	.L241
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'data',0,37,68,7
	.word	.L342
	.byte	1,5,3
	.word	data
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('data')
	.sect	'.debug_abbrev'
.L241:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('Flag_10ms')
	.sect	'.debug_info'
.L242:
	.word	140
	.half	3
	.word	.L243
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'Flag_10ms',0,37,69,5
	.word	.L338
	.byte	1,5,3
	.word	Flag_10ms
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Flag_10ms')
	.sect	'.debug_abbrev'
.L243:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('stop_road')
	.sect	'.debug_info'
.L244:
	.word	140
	.half	3
	.word	.L245
	.byte	4,1
	.byte	'..\\USER\\isr.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\paolu\\8.15.2\\8.15.1\\5-UART_Demo\\Debug\\',0,12,1,2
	.word	.L86
	.byte	3
	.byte	'stop_road',0,37,71,5
	.word	.L338
	.byte	1,5,3
	.word	stop_road
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('stop_road')
	.sect	'.debug_abbrev'
.L245:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_loc',debug,cluster('Yuan')
	.sect	'.debug_loc'
.L84:
	.word	-1,.L85,0,.L247-.L85
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('cc60_pit_ch0_isr')
	.sect	'.debug_loc'
.L42:
	.word	-1,.L43,0,.L248-.L43
	.half	2
	.byte	138,0
	.word	0,0
.L259:
	.word	0,0
.L264:
	.word	-1,.L43,.L343-.L43,.L248-.L43
	.half	1
	.byte	95
	.word	0,0
.L261:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('cc60_pit_ch1_isr')
	.sect	'.debug_loc'
.L44:
	.word	-1,.L45,0,.L265-.L45
	.half	2
	.byte	138,0
	.word	0,0
.L270:
	.word	0,0
.L272:
	.word	-1,.L45,.L344-.L45,.L265-.L45
	.half	1
	.byte	88
	.word	0,0
.L271:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('cc61_pit_ch0_isr')
	.sect	'.debug_loc'
.L46:
	.word	-1,.L47,0,.L273-.L47
	.half	2
	.byte	138,0
	.word	0,0
.L278:
	.word	0,0
.L280:
	.word	-1,.L47,.L345-.L47,.L273-.L47
	.half	1
	.byte	95
	.word	0,0
.L279:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('cc61_pit_ch1_isr')
	.sect	'.debug_loc'
.L48:
	.word	-1,.L49,0,.L281-.L49
	.half	2
	.byte	138,0
	.word	0,0
.L286:
	.word	0,0
.L288:
	.word	-1,.L49,.L346-.L49,.L281-.L49
	.half	1
	.byte	88
	.word	0,0
.L287:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('dma_ch5_isr')
	.sect	'.debug_loc'
.L56:
	.word	-1,.L57,0,.L298-.L57
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('eru_ch0_ch4_isr')
	.sect	'.debug_loc'
.L50:
	.word	-1,.L51,0,.L289-.L51
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('eru_ch1_ch5_isr')
	.sect	'.debug_loc'
.L52:
	.word	-1,.L53,0,.L292-.L53
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('eru_ch3_ch7_isr')
	.sect	'.debug_loc'
.L54:
	.word	-1,.L55,0,.L295-.L55
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('out_line')
	.sect	'.debug_loc'
.L82:
	.word	-1,.L83,0,.L246-.L83
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('uart0_er_isr')
	.sect	'.debug_loc'
.L62:
	.word	-1,.L63,0,.L307-.L63
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('uart0_rx_isr')
	.sect	'.debug_loc'
.L60:
	.word	-1,.L61,0,.L304-.L61
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('uart0_tx_isr')
	.sect	'.debug_loc'
.L58:
	.word	-1,.L59,0,.L301-.L59
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('uart1_er_isr')
	.sect	'.debug_loc'
.L68:
	.word	-1,.L69,0,.L316-.L69
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('uart1_rx_isr')
	.sect	'.debug_loc'
.L66:
	.word	-1,.L67,0,.L313-.L67
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('uart1_tx_isr')
	.sect	'.debug_loc'
.L64:
	.word	-1,.L65,0,.L310-.L65
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('uart2_er_isr')
	.sect	'.debug_loc'
.L74:
	.word	-1,.L75,0,.L325-.L75
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('uart2_rx_isr')
	.sect	'.debug_loc'
.L72:
	.word	-1,.L73,0,.L322-.L73
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('uart2_tx_isr')
	.sect	'.debug_loc'
.L70:
	.word	-1,.L71,0,.L319-.L71
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('uart3_er_isr')
	.sect	'.debug_loc'
.L80:
	.word	-1,.L81,0,.L334-.L81
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('uart3_rx_isr')
	.sect	'.debug_loc'
.L78:
	.word	-1,.L79,0,.L331-.L79
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('uart3_tx_isr')
	.sect	'.debug_loc'
.L76:
	.word	-1,.L77,0,.L328-.L77
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L734:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('cc60_pit_ch0_isr')
	.sect	'.debug_frame'
	.word	12
	.word	.L734,.L43,.L248-.L43
	.sdecl	'.debug_frame',debug,cluster('cc60_pit_ch1_isr')
	.sect	'.debug_frame'
	.word	12
	.word	.L734,.L45,.L265-.L45
	.sdecl	'.debug_frame',debug,cluster('cc61_pit_ch0_isr')
	.sect	'.debug_frame'
	.word	12
	.word	.L734,.L47,.L273-.L47
	.sdecl	'.debug_frame',debug,cluster('cc61_pit_ch1_isr')
	.sect	'.debug_frame'
	.word	12
	.word	.L734,.L49,.L281-.L49
	.sdecl	'.debug_frame',debug,cluster('eru_ch0_ch4_isr')
	.sect	'.debug_frame'
	.word	12
	.word	.L734,.L51,.L289-.L51
	.sdecl	'.debug_frame',debug,cluster('eru_ch1_ch5_isr')
	.sect	'.debug_frame'
	.word	12
	.word	.L734,.L53,.L292-.L53
	.sdecl	'.debug_frame',debug,cluster('eru_ch3_ch7_isr')
	.sect	'.debug_frame'
	.word	12
	.word	.L734,.L55,.L295-.L55
	.sdecl	'.debug_frame',debug,cluster('dma_ch5_isr')
	.sect	'.debug_frame'
	.word	12
	.word	.L734,.L57,.L298-.L57
	.sdecl	'.debug_frame',debug,cluster('uart0_tx_isr')
	.sect	'.debug_frame'
	.word	12
	.word	.L734,.L59,.L301-.L59
	.sdecl	'.debug_frame',debug,cluster('uart0_rx_isr')
	.sect	'.debug_frame'
	.word	12
	.word	.L734,.L61,.L304-.L61
	.sdecl	'.debug_frame',debug,cluster('uart0_er_isr')
	.sect	'.debug_frame'
	.word	12
	.word	.L734,.L63,.L307-.L63
	.sdecl	'.debug_frame',debug,cluster('uart1_tx_isr')
	.sect	'.debug_frame'
	.word	12
	.word	.L734,.L65,.L310-.L65
	.sdecl	'.debug_frame',debug,cluster('uart1_rx_isr')
	.sect	'.debug_frame'
	.word	12
	.word	.L734,.L67,.L313-.L67
	.sdecl	'.debug_frame',debug,cluster('uart1_er_isr')
	.sect	'.debug_frame'
	.word	12
	.word	.L734,.L69,.L316-.L69
	.sdecl	'.debug_frame',debug,cluster('uart2_tx_isr')
	.sect	'.debug_frame'
	.word	12
	.word	.L734,.L71,.L319-.L71
	.sdecl	'.debug_frame',debug,cluster('uart2_rx_isr')
	.sect	'.debug_frame'
	.word	12
	.word	.L734,.L73,.L322-.L73
	.sdecl	'.debug_frame',debug,cluster('uart2_er_isr')
	.sect	'.debug_frame'
	.word	12
	.word	.L734,.L75,.L325-.L75
	.sdecl	'.debug_frame',debug,cluster('uart3_tx_isr')
	.sect	'.debug_frame'
	.word	12
	.word	.L734,.L77,.L328-.L77
	.sdecl	'.debug_frame',debug,cluster('uart3_rx_isr')
	.sect	'.debug_frame'
	.word	12
	.word	.L734,.L79,.L331-.L79
	.sdecl	'.debug_frame',debug,cluster('uart3_er_isr')
	.sect	'.debug_frame'
	.word	12
	.word	.L734,.L81,.L334-.L81
	.sdecl	'.debug_frame',debug,cluster('out_line')
	.sect	'.debug_frame'
	.word	12
	.word	.L734,.L83,.L246-.L83
	.sdecl	'.debug_frame',debug,cluster('Yuan')
	.sect	'.debug_frame'
	.word	24
	.word	.L734,.L85,.L247-.L85
	.byte	8,19,8,20,8,21,8,22,8,23,0,0

; ..\USER\isr.c	   638  //
	; Module end
