-- File: fifo_mem_generic.vhd
-- Generated by MyHDL 0.9dev
-- Date: Tue Dec 16 05:22:18 2014


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use std.textio.all;

use work.pck_myhdl_09.all;

entity fifo_mem_generic is
    port (
        wclk: in std_logic;
        wr: in std_logic;
        din: in unsigned(15 downto 0);
        addr_w: in unsigned(8 downto 0);
        rclk: in std_logic;
        dout: out unsigned(15 downto 0);
        addr_r: in unsigned(8 downto 0)
    );
end entity fifo_mem_generic;
-- Timing Diagram:

architecture MyHDL of fifo_mem_generic is





signal m11: unsigned(7 downto 0);
signal m10: unsigned(7 downto 0);
signal m13: unsigned(7 downto 0);
signal m12: unsigned(7 downto 0);
signal m15: unsigned(7 downto 0);
signal m14: unsigned(7 downto 0);
signal dout_r: unsigned(15 downto 0);
signal m5: unsigned(7 downto 0);
signal m4: unsigned(7 downto 0);
signal m7: unsigned(7 downto 0);
signal m6: unsigned(7 downto 0);
signal m1: unsigned(7 downto 0);
signal m0: unsigned(7 downto 0);
signal m3: unsigned(7 downto 0);
signal m2: unsigned(7 downto 0);
signal wr_r: std_logic;
signal m9: unsigned(7 downto 0);
signal m8: unsigned(7 downto 0);
signal din_r: unsigned(15 downto 0);
signal add_w_r: unsigned(8 downto 0);
signal din_x: unsigned(15 downto 0);
type t_array_mem is array(0 to 512-1) of unsigned(15 downto 0);
signal mem: t_array_mem;

begin

din_x <= to_unsigned(0, 16);



FIFO_MEM_GENERIC_RD_RTL: process (rclk) is
begin
    if rising_edge(rclk) then
        dout_r <= mem(to_integer(addr_r));
    end if;
end process FIFO_MEM_GENERIC_RD_RTL;



dout <= dout_r;



m0 <= resize(mem(0), 8);
m1 <= resize(mem(1), 8);
m2 <= resize(mem(2), 8);
m3 <= resize(mem(3), 8);
m4 <= resize(mem(4), 8);
m5 <= resize(mem(5), 8);
m6 <= resize(mem(6), 8);
m7 <= resize(mem(7), 8);
m8 <= resize(mem(8), 8);
m9 <= resize(mem(9), 8);
m10 <= resize(mem(10), 8);
m11 <= resize(mem(11), 8);
m12 <= resize(mem(12), 8);
m13 <= resize(mem(13), 8);
m14 <= resize(mem(14), 8);
m15 <= resize(mem(15), 8);


FIFO_MEM_GENERIC_RTL_MEM: process (wclk) is
begin
    if rising_edge(wclk) then
        if bool(wr_r) then
            mem(to_integer(add_w_r)) <= din_x;
        end if;
    end if;
end process FIFO_MEM_GENERIC_RTL_MEM;


FIFO_MEM_GENERIC_WR_RTL: process (wclk) is
begin
    if rising_edge(wclk) then
        wr_r <= wr;
        add_w_r <= addr_w;
        din_r <= din;
    end if;
end process FIFO_MEM_GENERIC_WR_RTL;

end architecture MyHDL;
